|slc3_testtop
SW[0] => slc3:slc.SW[0]
SW[1] => slc3:slc.SW[1]
SW[2] => slc3:slc.SW[2]
SW[3] => slc3:slc.SW[3]
SW[4] => slc3:slc.SW[4]
SW[5] => slc3:slc.SW[5]
SW[6] => slc3:slc.SW[6]
SW[7] => slc3:slc.SW[7]
SW[8] => slc3:slc.SW[8]
SW[9] => slc3:slc.SW[9]
Clk => Clk.IN1
Run => sync:button_sync[1].d
Continue => sync:button_sync[0].d
LED[0] << slc3:slc.LED[0]
LED[1] << slc3:slc.LED[1]
LED[2] << slc3:slc.LED[2]
LED[3] << slc3:slc.LED[3]
LED[4] << slc3:slc.LED[4]
LED[5] << slc3:slc.LED[5]
LED[6] << slc3:slc.LED[6]
LED[7] << slc3:slc.LED[7]
LED[8] << slc3:slc.LED[8]
LED[9] << slc3:slc.LED[9]
HEX0[0] << slc3:slc.HEX0[0]
HEX0[1] << slc3:slc.HEX0[1]
HEX0[2] << slc3:slc.HEX0[2]
HEX0[3] << slc3:slc.HEX0[3]
HEX0[4] << slc3:slc.HEX0[4]
HEX0[5] << slc3:slc.HEX0[5]
HEX0[6] << slc3:slc.HEX0[6]
HEX1[0] << slc3:slc.HEX1[0]
HEX1[1] << slc3:slc.HEX1[1]
HEX1[2] << slc3:slc.HEX1[2]
HEX1[3] << slc3:slc.HEX1[3]
HEX1[4] << slc3:slc.HEX1[4]
HEX1[5] << slc3:slc.HEX1[5]
HEX1[6] << slc3:slc.HEX1[6]
HEX2[0] << slc3:slc.HEX2[0]
HEX2[1] << slc3:slc.HEX2[1]
HEX2[2] << slc3:slc.HEX2[2]
HEX2[3] << slc3:slc.HEX2[3]
HEX2[4] << slc3:slc.HEX2[4]
HEX2[5] << slc3:slc.HEX2[5]
HEX2[6] << slc3:slc.HEX2[6]
HEX3[0] << slc3:slc.HEX3[0]
HEX3[1] << slc3:slc.HEX3[1]
HEX3[2] << slc3:slc.HEX3[2]
HEX3[3] << slc3:slc.HEX3[3]
HEX3[4] << slc3:slc.HEX3[4]
HEX3[5] << slc3:slc.HEX3[5]
HEX3[6] << slc3:slc.HEX3[6]
tb_MAR[0] << slc3:slc.tb_MAR[0]
tb_MAR[1] << slc3:slc.tb_MAR[1]
tb_MAR[2] << slc3:slc.tb_MAR[2]
tb_MAR[3] << slc3:slc.tb_MAR[3]
tb_MAR[4] << slc3:slc.tb_MAR[4]
tb_MAR[5] << slc3:slc.tb_MAR[5]
tb_MAR[6] << slc3:slc.tb_MAR[6]
tb_MAR[7] << slc3:slc.tb_MAR[7]
tb_MAR[8] << slc3:slc.tb_MAR[8]
tb_MAR[9] << slc3:slc.tb_MAR[9]
tb_MAR[10] << slc3:slc.tb_MAR[10]
tb_MAR[11] << slc3:slc.tb_MAR[11]
tb_MAR[12] << slc3:slc.tb_MAR[12]
tb_MAR[13] << slc3:slc.tb_MAR[13]
tb_MAR[14] << slc3:slc.tb_MAR[14]
tb_MAR[15] << slc3:slc.tb_MAR[15]
tb_PC[0] << slc3:slc.tb_PC[0]
tb_PC[1] << slc3:slc.tb_PC[1]
tb_PC[2] << slc3:slc.tb_PC[2]
tb_PC[3] << slc3:slc.tb_PC[3]
tb_PC[4] << slc3:slc.tb_PC[4]
tb_PC[5] << slc3:slc.tb_PC[5]
tb_PC[6] << slc3:slc.tb_PC[6]
tb_PC[7] << slc3:slc.tb_PC[7]
tb_PC[8] << slc3:slc.tb_PC[8]
tb_PC[9] << slc3:slc.tb_PC[9]
tb_PC[10] << slc3:slc.tb_PC[10]
tb_PC[11] << slc3:slc.tb_PC[11]
tb_PC[12] << slc3:slc.tb_PC[12]
tb_PC[13] << slc3:slc.tb_PC[13]
tb_PC[14] << slc3:slc.tb_PC[14]
tb_PC[15] << slc3:slc.tb_PC[15]
tb_MDR[0] << slc3:slc.tb_MDR[0]
tb_MDR[1] << slc3:slc.tb_MDR[1]
tb_MDR[2] << slc3:slc.tb_MDR[2]
tb_MDR[3] << slc3:slc.tb_MDR[3]
tb_MDR[4] << slc3:slc.tb_MDR[4]
tb_MDR[5] << slc3:slc.tb_MDR[5]
tb_MDR[6] << slc3:slc.tb_MDR[6]
tb_MDR[7] << slc3:slc.tb_MDR[7]
tb_MDR[8] << slc3:slc.tb_MDR[8]
tb_MDR[9] << slc3:slc.tb_MDR[9]
tb_MDR[10] << slc3:slc.tb_MDR[10]
tb_MDR[11] << slc3:slc.tb_MDR[11]
tb_MDR[12] << slc3:slc.tb_MDR[12]
tb_MDR[13] << slc3:slc.tb_MDR[13]
tb_MDR[14] << slc3:slc.tb_MDR[14]
tb_MDR[15] << slc3:slc.tb_MDR[15]
tb_IR[0] << slc3:slc.tb_IR[0]
tb_IR[1] << slc3:slc.tb_IR[1]
tb_IR[2] << slc3:slc.tb_IR[2]
tb_IR[3] << slc3:slc.tb_IR[3]
tb_IR[4] << slc3:slc.tb_IR[4]
tb_IR[5] << slc3:slc.tb_IR[5]
tb_IR[6] << slc3:slc.tb_IR[6]
tb_IR[7] << slc3:slc.tb_IR[7]
tb_IR[8] << slc3:slc.tb_IR[8]
tb_IR[9] << slc3:slc.tb_IR[9]
tb_IR[10] << slc3:slc.tb_IR[10]
tb_IR[11] << slc3:slc.tb_IR[11]
tb_IR[12] << slc3:slc.tb_IR[12]
tb_IR[13] << slc3:slc.tb_IR[13]
tb_IR[14] << slc3:slc.tb_IR[14]
tb_IR[15] << slc3:slc.tb_IR[15]
stateNum[0] << slc3:slc.stateNum[0]
stateNum[1] << slc3:slc.stateNum[1]
stateNum[2] << slc3:slc.stateNum[2]
stateNum[3] << slc3:slc.stateNum[3]
stateNum[4] << slc3:slc.stateNum[4]
stateNum[5] << slc3:slc.stateNum[5]
stateNum[6] << slc3:slc.stateNum[6]
stateNum[7] << slc3:slc.stateNum[7]
Data_to_CPU[0] << slc3:slc.Data_to_CPU[0]
Data_to_CPU[1] << slc3:slc.Data_to_CPU[1]
Data_to_CPU[2] << slc3:slc.Data_to_CPU[2]
Data_to_CPU[3] << slc3:slc.Data_to_CPU[3]
Data_to_CPU[4] << slc3:slc.Data_to_CPU[4]
Data_to_CPU[5] << slc3:slc.Data_to_CPU[5]
Data_to_CPU[6] << slc3:slc.Data_to_CPU[6]
Data_to_CPU[7] << slc3:slc.Data_to_CPU[7]
Data_to_CPU[8] << slc3:slc.Data_to_CPU[8]
Data_to_CPU[9] << slc3:slc.Data_to_CPU[9]
Data_to_CPU[10] << slc3:slc.Data_to_CPU[10]
Data_to_CPU[11] << slc3:slc.Data_to_CPU[11]
Data_to_CPU[12] << slc3:slc.Data_to_CPU[12]
Data_to_CPU[13] << slc3:slc.Data_to_CPU[13]
Data_to_CPU[14] << slc3:slc.Data_to_CPU[14]
Data_to_CPU[15] << slc3:slc.Data_to_CPU[15]
LD_MDR << slc3:slc.LD_MDR
BEN << slc3:slc.BEN
LD_CC << slc3:slc.LD_CC
Data_from_SRAM[0] << test_memory:mem.readout
Data_from_SRAM[1] << test_memory:mem.readout
Data_from_SRAM[2] << test_memory:mem.readout
Data_from_SRAM[3] << test_memory:mem.readout
Data_from_SRAM[4] << test_memory:mem.readout
Data_from_SRAM[5] << test_memory:mem.readout
Data_from_SRAM[6] << test_memory:mem.readout
Data_from_SRAM[7] << test_memory:mem.readout
Data_from_SRAM[8] << test_memory:mem.readout
Data_from_SRAM[9] << test_memory:mem.readout
Data_from_SRAM[10] << test_memory:mem.readout
Data_from_SRAM[11] << test_memory:mem.readout
Data_from_SRAM[12] << test_memory:mem.readout
Data_from_SRAM[13] << test_memory:mem.readout
Data_from_SRAM[14] << test_memory:mem.readout
Data_from_SRAM[15] << test_memory:mem.readout
ADDR[0] << ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] << ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] << ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] << ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
ADDR[4] << ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
ADDR[5] << ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
ADDR[6] << ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
ADDR[7] << ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
ADDR[8] << ADDR[8].DB_MAX_OUTPUT_PORT_TYPE
ADDR[9] << ADDR[9].DB_MAX_OUTPUT_PORT_TYPE
ADDR[10] << slc3:slc.ADDR[10]
ADDR[11] << slc3:slc.ADDR[11]
ADDR[12] << slc3:slc.ADDR[12]
ADDR[13] << slc3:slc.ADDR[13]
ADDR[14] << slc3:slc.ADDR[14]
ADDR[15] << slc3:slc.ADDR[15]
DEBUGADDR_1[0] << slc3:slc.DEBUGADDR_1[0]
DEBUGADDR_1[1] << slc3:slc.DEBUGADDR_1[1]
DEBUGADDR_1[2] << slc3:slc.DEBUGADDR_1[2]
DEBUGADDR_1[3] << slc3:slc.DEBUGADDR_1[3]
DEBUGADDR_1[4] << slc3:slc.DEBUGADDR_1[4]
DEBUGADDR_1[5] << slc3:slc.DEBUGADDR_1[5]
DEBUGADDR_1[6] << slc3:slc.DEBUGADDR_1[6]
DEBUGADDR_1[7] << slc3:slc.DEBUGADDR_1[7]
DEBUGADDR_1[8] << slc3:slc.DEBUGADDR_1[8]
DEBUGADDR_1[9] << slc3:slc.DEBUGADDR_1[9]
DEBUGADDR_1[10] << slc3:slc.DEBUGADDR_1[10]
DEBUGADDR_1[11] << slc3:slc.DEBUGADDR_1[11]
DEBUGADDR_1[12] << slc3:slc.DEBUGADDR_1[12]
DEBUGADDR_1[13] << slc3:slc.DEBUGADDR_1[13]
DEBUGADDR_1[14] << slc3:slc.DEBUGADDR_1[14]
DEBUGADDR_1[15] << slc3:slc.DEBUGADDR_1[15]
DEBUGADDR_2[0] << slc3:slc.DEBUGADDR_2[0]
DEBUGADDR_2[1] << slc3:slc.DEBUGADDR_2[1]
DEBUGADDR_2[2] << slc3:slc.DEBUGADDR_2[2]
DEBUGADDR_2[3] << slc3:slc.DEBUGADDR_2[3]
DEBUGADDR_2[4] << slc3:slc.DEBUGADDR_2[4]
DEBUGADDR_2[5] << slc3:slc.DEBUGADDR_2[5]
DEBUGADDR_2[6] << slc3:slc.DEBUGADDR_2[6]
DEBUGADDR_2[7] << slc3:slc.DEBUGADDR_2[7]
DEBUGADDR_2[8] << slc3:slc.DEBUGADDR_2[8]
DEBUGADDR_2[9] << slc3:slc.DEBUGADDR_2[9]
DEBUGADDR_2[10] << slc3:slc.DEBUGADDR_2[10]
DEBUGADDR_2[11] << slc3:slc.DEBUGADDR_2[11]
DEBUGADDR_2[12] << slc3:slc.DEBUGADDR_2[12]
DEBUGADDR_2[13] << slc3:slc.DEBUGADDR_2[13]
DEBUGADDR_2[14] << slc3:slc.DEBUGADDR_2[14]
DEBUGADDR_2[15] << slc3:slc.DEBUGADDR_2[15]
SR1_Out[0] << slc3:slc.SR1_Out[0]
SR1_Out[1] << slc3:slc.SR1_Out[1]
SR1_Out[2] << slc3:slc.SR1_Out[2]
SR1_Out[3] << slc3:slc.SR1_Out[3]
SR1_Out[4] << slc3:slc.SR1_Out[4]
SR1_Out[5] << slc3:slc.SR1_Out[5]
SR1_Out[6] << slc3:slc.SR1_Out[6]
SR1_Out[7] << slc3:slc.SR1_Out[7]
SR1_Out[8] << slc3:slc.SR1_Out[8]
SR1_Out[9] << slc3:slc.SR1_Out[9]
SR1_Out[10] << slc3:slc.SR1_Out[10]
SR1_Out[11] << slc3:slc.SR1_Out[11]
SR1_Out[12] << slc3:slc.SR1_Out[12]
SR1_Out[13] << slc3:slc.SR1_Out[13]
SR1_Out[14] << slc3:slc.SR1_Out[14]
SR1_Out[15] << slc3:slc.SR1_Out[15]
SR2_Out[0] << slc3:slc.SR2_Out[0]
SR2_Out[1] << slc3:slc.SR2_Out[1]
SR2_Out[2] << slc3:slc.SR2_Out[2]
SR2_Out[3] << slc3:slc.SR2_Out[3]
SR2_Out[4] << slc3:slc.SR2_Out[4]
SR2_Out[5] << slc3:slc.SR2_Out[5]
SR2_Out[6] << slc3:slc.SR2_Out[6]
SR2_Out[7] << slc3:slc.SR2_Out[7]
SR2_Out[8] << slc3:slc.SR2_Out[8]
SR2_Out[9] << slc3:slc.SR2_Out[9]
SR2_Out[10] << slc3:slc.SR2_Out[10]
SR2_Out[11] << slc3:slc.SR2_Out[11]
SR2_Out[12] << slc3:slc.SR2_Out[12]
SR2_Out[13] << slc3:slc.SR2_Out[13]
SR2_Out[14] << slc3:slc.SR2_Out[14]
SR2_Out[15] << slc3:slc.SR2_Out[15]
Bus[0] << slc3:slc.Bus[0]
Bus[1] << slc3:slc.Bus[1]
Bus[2] << slc3:slc.Bus[2]
Bus[3] << slc3:slc.Bus[3]
Bus[4] << slc3:slc.Bus[4]
Bus[5] << slc3:slc.Bus[5]
Bus[6] << slc3:slc.Bus[6]
Bus[7] << slc3:slc.Bus[7]
Bus[8] << slc3:slc.Bus[8]
Bus[9] << slc3:slc.Bus[9]
Bus[10] << slc3:slc.Bus[10]
Bus[11] << slc3:slc.Bus[11]
Bus[12] << slc3:slc.Bus[12]
Bus[13] << slc3:slc.Bus[13]
Bus[14] << slc3:slc.Bus[14]
Bus[15] << slc3:slc.Bus[15]
R0[0] << slc3:slc.R0[0]
R0[1] << slc3:slc.R0[1]
R0[2] << slc3:slc.R0[2]
R0[3] << slc3:slc.R0[3]
R0[4] << slc3:slc.R0[4]
R0[5] << slc3:slc.R0[5]
R0[6] << slc3:slc.R0[6]
R0[7] << slc3:slc.R0[7]
R0[8] << slc3:slc.R0[8]
R0[9] << slc3:slc.R0[9]
R0[10] << slc3:slc.R0[10]
R0[11] << slc3:slc.R0[11]
R0[12] << slc3:slc.R0[12]
R0[13] << slc3:slc.R0[13]
R0[14] << slc3:slc.R0[14]
R0[15] << slc3:slc.R0[15]
R1[0] << slc3:slc.R1[0]
R1[1] << slc3:slc.R1[1]
R1[2] << slc3:slc.R1[2]
R1[3] << slc3:slc.R1[3]
R1[4] << slc3:slc.R1[4]
R1[5] << slc3:slc.R1[5]
R1[6] << slc3:slc.R1[6]
R1[7] << slc3:slc.R1[7]
R1[8] << slc3:slc.R1[8]
R1[9] << slc3:slc.R1[9]
R1[10] << slc3:slc.R1[10]
R1[11] << slc3:slc.R1[11]
R1[12] << slc3:slc.R1[12]
R1[13] << slc3:slc.R1[13]
R1[14] << slc3:slc.R1[14]
R1[15] << slc3:slc.R1[15]
R2[0] << slc3:slc.R2[0]
R2[1] << slc3:slc.R2[1]
R2[2] << slc3:slc.R2[2]
R2[3] << slc3:slc.R2[3]
R2[4] << slc3:slc.R2[4]
R2[5] << slc3:slc.R2[5]
R2[6] << slc3:slc.R2[6]
R2[7] << slc3:slc.R2[7]
R2[8] << slc3:slc.R2[8]
R2[9] << slc3:slc.R2[9]
R2[10] << slc3:slc.R2[10]
R2[11] << slc3:slc.R2[11]
R2[12] << slc3:slc.R2[12]
R2[13] << slc3:slc.R2[13]
R2[14] << slc3:slc.R2[14]
R2[15] << slc3:slc.R2[15]
R3[0] << slc3:slc.R3[0]
R3[1] << slc3:slc.R3[1]
R3[2] << slc3:slc.R3[2]
R3[3] << slc3:slc.R3[3]
R3[4] << slc3:slc.R3[4]
R3[5] << slc3:slc.R3[5]
R3[6] << slc3:slc.R3[6]
R3[7] << slc3:slc.R3[7]
R3[8] << slc3:slc.R3[8]
R3[9] << slc3:slc.R3[9]
R3[10] << slc3:slc.R3[10]
R3[11] << slc3:slc.R3[11]
R3[12] << slc3:slc.R3[12]
R3[13] << slc3:slc.R3[13]
R3[14] << slc3:slc.R3[14]
R3[15] << slc3:slc.R3[15]
R4[0] << slc3:slc.R4[0]
R4[1] << slc3:slc.R4[1]
R4[2] << slc3:slc.R4[2]
R4[3] << slc3:slc.R4[3]
R4[4] << slc3:slc.R4[4]
R4[5] << slc3:slc.R4[5]
R4[6] << slc3:slc.R4[6]
R4[7] << slc3:slc.R4[7]
R4[8] << slc3:slc.R4[8]
R4[9] << slc3:slc.R4[9]
R4[10] << slc3:slc.R4[10]
R4[11] << slc3:slc.R4[11]
R4[12] << slc3:slc.R4[12]
R4[13] << slc3:slc.R4[13]
R4[14] << slc3:slc.R4[14]
R4[15] << slc3:slc.R4[15]
R5[0] << slc3:slc.R5[0]
R5[1] << slc3:slc.R5[1]
R5[2] << slc3:slc.R5[2]
R5[3] << slc3:slc.R5[3]
R5[4] << slc3:slc.R5[4]
R5[5] << slc3:slc.R5[5]
R5[6] << slc3:slc.R5[6]
R5[7] << slc3:slc.R5[7]
R5[8] << slc3:slc.R5[8]
R5[9] << slc3:slc.R5[9]
R5[10] << slc3:slc.R5[10]
R5[11] << slc3:slc.R5[11]
R5[12] << slc3:slc.R5[12]
R5[13] << slc3:slc.R5[13]
R5[14] << slc3:slc.R5[14]
R5[15] << slc3:slc.R5[15]
R6[0] << slc3:slc.R6[0]
R6[1] << slc3:slc.R6[1]
R6[2] << slc3:slc.R6[2]
R6[3] << slc3:slc.R6[3]
R6[4] << slc3:slc.R6[4]
R6[5] << slc3:slc.R6[5]
R6[6] << slc3:slc.R6[6]
R6[7] << slc3:slc.R6[7]
R6[8] << slc3:slc.R6[8]
R6[9] << slc3:slc.R6[9]
R6[10] << slc3:slc.R6[10]
R6[11] << slc3:slc.R6[11]
R6[12] << slc3:slc.R6[12]
R6[13] << slc3:slc.R6[13]
R6[14] << slc3:slc.R6[14]
R6[15] << slc3:slc.R6[15]
R7[0] << slc3:slc.R7[0]
R7[1] << slc3:slc.R7[1]
R7[2] << slc3:slc.R7[2]
R7[3] << slc3:slc.R7[3]
R7[4] << slc3:slc.R7[4]
R7[5] << slc3:slc.R7[5]
R7[6] << slc3:slc.R7[6]
R7[7] << slc3:slc.R7[7]
R7[8] << slc3:slc.R7[8]
R7[9] << slc3:slc.R7[9]
R7[10] << slc3:slc.R7[10]
R7[11] << slc3:slc.R7[11]
R7[12] << slc3:slc.R7[12]
R7[13] << slc3:slc.R7[13]
R7[14] << slc3:slc.R7[14]
R7[15] << slc3:slc.R7[15]
BUSMUX[0] << slc3:slc.BUSMUX[0]
BUSMUX[1] << slc3:slc.BUSMUX[1]
CC[0] << slc3:slc.CC[0]
CC[1] << slc3:slc.CC[1]
CC[2] << slc3:slc.CC[2]
CC_In[0] << slc3:slc.CC_In[0]
CC_In[1] << slc3:slc.CC_In[1]
CC_In[2] << slc3:slc.CC_In[2]


|slc3_testtop|sync:button_sync[0]
Clk => q~reg0.CLK
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|sync:button_sync[1]
Clk => q~reg0.CLK
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc
SW[0] => Mem2IO:memory_subsystem.Switches[0]
SW[1] => Mem2IO:memory_subsystem.Switches[1]
SW[2] => Mem2IO:memory_subsystem.Switches[2]
SW[3] => Mem2IO:memory_subsystem.Switches[3]
SW[4] => Mem2IO:memory_subsystem.Switches[4]
SW[5] => Mem2IO:memory_subsystem.Switches[5]
SW[6] => Mem2IO:memory_subsystem.Switches[6]
SW[7] => Mem2IO:memory_subsystem.Switches[7]
SW[8] => Mem2IO:memory_subsystem.Switches[8]
SW[9] => Mem2IO:memory_subsystem.Switches[9]
Clk => Clk.IN6
Reset => Reset.IN6
Run => ISDU:state_controller.Run
Continue => ISDU:state_controller.Continue
LED[0] <= <GND>
LED[1] <= <GND>
LED[2] <= <GND>
LED[3] <= <GND>
LED[4] <= <GND>
LED[5] <= <GND>
LED[6] <= <GND>
LED[7] <= <GND>
LED[8] <= <GND>
LED[9] <= <GND>
Data_from_SRAM[0] => Mem2IO:memory_subsystem.Data_from_SRAM[0]
Data_from_SRAM[1] => Mem2IO:memory_subsystem.Data_from_SRAM[1]
Data_from_SRAM[2] => Mem2IO:memory_subsystem.Data_from_SRAM[2]
Data_from_SRAM[3] => Mem2IO:memory_subsystem.Data_from_SRAM[3]
Data_from_SRAM[4] => Mem2IO:memory_subsystem.Data_from_SRAM[4]
Data_from_SRAM[5] => Mem2IO:memory_subsystem.Data_from_SRAM[5]
Data_from_SRAM[6] => Mem2IO:memory_subsystem.Data_from_SRAM[6]
Data_from_SRAM[7] => Mem2IO:memory_subsystem.Data_from_SRAM[7]
Data_from_SRAM[8] => Mem2IO:memory_subsystem.Data_from_SRAM[8]
Data_from_SRAM[9] => Mem2IO:memory_subsystem.Data_from_SRAM[9]
Data_from_SRAM[10] => Mem2IO:memory_subsystem.Data_from_SRAM[10]
Data_from_SRAM[11] => Mem2IO:memory_subsystem.Data_from_SRAM[11]
Data_from_SRAM[12] => Mem2IO:memory_subsystem.Data_from_SRAM[12]
Data_from_SRAM[13] => Mem2IO:memory_subsystem.Data_from_SRAM[13]
Data_from_SRAM[14] => Mem2IO:memory_subsystem.Data_from_SRAM[14]
Data_from_SRAM[15] => Mem2IO:memory_subsystem.Data_from_SRAM[15]
OE <= ISDU:state_controller.Mem_OE
WE <= ISDU:state_controller.Mem_WE
HEX0[0] <= HexDriver:hex_drivers[0].Out0[0]
HEX0[1] <= HexDriver:hex_drivers[0].Out0[1]
HEX0[2] <= HexDriver:hex_drivers[0].Out0[2]
HEX0[3] <= HexDriver:hex_drivers[0].Out0[3]
HEX0[4] <= HexDriver:hex_drivers[0].Out0[4]
HEX0[5] <= HexDriver:hex_drivers[0].Out0[5]
HEX0[6] <= HexDriver:hex_drivers[0].Out0[6]
HEX1[0] <= HexDriver:hex_drivers[1].Out0[0]
HEX1[1] <= HexDriver:hex_drivers[1].Out0[1]
HEX1[2] <= HexDriver:hex_drivers[1].Out0[2]
HEX1[3] <= HexDriver:hex_drivers[1].Out0[3]
HEX1[4] <= HexDriver:hex_drivers[1].Out0[4]
HEX1[5] <= HexDriver:hex_drivers[1].Out0[5]
HEX1[6] <= HexDriver:hex_drivers[1].Out0[6]
HEX2[0] <= HexDriver:hex_drivers[2].Out0[0]
HEX2[1] <= HexDriver:hex_drivers[2].Out0[1]
HEX2[2] <= HexDriver:hex_drivers[2].Out0[2]
HEX2[3] <= HexDriver:hex_drivers[2].Out0[3]
HEX2[4] <= HexDriver:hex_drivers[2].Out0[4]
HEX2[5] <= HexDriver:hex_drivers[2].Out0[5]
HEX2[6] <= HexDriver:hex_drivers[2].Out0[6]
HEX3[0] <= HexDriver:hex_drivers[3].Out0[0]
HEX3[1] <= HexDriver:hex_drivers[3].Out0[1]
HEX3[2] <= HexDriver:hex_drivers[3].Out0[2]
HEX3[3] <= HexDriver:hex_drivers[3].Out0[3]
HEX3[4] <= HexDriver:hex_drivers[3].Out0[4]
HEX3[5] <= HexDriver:hex_drivers[3].Out0[5]
HEX3[6] <= HexDriver:hex_drivers[3].Out0[6]
ADDR[0] <= reg_16:_MAR.Data_Out
ADDR[1] <= reg_16:_MAR.Data_Out
ADDR[2] <= reg_16:_MAR.Data_Out
ADDR[3] <= reg_16:_MAR.Data_Out
ADDR[4] <= reg_16:_MAR.Data_Out
ADDR[5] <= reg_16:_MAR.Data_Out
ADDR[6] <= reg_16:_MAR.Data_Out
ADDR[7] <= reg_16:_MAR.Data_Out
ADDR[8] <= reg_16:_MAR.Data_Out
ADDR[9] <= reg_16:_MAR.Data_Out
ADDR[10] <= reg_16:_MAR.Data_Out
ADDR[11] <= reg_16:_MAR.Data_Out
ADDR[12] <= reg_16:_MAR.Data_Out
ADDR[13] <= reg_16:_MAR.Data_Out
ADDR[14] <= reg_16:_MAR.Data_Out
ADDR[15] <= reg_16:_MAR.Data_Out
Data_to_SRAM[0] <= Mem2IO:memory_subsystem.Data_to_SRAM[0]
Data_to_SRAM[1] <= Mem2IO:memory_subsystem.Data_to_SRAM[1]
Data_to_SRAM[2] <= Mem2IO:memory_subsystem.Data_to_SRAM[2]
Data_to_SRAM[3] <= Mem2IO:memory_subsystem.Data_to_SRAM[3]
Data_to_SRAM[4] <= Mem2IO:memory_subsystem.Data_to_SRAM[4]
Data_to_SRAM[5] <= Mem2IO:memory_subsystem.Data_to_SRAM[5]
Data_to_SRAM[6] <= Mem2IO:memory_subsystem.Data_to_SRAM[6]
Data_to_SRAM[7] <= Mem2IO:memory_subsystem.Data_to_SRAM[7]
Data_to_SRAM[8] <= Mem2IO:memory_subsystem.Data_to_SRAM[8]
Data_to_SRAM[9] <= Mem2IO:memory_subsystem.Data_to_SRAM[9]
Data_to_SRAM[10] <= Mem2IO:memory_subsystem.Data_to_SRAM[10]
Data_to_SRAM[11] <= Mem2IO:memory_subsystem.Data_to_SRAM[11]
Data_to_SRAM[12] <= Mem2IO:memory_subsystem.Data_to_SRAM[12]
Data_to_SRAM[13] <= Mem2IO:memory_subsystem.Data_to_SRAM[13]
Data_to_SRAM[14] <= Mem2IO:memory_subsystem.Data_to_SRAM[14]
Data_to_SRAM[15] <= Mem2IO:memory_subsystem.Data_to_SRAM[15]
tb_MAR[0] <= reg_16:_MAR.Data_Out
tb_MAR[1] <= reg_16:_MAR.Data_Out
tb_MAR[2] <= reg_16:_MAR.Data_Out
tb_MAR[3] <= reg_16:_MAR.Data_Out
tb_MAR[4] <= reg_16:_MAR.Data_Out
tb_MAR[5] <= reg_16:_MAR.Data_Out
tb_MAR[6] <= reg_16:_MAR.Data_Out
tb_MAR[7] <= reg_16:_MAR.Data_Out
tb_MAR[8] <= reg_16:_MAR.Data_Out
tb_MAR[9] <= reg_16:_MAR.Data_Out
tb_MAR[10] <= reg_16:_MAR.Data_Out
tb_MAR[11] <= reg_16:_MAR.Data_Out
tb_MAR[12] <= reg_16:_MAR.Data_Out
tb_MAR[13] <= reg_16:_MAR.Data_Out
tb_MAR[14] <= reg_16:_MAR.Data_Out
tb_MAR[15] <= reg_16:_MAR.Data_Out
tb_PC[0] <= reg_16:_PC.Data_Out
tb_PC[1] <= reg_16:_PC.Data_Out
tb_PC[2] <= reg_16:_PC.Data_Out
tb_PC[3] <= reg_16:_PC.Data_Out
tb_PC[4] <= reg_16:_PC.Data_Out
tb_PC[5] <= reg_16:_PC.Data_Out
tb_PC[6] <= reg_16:_PC.Data_Out
tb_PC[7] <= reg_16:_PC.Data_Out
tb_PC[8] <= reg_16:_PC.Data_Out
tb_PC[9] <= reg_16:_PC.Data_Out
tb_PC[10] <= reg_16:_PC.Data_Out
tb_PC[11] <= reg_16:_PC.Data_Out
tb_PC[12] <= reg_16:_PC.Data_Out
tb_PC[13] <= reg_16:_PC.Data_Out
tb_PC[14] <= reg_16:_PC.Data_Out
tb_PC[15] <= reg_16:_PC.Data_Out
tb_MDR[0] <= reg_16:_MDR.Data_Out
tb_MDR[1] <= reg_16:_MDR.Data_Out
tb_MDR[2] <= reg_16:_MDR.Data_Out
tb_MDR[3] <= reg_16:_MDR.Data_Out
tb_MDR[4] <= reg_16:_MDR.Data_Out
tb_MDR[5] <= reg_16:_MDR.Data_Out
tb_MDR[6] <= reg_16:_MDR.Data_Out
tb_MDR[7] <= reg_16:_MDR.Data_Out
tb_MDR[8] <= reg_16:_MDR.Data_Out
tb_MDR[9] <= reg_16:_MDR.Data_Out
tb_MDR[10] <= reg_16:_MDR.Data_Out
tb_MDR[11] <= reg_16:_MDR.Data_Out
tb_MDR[12] <= reg_16:_MDR.Data_Out
tb_MDR[13] <= reg_16:_MDR.Data_Out
tb_MDR[14] <= reg_16:_MDR.Data_Out
tb_MDR[15] <= reg_16:_MDR.Data_Out
tb_IR[0] <= reg_16:_IR.Data_Out
tb_IR[1] <= reg_16:_IR.Data_Out
tb_IR[2] <= reg_16:_IR.Data_Out
tb_IR[3] <= reg_16:_IR.Data_Out
tb_IR[4] <= reg_16:_IR.Data_Out
tb_IR[5] <= reg_16:_IR.Data_Out
tb_IR[6] <= reg_16:_IR.Data_Out
tb_IR[7] <= reg_16:_IR.Data_Out
tb_IR[8] <= reg_16:_IR.Data_Out
tb_IR[9] <= reg_16:_IR.Data_Out
tb_IR[10] <= reg_16:_IR.Data_Out
tb_IR[11] <= reg_16:_IR.Data_Out
tb_IR[12] <= reg_16:_IR.Data_Out
tb_IR[13] <= reg_16:_IR.Data_Out
tb_IR[14] <= reg_16:_IR.Data_Out
tb_IR[15] <= reg_16:_IR.Data_Out
stateNum[0] <= ISDU:state_controller.stateNum[0]
stateNum[1] <= ISDU:state_controller.stateNum[1]
stateNum[2] <= ISDU:state_controller.stateNum[2]
stateNum[3] <= ISDU:state_controller.stateNum[3]
stateNum[4] <= ISDU:state_controller.stateNum[4]
stateNum[5] <= ISDU:state_controller.stateNum[5]
stateNum[6] <= ISDU:state_controller.stateNum[6]
stateNum[7] <= ISDU:state_controller.stateNum[7]
Data_to_CPU[0] <= Mem2IO:memory_subsystem.Data_to_CPU[0]
Data_to_CPU[1] <= Mem2IO:memory_subsystem.Data_to_CPU[1]
Data_to_CPU[2] <= Mem2IO:memory_subsystem.Data_to_CPU[2]
Data_to_CPU[3] <= Mem2IO:memory_subsystem.Data_to_CPU[3]
Data_to_CPU[4] <= Mem2IO:memory_subsystem.Data_to_CPU[4]
Data_to_CPU[5] <= Mem2IO:memory_subsystem.Data_to_CPU[5]
Data_to_CPU[6] <= Mem2IO:memory_subsystem.Data_to_CPU[6]
Data_to_CPU[7] <= Mem2IO:memory_subsystem.Data_to_CPU[7]
Data_to_CPU[8] <= Mem2IO:memory_subsystem.Data_to_CPU[8]
Data_to_CPU[9] <= Mem2IO:memory_subsystem.Data_to_CPU[9]
Data_to_CPU[10] <= Mem2IO:memory_subsystem.Data_to_CPU[10]
Data_to_CPU[11] <= Mem2IO:memory_subsystem.Data_to_CPU[11]
Data_to_CPU[12] <= Mem2IO:memory_subsystem.Data_to_CPU[12]
Data_to_CPU[13] <= Mem2IO:memory_subsystem.Data_to_CPU[13]
Data_to_CPU[14] <= Mem2IO:memory_subsystem.Data_to_CPU[14]
Data_to_CPU[15] <= Mem2IO:memory_subsystem.Data_to_CPU[15]
LD_MDR <= LD_MDR.DB_MAX_OUTPUT_PORT_TYPE
LD_CC <= LD_CC.DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_1[0] <= datapath:d0.DEBUGADDR_1[0]
DEBUGADDR_1[1] <= datapath:d0.DEBUGADDR_1[1]
DEBUGADDR_1[2] <= datapath:d0.DEBUGADDR_1[2]
DEBUGADDR_1[3] <= datapath:d0.DEBUGADDR_1[3]
DEBUGADDR_1[4] <= datapath:d0.DEBUGADDR_1[4]
DEBUGADDR_1[5] <= datapath:d0.DEBUGADDR_1[5]
DEBUGADDR_1[6] <= datapath:d0.DEBUGADDR_1[6]
DEBUGADDR_1[7] <= datapath:d0.DEBUGADDR_1[7]
DEBUGADDR_1[8] <= datapath:d0.DEBUGADDR_1[8]
DEBUGADDR_1[9] <= datapath:d0.DEBUGADDR_1[9]
DEBUGADDR_1[10] <= datapath:d0.DEBUGADDR_1[10]
DEBUGADDR_1[11] <= datapath:d0.DEBUGADDR_1[11]
DEBUGADDR_1[12] <= datapath:d0.DEBUGADDR_1[12]
DEBUGADDR_1[13] <= datapath:d0.DEBUGADDR_1[13]
DEBUGADDR_1[14] <= datapath:d0.DEBUGADDR_1[14]
DEBUGADDR_1[15] <= datapath:d0.DEBUGADDR_1[15]
DEBUGADDR_2[0] <= datapath:d0.DEBUGADDR_2[0]
DEBUGADDR_2[1] <= datapath:d0.DEBUGADDR_2[1]
DEBUGADDR_2[2] <= datapath:d0.DEBUGADDR_2[2]
DEBUGADDR_2[3] <= datapath:d0.DEBUGADDR_2[3]
DEBUGADDR_2[4] <= datapath:d0.DEBUGADDR_2[4]
DEBUGADDR_2[5] <= datapath:d0.DEBUGADDR_2[5]
DEBUGADDR_2[6] <= datapath:d0.DEBUGADDR_2[6]
DEBUGADDR_2[7] <= datapath:d0.DEBUGADDR_2[7]
DEBUGADDR_2[8] <= datapath:d0.DEBUGADDR_2[8]
DEBUGADDR_2[9] <= datapath:d0.DEBUGADDR_2[9]
DEBUGADDR_2[10] <= datapath:d0.DEBUGADDR_2[10]
DEBUGADDR_2[11] <= datapath:d0.DEBUGADDR_2[11]
DEBUGADDR_2[12] <= datapath:d0.DEBUGADDR_2[12]
DEBUGADDR_2[13] <= datapath:d0.DEBUGADDR_2[13]
DEBUGADDR_2[14] <= datapath:d0.DEBUGADDR_2[14]
DEBUGADDR_2[15] <= datapath:d0.DEBUGADDR_2[15]
SR1_Out[0] <= SR1_Out[0].DB_MAX_OUTPUT_PORT_TYPE
SR1_Out[1] <= SR1_Out[1].DB_MAX_OUTPUT_PORT_TYPE
SR1_Out[2] <= SR1_Out[2].DB_MAX_OUTPUT_PORT_TYPE
SR1_Out[3] <= SR1_Out[3].DB_MAX_OUTPUT_PORT_TYPE
SR1_Out[4] <= SR1_Out[4].DB_MAX_OUTPUT_PORT_TYPE
SR1_Out[5] <= SR1_Out[5].DB_MAX_OUTPUT_PORT_TYPE
SR1_Out[6] <= SR1_Out[6].DB_MAX_OUTPUT_PORT_TYPE
SR1_Out[7] <= SR1_Out[7].DB_MAX_OUTPUT_PORT_TYPE
SR1_Out[8] <= SR1_Out[8].DB_MAX_OUTPUT_PORT_TYPE
SR1_Out[9] <= SR1_Out[9].DB_MAX_OUTPUT_PORT_TYPE
SR1_Out[10] <= SR1_Out[10].DB_MAX_OUTPUT_PORT_TYPE
SR1_Out[11] <= SR1_Out[11].DB_MAX_OUTPUT_PORT_TYPE
SR1_Out[12] <= SR1_Out[12].DB_MAX_OUTPUT_PORT_TYPE
SR1_Out[13] <= SR1_Out[13].DB_MAX_OUTPUT_PORT_TYPE
SR1_Out[14] <= SR1_Out[14].DB_MAX_OUTPUT_PORT_TYPE
SR1_Out[15] <= SR1_Out[15].DB_MAX_OUTPUT_PORT_TYPE
SR2_Out[0] <= reg_file:rf.SR2_Out[0]
SR2_Out[1] <= reg_file:rf.SR2_Out[1]
SR2_Out[2] <= reg_file:rf.SR2_Out[2]
SR2_Out[3] <= reg_file:rf.SR2_Out[3]
SR2_Out[4] <= reg_file:rf.SR2_Out[4]
SR2_Out[5] <= reg_file:rf.SR2_Out[5]
SR2_Out[6] <= reg_file:rf.SR2_Out[6]
SR2_Out[7] <= reg_file:rf.SR2_Out[7]
SR2_Out[8] <= reg_file:rf.SR2_Out[8]
SR2_Out[9] <= reg_file:rf.SR2_Out[9]
SR2_Out[10] <= reg_file:rf.SR2_Out[10]
SR2_Out[11] <= reg_file:rf.SR2_Out[11]
SR2_Out[12] <= reg_file:rf.SR2_Out[12]
SR2_Out[13] <= reg_file:rf.SR2_Out[13]
SR2_Out[14] <= reg_file:rf.SR2_Out[14]
SR2_Out[15] <= reg_file:rf.SR2_Out[15]
Bus[0] <= Bus[0].DB_MAX_OUTPUT_PORT_TYPE
Bus[1] <= Bus[1].DB_MAX_OUTPUT_PORT_TYPE
Bus[2] <= Bus[2].DB_MAX_OUTPUT_PORT_TYPE
Bus[3] <= Bus[3].DB_MAX_OUTPUT_PORT_TYPE
Bus[4] <= Bus[4].DB_MAX_OUTPUT_PORT_TYPE
Bus[5] <= Bus[5].DB_MAX_OUTPUT_PORT_TYPE
Bus[6] <= Bus[6].DB_MAX_OUTPUT_PORT_TYPE
Bus[7] <= Bus[7].DB_MAX_OUTPUT_PORT_TYPE
Bus[8] <= Bus[8].DB_MAX_OUTPUT_PORT_TYPE
Bus[9] <= Bus[9].DB_MAX_OUTPUT_PORT_TYPE
Bus[10] <= Bus[10].DB_MAX_OUTPUT_PORT_TYPE
Bus[11] <= Bus[11].DB_MAX_OUTPUT_PORT_TYPE
Bus[12] <= Bus[12].DB_MAX_OUTPUT_PORT_TYPE
Bus[13] <= Bus[13].DB_MAX_OUTPUT_PORT_TYPE
Bus[14] <= Bus[14].DB_MAX_OUTPUT_PORT_TYPE
Bus[15] <= Bus[15].DB_MAX_OUTPUT_PORT_TYPE
R0[0] <= reg_file:rf.R0[0]
R0[1] <= reg_file:rf.R0[1]
R0[2] <= reg_file:rf.R0[2]
R0[3] <= reg_file:rf.R0[3]
R0[4] <= reg_file:rf.R0[4]
R0[5] <= reg_file:rf.R0[5]
R0[6] <= reg_file:rf.R0[6]
R0[7] <= reg_file:rf.R0[7]
R0[8] <= reg_file:rf.R0[8]
R0[9] <= reg_file:rf.R0[9]
R0[10] <= reg_file:rf.R0[10]
R0[11] <= reg_file:rf.R0[11]
R0[12] <= reg_file:rf.R0[12]
R0[13] <= reg_file:rf.R0[13]
R0[14] <= reg_file:rf.R0[14]
R0[15] <= reg_file:rf.R0[15]
R1[0] <= reg_file:rf.R1[0]
R1[1] <= reg_file:rf.R1[1]
R1[2] <= reg_file:rf.R1[2]
R1[3] <= reg_file:rf.R1[3]
R1[4] <= reg_file:rf.R1[4]
R1[5] <= reg_file:rf.R1[5]
R1[6] <= reg_file:rf.R1[6]
R1[7] <= reg_file:rf.R1[7]
R1[8] <= reg_file:rf.R1[8]
R1[9] <= reg_file:rf.R1[9]
R1[10] <= reg_file:rf.R1[10]
R1[11] <= reg_file:rf.R1[11]
R1[12] <= reg_file:rf.R1[12]
R1[13] <= reg_file:rf.R1[13]
R1[14] <= reg_file:rf.R1[14]
R1[15] <= reg_file:rf.R1[15]
R2[0] <= reg_file:rf.R2[0]
R2[1] <= reg_file:rf.R2[1]
R2[2] <= reg_file:rf.R2[2]
R2[3] <= reg_file:rf.R2[3]
R2[4] <= reg_file:rf.R2[4]
R2[5] <= reg_file:rf.R2[5]
R2[6] <= reg_file:rf.R2[6]
R2[7] <= reg_file:rf.R2[7]
R2[8] <= reg_file:rf.R2[8]
R2[9] <= reg_file:rf.R2[9]
R2[10] <= reg_file:rf.R2[10]
R2[11] <= reg_file:rf.R2[11]
R2[12] <= reg_file:rf.R2[12]
R2[13] <= reg_file:rf.R2[13]
R2[14] <= reg_file:rf.R2[14]
R2[15] <= reg_file:rf.R2[15]
R3[0] <= reg_file:rf.R3[0]
R3[1] <= reg_file:rf.R3[1]
R3[2] <= reg_file:rf.R3[2]
R3[3] <= reg_file:rf.R3[3]
R3[4] <= reg_file:rf.R3[4]
R3[5] <= reg_file:rf.R3[5]
R3[6] <= reg_file:rf.R3[6]
R3[7] <= reg_file:rf.R3[7]
R3[8] <= reg_file:rf.R3[8]
R3[9] <= reg_file:rf.R3[9]
R3[10] <= reg_file:rf.R3[10]
R3[11] <= reg_file:rf.R3[11]
R3[12] <= reg_file:rf.R3[12]
R3[13] <= reg_file:rf.R3[13]
R3[14] <= reg_file:rf.R3[14]
R3[15] <= reg_file:rf.R3[15]
R4[0] <= reg_file:rf.R4[0]
R4[1] <= reg_file:rf.R4[1]
R4[2] <= reg_file:rf.R4[2]
R4[3] <= reg_file:rf.R4[3]
R4[4] <= reg_file:rf.R4[4]
R4[5] <= reg_file:rf.R4[5]
R4[6] <= reg_file:rf.R4[6]
R4[7] <= reg_file:rf.R4[7]
R4[8] <= reg_file:rf.R4[8]
R4[9] <= reg_file:rf.R4[9]
R4[10] <= reg_file:rf.R4[10]
R4[11] <= reg_file:rf.R4[11]
R4[12] <= reg_file:rf.R4[12]
R4[13] <= reg_file:rf.R4[13]
R4[14] <= reg_file:rf.R4[14]
R4[15] <= reg_file:rf.R4[15]
R5[0] <= reg_file:rf.R5[0]
R5[1] <= reg_file:rf.R5[1]
R5[2] <= reg_file:rf.R5[2]
R5[3] <= reg_file:rf.R5[3]
R5[4] <= reg_file:rf.R5[4]
R5[5] <= reg_file:rf.R5[5]
R5[6] <= reg_file:rf.R5[6]
R5[7] <= reg_file:rf.R5[7]
R5[8] <= reg_file:rf.R5[8]
R5[9] <= reg_file:rf.R5[9]
R5[10] <= reg_file:rf.R5[10]
R5[11] <= reg_file:rf.R5[11]
R5[12] <= reg_file:rf.R5[12]
R5[13] <= reg_file:rf.R5[13]
R5[14] <= reg_file:rf.R5[14]
R5[15] <= reg_file:rf.R5[15]
R6[0] <= reg_file:rf.R6[0]
R6[1] <= reg_file:rf.R6[1]
R6[2] <= reg_file:rf.R6[2]
R6[3] <= reg_file:rf.R6[3]
R6[4] <= reg_file:rf.R6[4]
R6[5] <= reg_file:rf.R6[5]
R6[6] <= reg_file:rf.R6[6]
R6[7] <= reg_file:rf.R6[7]
R6[8] <= reg_file:rf.R6[8]
R6[9] <= reg_file:rf.R6[9]
R6[10] <= reg_file:rf.R6[10]
R6[11] <= reg_file:rf.R6[11]
R6[12] <= reg_file:rf.R6[12]
R6[13] <= reg_file:rf.R6[13]
R6[14] <= reg_file:rf.R6[14]
R6[15] <= reg_file:rf.R6[15]
R7[0] <= reg_file:rf.R7[0]
R7[1] <= reg_file:rf.R7[1]
R7[2] <= reg_file:rf.R7[2]
R7[3] <= reg_file:rf.R7[3]
R7[4] <= reg_file:rf.R7[4]
R7[5] <= reg_file:rf.R7[5]
R7[6] <= reg_file:rf.R7[6]
R7[7] <= reg_file:rf.R7[7]
R7[8] <= reg_file:rf.R7[8]
R7[9] <= reg_file:rf.R7[9]
R7[10] <= reg_file:rf.R7[10]
R7[11] <= reg_file:rf.R7[11]
R7[12] <= reg_file:rf.R7[12]
R7[13] <= reg_file:rf.R7[13]
R7[14] <= reg_file:rf.R7[14]
R7[15] <= reg_file:rf.R7[15]
BUSMUX[0] <= datapath:d0.BUSMUX[0]
BUSMUX[1] <= datapath:d0.BUSMUX[1]
BEN <= reg_1:_BEN.Data_Out
CC[0] <= reg_3:_CC.Data_Out
CC[1] <= reg_3:_CC.Data_Out
CC[2] <= reg_3:_CC.Data_Out
CC_In[0] <= CC_In[0].DB_MAX_OUTPUT_PORT_TYPE
CC_In[1] <= CC_In[1].DB_MAX_OUTPUT_PORT_TYPE
CC_In[2] <= CC_In[2].DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|HexDriver:hex_drivers[0]
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|HexDriver:hex_drivers[1]
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|HexDriver:hex_drivers[2]
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|HexDriver:hex_drivers[3]
In0[0] => Decoder0.IN3
In0[1] => Decoder0.IN2
In0[2] => Decoder0.IN1
In0[3] => Decoder0.IN0
Out0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0
LD_PC => ~NO_FANOUT~
LD_LED => ~NO_FANOUT~
GatePC => always0.IN1
GatePC => always0.IN0
GatePC => always0.IN0
GateMDR => always0.IN0
GateMDR => always0.IN1
GateMDR => always0.IN1
GateALU => always0.IN1
GateALU => always0.IN1
GateALU => always0.IN1
GateMARMUX => always0.IN1
GateMARMUX => always0.IN1
GateMARMUX => always0.IN1
DRMUX => DRMUX.IN1
SR1MUX => SR1MUX.IN1
SR2MUX => SR2MUX.IN1
ADDR1MUX => ADDR1MUX.IN1
MIO_EN => MIO_EN.IN1
CC[0] => BEN_In.IN0
CC[1] => BEN_In.IN0
CC[2] => BEN_In.IN0
PCMUX[0] => PCMUX[0].IN1
PCMUX[1] => PCMUX[1].IN1
ADDR2MUX[0] => ADDR2MUX[0].IN1
ADDR2MUX[1] => ADDR2MUX[1].IN1
PC[0] => PC[0].IN2
PC[1] => PC[1].IN2
PC[2] => PC[2].IN2
PC[3] => PC[3].IN2
PC[4] => PC[4].IN2
PC[5] => PC[5].IN2
PC[6] => PC[6].IN2
PC[7] => PC[7].IN2
PC[8] => PC[8].IN2
PC[9] => PC[9].IN2
PC[10] => PC[10].IN2
PC[11] => PC[11].IN2
PC[12] => PC[12].IN2
PC[13] => PC[13].IN2
PC[14] => PC[14].IN2
PC[15] => PC[15].IN2
MDR[0] => MDR[0].IN1
MDR[1] => MDR[1].IN1
MDR[2] => MDR[2].IN1
MDR[3] => MDR[3].IN1
MDR[4] => MDR[4].IN1
MDR[5] => MDR[5].IN1
MDR[6] => MDR[6].IN1
MDR[7] => MDR[7].IN1
MDR[8] => MDR[8].IN1
MDR[9] => MDR[9].IN1
MDR[10] => MDR[10].IN1
MDR[11] => MDR[11].IN1
MDR[12] => MDR[12].IN1
MDR[13] => MDR[13].IN1
MDR[14] => MDR[14].IN1
MDR[15] => MDR[15].IN1
Data_to_CPU[0] => Data_to_CPU[0].IN1
Data_to_CPU[1] => Data_to_CPU[1].IN1
Data_to_CPU[2] => Data_to_CPU[2].IN1
Data_to_CPU[3] => Data_to_CPU[3].IN1
Data_to_CPU[4] => Data_to_CPU[4].IN1
Data_to_CPU[5] => Data_to_CPU[5].IN1
Data_to_CPU[6] => Data_to_CPU[6].IN1
Data_to_CPU[7] => Data_to_CPU[7].IN1
Data_to_CPU[8] => Data_to_CPU[8].IN1
Data_to_CPU[9] => Data_to_CPU[9].IN1
Data_to_CPU[10] => Data_to_CPU[10].IN1
Data_to_CPU[11] => Data_to_CPU[11].IN1
Data_to_CPU[12] => Data_to_CPU[12].IN1
Data_to_CPU[13] => Data_to_CPU[13].IN1
Data_to_CPU[14] => Data_to_CPU[14].IN1
Data_to_CPU[15] => Data_to_CPU[15].IN1
IR[0] => IR[0].IN4
IR[1] => IR[1].IN4
IR[2] => IR[2].IN4
IR[3] => IR[3].IN4
IR[4] => IR[4].IN15
IR[5] => IR[5].IN13
IR[6] => IR[6].IN3
IR[7] => IR[7].IN3
IR[8] => IR[8].IN10
IR[9] => IR[9].IN3
IR[10] => IR[10].IN8
IR[11] => IR[11].IN2
IR[12] => ~NO_FANOUT~
IR[13] => ~NO_FANOUT~
IR[14] => ~NO_FANOUT~
IR[15] => ~NO_FANOUT~
ALU[0] => ALU[0].IN1
ALU[1] => ALU[1].IN1
ALU[2] => ALU[2].IN1
ALU[3] => ALU[3].IN1
ALU[4] => ALU[4].IN1
ALU[5] => ALU[5].IN1
ALU[6] => ALU[6].IN1
ALU[7] => ALU[7].IN1
ALU[8] => ALU[8].IN1
ALU[9] => ALU[9].IN1
ALU[10] => ALU[10].IN1
ALU[11] => ALU[11].IN1
ALU[12] => ALU[12].IN1
ALU[13] => ALU[13].IN1
ALU[14] => ALU[14].IN1
ALU[15] => ALU[15].IN1
SR2_Out[0] => SR2_Out[0].IN1
SR2_Out[1] => SR2_Out[1].IN1
SR2_Out[2] => SR2_Out[2].IN1
SR2_Out[3] => SR2_Out[3].IN1
SR2_Out[4] => SR2_Out[4].IN1
SR2_Out[5] => SR2_Out[5].IN1
SR2_Out[6] => SR2_Out[6].IN1
SR2_Out[7] => SR2_Out[7].IN1
SR2_Out[8] => SR2_Out[8].IN1
SR2_Out[9] => SR2_Out[9].IN1
SR2_Out[10] => SR2_Out[10].IN1
SR2_Out[11] => SR2_Out[11].IN1
SR2_Out[12] => SR2_Out[12].IN1
SR2_Out[13] => SR2_Out[13].IN1
SR2_Out[14] => SR2_Out[14].IN1
SR2_Out[15] => SR2_Out[15].IN1
SR1_Out[0] => SR1_Out[0].IN1
SR1_Out[1] => SR1_Out[1].IN1
SR1_Out[2] => SR1_Out[2].IN1
SR1_Out[3] => SR1_Out[3].IN1
SR1_Out[4] => SR1_Out[4].IN1
SR1_Out[5] => SR1_Out[5].IN1
SR1_Out[6] => SR1_Out[6].IN1
SR1_Out[7] => SR1_Out[7].IN1
SR1_Out[8] => SR1_Out[8].IN1
SR1_Out[9] => SR1_Out[9].IN1
SR1_Out[10] => SR1_Out[10].IN1
SR1_Out[11] => SR1_Out[11].IN1
SR1_Out[12] => SR1_Out[12].IN1
SR1_Out[13] => SR1_Out[13].IN1
SR1_Out[14] => SR1_Out[14].IN1
SR1_Out[15] => SR1_Out[15].IN1
PC_In[0] <= mux4_1_16:PC_MUX.Q_Out
PC_In[1] <= mux4_1_16:PC_MUX.Q_Out
PC_In[2] <= mux4_1_16:PC_MUX.Q_Out
PC_In[3] <= mux4_1_16:PC_MUX.Q_Out
PC_In[4] <= mux4_1_16:PC_MUX.Q_Out
PC_In[5] <= mux4_1_16:PC_MUX.Q_Out
PC_In[6] <= mux4_1_16:PC_MUX.Q_Out
PC_In[7] <= mux4_1_16:PC_MUX.Q_Out
PC_In[8] <= mux4_1_16:PC_MUX.Q_Out
PC_In[9] <= mux4_1_16:PC_MUX.Q_Out
PC_In[10] <= mux4_1_16:PC_MUX.Q_Out
PC_In[11] <= mux4_1_16:PC_MUX.Q_Out
PC_In[12] <= mux4_1_16:PC_MUX.Q_Out
PC_In[13] <= mux4_1_16:PC_MUX.Q_Out
PC_In[14] <= mux4_1_16:PC_MUX.Q_Out
PC_In[15] <= mux4_1_16:PC_MUX.Q_Out
Bus[0] <= Bus[0].DB_MAX_OUTPUT_PORT_TYPE
Bus[1] <= Bus[1].DB_MAX_OUTPUT_PORT_TYPE
Bus[2] <= Bus[2].DB_MAX_OUTPUT_PORT_TYPE
Bus[3] <= Bus[3].DB_MAX_OUTPUT_PORT_TYPE
Bus[4] <= Bus[4].DB_MAX_OUTPUT_PORT_TYPE
Bus[5] <= Bus[5].DB_MAX_OUTPUT_PORT_TYPE
Bus[6] <= Bus[6].DB_MAX_OUTPUT_PORT_TYPE
Bus[7] <= Bus[7].DB_MAX_OUTPUT_PORT_TYPE
Bus[8] <= Bus[8].DB_MAX_OUTPUT_PORT_TYPE
Bus[9] <= Bus[9].DB_MAX_OUTPUT_PORT_TYPE
Bus[10] <= Bus[10].DB_MAX_OUTPUT_PORT_TYPE
Bus[11] <= Bus[11].DB_MAX_OUTPUT_PORT_TYPE
Bus[12] <= Bus[12].DB_MAX_OUTPUT_PORT_TYPE
Bus[13] <= Bus[13].DB_MAX_OUTPUT_PORT_TYPE
Bus[14] <= Bus[14].DB_MAX_OUTPUT_PORT_TYPE
Bus[15] <= Bus[15].DB_MAX_OUTPUT_PORT_TYPE
MDR_In[0] <= mux2_1_16:MDR_MUX.Q_Out
MDR_In[1] <= mux2_1_16:MDR_MUX.Q_Out
MDR_In[2] <= mux2_1_16:MDR_MUX.Q_Out
MDR_In[3] <= mux2_1_16:MDR_MUX.Q_Out
MDR_In[4] <= mux2_1_16:MDR_MUX.Q_Out
MDR_In[5] <= mux2_1_16:MDR_MUX.Q_Out
MDR_In[6] <= mux2_1_16:MDR_MUX.Q_Out
MDR_In[7] <= mux2_1_16:MDR_MUX.Q_Out
MDR_In[8] <= mux2_1_16:MDR_MUX.Q_Out
MDR_In[9] <= mux2_1_16:MDR_MUX.Q_Out
MDR_In[10] <= mux2_1_16:MDR_MUX.Q_Out
MDR_In[11] <= mux2_1_16:MDR_MUX.Q_Out
MDR_In[12] <= mux2_1_16:MDR_MUX.Q_Out
MDR_In[13] <= mux2_1_16:MDR_MUX.Q_Out
MDR_In[14] <= mux2_1_16:MDR_MUX.Q_Out
MDR_In[15] <= mux2_1_16:MDR_MUX.Q_Out
ALU_B[0] <= mux2_1_16:SR2_MUX.Q_Out
ALU_B[1] <= mux2_1_16:SR2_MUX.Q_Out
ALU_B[2] <= mux2_1_16:SR2_MUX.Q_Out
ALU_B[3] <= mux2_1_16:SR2_MUX.Q_Out
ALU_B[4] <= mux2_1_16:SR2_MUX.Q_Out
ALU_B[5] <= mux2_1_16:SR2_MUX.Q_Out
ALU_B[6] <= mux2_1_16:SR2_MUX.Q_Out
ALU_B[7] <= mux2_1_16:SR2_MUX.Q_Out
ALU_B[8] <= mux2_1_16:SR2_MUX.Q_Out
ALU_B[9] <= mux2_1_16:SR2_MUX.Q_Out
ALU_B[10] <= mux2_1_16:SR2_MUX.Q_Out
ALU_B[11] <= mux2_1_16:SR2_MUX.Q_Out
ALU_B[12] <= mux2_1_16:SR2_MUX.Q_Out
ALU_B[13] <= mux2_1_16:SR2_MUX.Q_Out
ALU_B[14] <= mux2_1_16:SR2_MUX.Q_Out
ALU_B[15] <= mux2_1_16:SR2_MUX.Q_Out
SR1[0] <= mux2_1_16:SR1_MUX.Q_Out
SR1[1] <= mux2_1_16:SR1_MUX.Q_Out
SR1[2] <= mux2_1_16:SR1_MUX.Q_Out
DR[0] <= mux2_1_16:DR_MUX.Q_Out
DR[1] <= mux2_1_16:DR_MUX.Q_Out
DR[2] <= mux2_1_16:DR_MUX.Q_Out
CC_In[0] <= CC_In.DB_MAX_OUTPUT_PORT_TYPE
CC_In[1] <= CC_In.DB_MAX_OUTPUT_PORT_TYPE
CC_In[2] <= Bus[15].DB_MAX_OUTPUT_PORT_TYPE
BEN_In <= BEN_In.DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_1[0] <= ADDR1[0].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_1[1] <= ADDR1[1].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_1[2] <= ADDR1[2].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_1[3] <= ADDR1[3].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_1[4] <= ADDR1[4].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_1[5] <= ADDR1[5].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_1[6] <= ADDR1[6].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_1[7] <= ADDR1[7].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_1[8] <= ADDR1[8].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_1[9] <= ADDR1[9].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_1[10] <= ADDR1[10].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_1[11] <= ADDR1[11].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_1[12] <= ADDR1[12].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_1[13] <= ADDR1[13].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_1[14] <= ADDR1[14].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_1[15] <= ADDR1[15].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_2[0] <= ADDR2[0].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_2[1] <= ADDR2[1].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_2[2] <= ADDR2[2].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_2[3] <= ADDR2[3].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_2[4] <= ADDR2[4].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_2[5] <= ADDR2[5].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_2[6] <= ADDR2[6].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_2[7] <= ADDR2[7].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_2[8] <= ADDR2[8].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_2[9] <= ADDR2[9].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_2[10] <= ADDR2[10].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_2[11] <= ADDR2[11].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_2[12] <= ADDR2[12].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_2[13] <= ADDR2[13].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_2[14] <= ADDR2[14].DB_MAX_OUTPUT_PORT_TYPE
DEBUGADDR_2[15] <= ADDR2[15].DB_MAX_OUTPUT_PORT_TYPE
BUSMUX[0] <= BUSMUX[0].DB_MAX_OUTPUT_PORT_TYPE
BUSMUX[1] <= BUSMUX[1].DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|mux4_1_16:BUS_MUX
S[0] => Mux0.IN1
S[0] => Mux1.IN1
S[0] => Mux2.IN1
S[0] => Mux3.IN1
S[0] => Mux4.IN1
S[0] => Mux5.IN1
S[0] => Mux6.IN1
S[0] => Mux7.IN1
S[0] => Mux8.IN1
S[0] => Mux9.IN1
S[0] => Mux10.IN1
S[0] => Mux11.IN1
S[0] => Mux12.IN1
S[0] => Mux13.IN1
S[0] => Mux14.IN1
S[0] => Mux15.IN1
S[1] => Mux0.IN0
S[1] => Mux1.IN0
S[1] => Mux2.IN0
S[1] => Mux3.IN0
S[1] => Mux4.IN0
S[1] => Mux5.IN0
S[1] => Mux6.IN0
S[1] => Mux7.IN0
S[1] => Mux8.IN0
S[1] => Mux9.IN0
S[1] => Mux10.IN0
S[1] => Mux11.IN0
S[1] => Mux12.IN0
S[1] => Mux13.IN0
S[1] => Mux14.IN0
S[1] => Mux15.IN0
A_In[0] => Mux15.IN2
A_In[1] => Mux14.IN2
A_In[2] => Mux13.IN2
A_In[3] => Mux12.IN2
A_In[4] => Mux11.IN2
A_In[5] => Mux10.IN2
A_In[6] => Mux9.IN2
A_In[7] => Mux8.IN2
A_In[8] => Mux7.IN2
A_In[9] => Mux6.IN2
A_In[10] => Mux5.IN2
A_In[11] => Mux4.IN2
A_In[12] => Mux3.IN2
A_In[13] => Mux2.IN2
A_In[14] => Mux1.IN2
A_In[15] => Mux0.IN2
B_In[0] => Mux15.IN3
B_In[1] => Mux14.IN3
B_In[2] => Mux13.IN3
B_In[3] => Mux12.IN3
B_In[4] => Mux11.IN3
B_In[5] => Mux10.IN3
B_In[6] => Mux9.IN3
B_In[7] => Mux8.IN3
B_In[8] => Mux7.IN3
B_In[9] => Mux6.IN3
B_In[10] => Mux5.IN3
B_In[11] => Mux4.IN3
B_In[12] => Mux3.IN3
B_In[13] => Mux2.IN3
B_In[14] => Mux1.IN3
B_In[15] => Mux0.IN3
C_In[0] => Mux15.IN4
C_In[1] => Mux14.IN4
C_In[2] => Mux13.IN4
C_In[3] => Mux12.IN4
C_In[4] => Mux11.IN4
C_In[5] => Mux10.IN4
C_In[6] => Mux9.IN4
C_In[7] => Mux8.IN4
C_In[8] => Mux7.IN4
C_In[9] => Mux6.IN4
C_In[10] => Mux5.IN4
C_In[11] => Mux4.IN4
C_In[12] => Mux3.IN4
C_In[13] => Mux2.IN4
C_In[14] => Mux1.IN4
C_In[15] => Mux0.IN4
D_In[0] => Mux15.IN5
D_In[1] => Mux14.IN5
D_In[2] => Mux13.IN5
D_In[3] => Mux12.IN5
D_In[4] => Mux11.IN5
D_In[5] => Mux10.IN5
D_In[6] => Mux9.IN5
D_In[7] => Mux8.IN5
D_In[8] => Mux7.IN5
D_In[9] => Mux6.IN5
D_In[10] => Mux5.IN5
D_In[11] => Mux4.IN5
D_In[12] => Mux3.IN5
D_In[13] => Mux2.IN5
D_In[14] => Mux1.IN5
D_In[15] => Mux0.IN5
Q_Out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|mux4_1_16:PC_MUX
S[0] => Mux0.IN1
S[0] => Mux1.IN1
S[0] => Mux2.IN1
S[0] => Mux3.IN1
S[0] => Mux4.IN1
S[0] => Mux5.IN1
S[0] => Mux6.IN1
S[0] => Mux7.IN1
S[0] => Mux8.IN1
S[0] => Mux9.IN1
S[0] => Mux10.IN1
S[0] => Mux11.IN1
S[0] => Mux12.IN1
S[0] => Mux13.IN1
S[0] => Mux14.IN1
S[0] => Mux15.IN1
S[1] => Mux0.IN0
S[1] => Mux1.IN0
S[1] => Mux2.IN0
S[1] => Mux3.IN0
S[1] => Mux4.IN0
S[1] => Mux5.IN0
S[1] => Mux6.IN0
S[1] => Mux7.IN0
S[1] => Mux8.IN0
S[1] => Mux9.IN0
S[1] => Mux10.IN0
S[1] => Mux11.IN0
S[1] => Mux12.IN0
S[1] => Mux13.IN0
S[1] => Mux14.IN0
S[1] => Mux15.IN0
A_In[0] => Mux15.IN2
A_In[1] => Mux14.IN2
A_In[2] => Mux13.IN2
A_In[3] => Mux12.IN2
A_In[4] => Mux11.IN2
A_In[5] => Mux10.IN2
A_In[6] => Mux9.IN2
A_In[7] => Mux8.IN2
A_In[8] => Mux7.IN2
A_In[9] => Mux6.IN2
A_In[10] => Mux5.IN2
A_In[11] => Mux4.IN2
A_In[12] => Mux3.IN2
A_In[13] => Mux2.IN2
A_In[14] => Mux1.IN2
A_In[15] => Mux0.IN2
B_In[0] => Mux15.IN3
B_In[1] => Mux14.IN3
B_In[2] => Mux13.IN3
B_In[3] => Mux12.IN3
B_In[4] => Mux11.IN3
B_In[5] => Mux10.IN3
B_In[6] => Mux9.IN3
B_In[7] => Mux8.IN3
B_In[8] => Mux7.IN3
B_In[9] => Mux6.IN3
B_In[10] => Mux5.IN3
B_In[11] => Mux4.IN3
B_In[12] => Mux3.IN3
B_In[13] => Mux2.IN3
B_In[14] => Mux1.IN3
B_In[15] => Mux0.IN3
C_In[0] => Mux15.IN4
C_In[1] => Mux14.IN4
C_In[2] => Mux13.IN4
C_In[3] => Mux12.IN4
C_In[4] => Mux11.IN4
C_In[5] => Mux10.IN4
C_In[6] => Mux9.IN4
C_In[7] => Mux8.IN4
C_In[8] => Mux7.IN4
C_In[9] => Mux6.IN4
C_In[10] => Mux5.IN4
C_In[11] => Mux4.IN4
C_In[12] => Mux3.IN4
C_In[13] => Mux2.IN4
C_In[14] => Mux1.IN4
C_In[15] => Mux0.IN4
D_In[0] => Mux15.IN5
D_In[1] => Mux14.IN5
D_In[2] => Mux13.IN5
D_In[3] => Mux12.IN5
D_In[4] => Mux11.IN5
D_In[5] => Mux10.IN5
D_In[6] => Mux9.IN5
D_In[7] => Mux8.IN5
D_In[8] => Mux7.IN5
D_In[9] => Mux6.IN5
D_In[10] => Mux5.IN5
D_In[11] => Mux4.IN5
D_In[12] => Mux3.IN5
D_In[13] => Mux2.IN5
D_In[14] => Mux1.IN5
D_In[15] => Mux0.IN5
Q_Out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|mux2_1_16:MDR_MUX
S => Decoder0.IN0
A_In[0] => Q_Out.DATAA
A_In[1] => Q_Out.DATAA
A_In[2] => Q_Out.DATAA
A_In[3] => Q_Out.DATAA
A_In[4] => Q_Out.DATAA
A_In[5] => Q_Out.DATAA
A_In[6] => Q_Out.DATAA
A_In[7] => Q_Out.DATAA
A_In[8] => Q_Out.DATAA
A_In[9] => Q_Out.DATAA
A_In[10] => Q_Out.DATAA
A_In[11] => Q_Out.DATAA
A_In[12] => Q_Out.DATAA
A_In[13] => Q_Out.DATAA
A_In[14] => Q_Out.DATAA
A_In[15] => Q_Out.DATAA
B_In[0] => Q_Out.DATAB
B_In[1] => Q_Out.DATAB
B_In[2] => Q_Out.DATAB
B_In[3] => Q_Out.DATAB
B_In[4] => Q_Out.DATAB
B_In[5] => Q_Out.DATAB
B_In[6] => Q_Out.DATAB
B_In[7] => Q_Out.DATAB
B_In[8] => Q_Out.DATAB
B_In[9] => Q_Out.DATAB
B_In[10] => Q_Out.DATAB
B_In[11] => Q_Out.DATAB
B_In[12] => Q_Out.DATAB
B_In[13] => Q_Out.DATAB
B_In[14] => Q_Out.DATAB
B_In[15] => Q_Out.DATAB
Q_Out[0] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[1] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[2] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[3] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[4] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[5] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[6] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[7] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[8] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[9] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[10] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[11] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[12] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[13] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[14] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[15] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|mux4_1_16:ADDR2_MUX
S[0] => Mux0.IN1
S[0] => Mux1.IN1
S[0] => Mux2.IN1
S[0] => Mux3.IN1
S[0] => Mux4.IN1
S[0] => Mux5.IN1
S[0] => Mux6.IN1
S[0] => Mux7.IN1
S[0] => Mux8.IN1
S[0] => Mux9.IN1
S[0] => Mux10.IN1
S[0] => Mux11.IN1
S[0] => Mux12.IN1
S[0] => Mux13.IN1
S[0] => Mux14.IN1
S[0] => Mux15.IN1
S[1] => Mux0.IN0
S[1] => Mux1.IN0
S[1] => Mux2.IN0
S[1] => Mux3.IN0
S[1] => Mux4.IN0
S[1] => Mux5.IN0
S[1] => Mux6.IN0
S[1] => Mux7.IN0
S[1] => Mux8.IN0
S[1] => Mux9.IN0
S[1] => Mux10.IN0
S[1] => Mux11.IN0
S[1] => Mux12.IN0
S[1] => Mux13.IN0
S[1] => Mux14.IN0
S[1] => Mux15.IN0
A_In[0] => Mux15.IN2
A_In[1] => Mux14.IN2
A_In[2] => Mux13.IN2
A_In[3] => Mux12.IN2
A_In[4] => Mux11.IN2
A_In[5] => Mux10.IN2
A_In[6] => Mux9.IN2
A_In[7] => Mux8.IN2
A_In[8] => Mux7.IN2
A_In[9] => Mux6.IN2
A_In[10] => Mux5.IN2
A_In[11] => Mux4.IN2
A_In[12] => Mux3.IN2
A_In[13] => Mux2.IN2
A_In[14] => Mux1.IN2
A_In[15] => Mux0.IN2
B_In[0] => Mux15.IN3
B_In[1] => Mux14.IN3
B_In[2] => Mux13.IN3
B_In[3] => Mux12.IN3
B_In[4] => Mux11.IN3
B_In[5] => Mux10.IN3
B_In[6] => Mux9.IN3
B_In[7] => Mux8.IN3
B_In[8] => Mux7.IN3
B_In[9] => Mux6.IN3
B_In[10] => Mux5.IN3
B_In[11] => Mux4.IN3
B_In[12] => Mux3.IN3
B_In[13] => Mux2.IN3
B_In[14] => Mux1.IN3
B_In[15] => Mux0.IN3
C_In[0] => Mux15.IN4
C_In[1] => Mux14.IN4
C_In[2] => Mux13.IN4
C_In[3] => Mux12.IN4
C_In[4] => Mux11.IN4
C_In[5] => Mux10.IN4
C_In[6] => Mux9.IN4
C_In[7] => Mux8.IN4
C_In[8] => Mux7.IN4
C_In[9] => Mux6.IN4
C_In[10] => Mux5.IN4
C_In[11] => Mux4.IN4
C_In[12] => Mux3.IN4
C_In[13] => Mux2.IN4
C_In[14] => Mux1.IN4
C_In[15] => Mux0.IN4
D_In[0] => Mux15.IN5
D_In[1] => Mux14.IN5
D_In[2] => Mux13.IN5
D_In[3] => Mux12.IN5
D_In[4] => Mux11.IN5
D_In[5] => Mux10.IN5
D_In[6] => Mux9.IN5
D_In[7] => Mux8.IN5
D_In[8] => Mux7.IN5
D_In[9] => Mux6.IN5
D_In[10] => Mux5.IN5
D_In[11] => Mux4.IN5
D_In[12] => Mux3.IN5
D_In[13] => Mux2.IN5
D_In[14] => Mux1.IN5
D_In[15] => Mux0.IN5
Q_Out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|mux2_1_16:ADDR1_MUX
S => Decoder0.IN0
A_In[0] => Q_Out.DATAA
A_In[1] => Q_Out.DATAA
A_In[2] => Q_Out.DATAA
A_In[3] => Q_Out.DATAA
A_In[4] => Q_Out.DATAA
A_In[5] => Q_Out.DATAA
A_In[6] => Q_Out.DATAA
A_In[7] => Q_Out.DATAA
A_In[8] => Q_Out.DATAA
A_In[9] => Q_Out.DATAA
A_In[10] => Q_Out.DATAA
A_In[11] => Q_Out.DATAA
A_In[12] => Q_Out.DATAA
A_In[13] => Q_Out.DATAA
A_In[14] => Q_Out.DATAA
A_In[15] => Q_Out.DATAA
B_In[0] => Q_Out.DATAB
B_In[1] => Q_Out.DATAB
B_In[2] => Q_Out.DATAB
B_In[3] => Q_Out.DATAB
B_In[4] => Q_Out.DATAB
B_In[5] => Q_Out.DATAB
B_In[6] => Q_Out.DATAB
B_In[7] => Q_Out.DATAB
B_In[8] => Q_Out.DATAB
B_In[9] => Q_Out.DATAB
B_In[10] => Q_Out.DATAB
B_In[11] => Q_Out.DATAB
B_In[12] => Q_Out.DATAB
B_In[13] => Q_Out.DATAB
B_In[14] => Q_Out.DATAB
B_In[15] => Q_Out.DATAB
Q_Out[0] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[1] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[2] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[3] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[4] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[5] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[6] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[7] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[8] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[9] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[10] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[11] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[12] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[13] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[14] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[15] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|mux2_1_16:SR2_MUX
S => Decoder0.IN0
A_In[0] => Q_Out.DATAA
A_In[1] => Q_Out.DATAA
A_In[2] => Q_Out.DATAA
A_In[3] => Q_Out.DATAA
A_In[4] => Q_Out.DATAA
A_In[5] => Q_Out.DATAA
A_In[6] => Q_Out.DATAA
A_In[7] => Q_Out.DATAA
A_In[8] => Q_Out.DATAA
A_In[9] => Q_Out.DATAA
A_In[10] => Q_Out.DATAA
A_In[11] => Q_Out.DATAA
A_In[12] => Q_Out.DATAA
A_In[13] => Q_Out.DATAA
A_In[14] => Q_Out.DATAA
A_In[15] => Q_Out.DATAA
B_In[0] => Q_Out.DATAB
B_In[1] => Q_Out.DATAB
B_In[2] => Q_Out.DATAB
B_In[3] => Q_Out.DATAB
B_In[4] => Q_Out.DATAB
B_In[5] => Q_Out.DATAB
B_In[6] => Q_Out.DATAB
B_In[7] => Q_Out.DATAB
B_In[8] => Q_Out.DATAB
B_In[9] => Q_Out.DATAB
B_In[10] => Q_Out.DATAB
B_In[11] => Q_Out.DATAB
B_In[12] => Q_Out.DATAB
B_In[13] => Q_Out.DATAB
B_In[14] => Q_Out.DATAB
B_In[15] => Q_Out.DATAB
Q_Out[0] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[1] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[2] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[3] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[4] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[5] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[6] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[7] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[8] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[9] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[10] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[11] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[12] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[13] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[14] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[15] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|mux2_1_16:SR1_MUX
S => Decoder0.IN0
A_In[0] => Q_Out.DATAA
A_In[1] => Q_Out.DATAA
A_In[2] => Q_Out.DATAA
A_In[3] => Q_Out.DATAA
A_In[4] => Q_Out.DATAA
A_In[5] => Q_Out.DATAA
A_In[6] => Q_Out.DATAA
A_In[7] => Q_Out.DATAA
A_In[8] => Q_Out.DATAA
A_In[9] => Q_Out.DATAA
A_In[10] => Q_Out.DATAA
A_In[11] => Q_Out.DATAA
A_In[12] => Q_Out.DATAA
A_In[13] => Q_Out.DATAA
A_In[14] => Q_Out.DATAA
A_In[15] => Q_Out.DATAA
B_In[0] => Q_Out.DATAB
B_In[1] => Q_Out.DATAB
B_In[2] => Q_Out.DATAB
B_In[3] => Q_Out.DATAB
B_In[4] => Q_Out.DATAB
B_In[5] => Q_Out.DATAB
B_In[6] => Q_Out.DATAB
B_In[7] => Q_Out.DATAB
B_In[8] => Q_Out.DATAB
B_In[9] => Q_Out.DATAB
B_In[10] => Q_Out.DATAB
B_In[11] => Q_Out.DATAB
B_In[12] => Q_Out.DATAB
B_In[13] => Q_Out.DATAB
B_In[14] => Q_Out.DATAB
B_In[15] => Q_Out.DATAB
Q_Out[0] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[1] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[2] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[3] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[4] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[5] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[6] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[7] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[8] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[9] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[10] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[11] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[12] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[13] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[14] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[15] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|mux2_1_16:DR_MUX
S => Decoder0.IN0
A_In[0] => Q_Out.DATAA
A_In[1] => Q_Out.DATAA
A_In[2] => Q_Out.DATAA
A_In[3] => Q_Out.DATAA
A_In[4] => Q_Out.DATAA
A_In[5] => Q_Out.DATAA
A_In[6] => Q_Out.DATAA
A_In[7] => Q_Out.DATAA
A_In[8] => Q_Out.DATAA
A_In[9] => Q_Out.DATAA
A_In[10] => Q_Out.DATAA
A_In[11] => Q_Out.DATAA
A_In[12] => Q_Out.DATAA
A_In[13] => Q_Out.DATAA
A_In[14] => Q_Out.DATAA
A_In[15] => Q_Out.DATAA
B_In[0] => Q_Out.DATAB
B_In[1] => Q_Out.DATAB
B_In[2] => Q_Out.DATAB
B_In[3] => Q_Out.DATAB
B_In[4] => Q_Out.DATAB
B_In[5] => Q_Out.DATAB
B_In[6] => Q_Out.DATAB
B_In[7] => Q_Out.DATAB
B_In[8] => Q_Out.DATAB
B_In[9] => Q_Out.DATAB
B_In[10] => Q_Out.DATAB
B_In[11] => Q_Out.DATAB
B_In[12] => Q_Out.DATAB
B_In[13] => Q_Out.DATAB
B_In[14] => Q_Out.DATAB
B_In[15] => Q_Out.DATAB
Q_Out[0] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[1] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[2] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[3] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[4] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[5] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[6] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[7] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[8] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[9] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[10] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[11] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[12] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[13] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[14] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[15] <= Q_Out.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
cin => cin.IN1
S[0] <= fourbit_lookahead:cla0.T
S[1] <= fourbit_lookahead:cla0.T
S[2] <= fourbit_lookahead:cla0.T
S[3] <= fourbit_lookahead:cla0.T
S[4] <= fourbit_lookahead:cla1.T
S[5] <= fourbit_lookahead:cla1.T
S[6] <= fourbit_lookahead:cla1.T
S[7] <= fourbit_lookahead:cla1.T
S[8] <= fourbit_lookahead:cla2.T
S[9] <= fourbit_lookahead:cla2.T
S[10] <= fourbit_lookahead:cla2.T
S[11] <= fourbit_lookahead:cla2.T
S[12] <= fourbit_lookahead:cla3.T
S[13] <= fourbit_lookahead:cla3.T
S[14] <= fourbit_lookahead:cla3.T
S[15] <= fourbit_lookahead:cla3.T
cout <= fourbit_lookahead:cla3.seeout


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder|fourbit_lookahead:cla0
C[0] => C[0].IN1
C[1] => C[1].IN1
C[2] => C[2].IN1
C[3] => C[3].IN1
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
seein => seein.IN1
T[0] <= full_adder:fa0.s
T[1] <= full_adder:fa1.s
T[2] <= full_adder:fa2.s
T[3] <= full_adder:fa3.s
Pg <= Pg.DB_MAX_OUTPUT_PORT_TYPE
Gg <= Gg.DB_MAX_OUTPUT_PORT_TYPE
seeout <= full_adder:fa3.c


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder|fourbit_lookahead:cla0|full_adder:fa0
x => s.IN0
x => c.IN0
x => c.IN0
y => s.IN1
y => c.IN1
y => c.IN0
z => s.IN1
z => c.IN1
z => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder|fourbit_lookahead:cla0|full_adder:fa1
x => s.IN0
x => c.IN0
x => c.IN0
y => s.IN1
y => c.IN1
y => c.IN0
z => s.IN1
z => c.IN1
z => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder|fourbit_lookahead:cla0|full_adder:fa2
x => s.IN0
x => c.IN0
x => c.IN0
y => s.IN1
y => c.IN1
y => c.IN0
z => s.IN1
z => c.IN1
z => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder|fourbit_lookahead:cla0|full_adder:fa3
x => s.IN0
x => c.IN0
x => c.IN0
y => s.IN1
y => c.IN1
y => c.IN0
z => s.IN1
z => c.IN1
z => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder|fourbit_lookahead:cla1
C[0] => C[0].IN1
C[1] => C[1].IN1
C[2] => C[2].IN1
C[3] => C[3].IN1
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
seein => seein.IN1
T[0] <= full_adder:fa0.s
T[1] <= full_adder:fa1.s
T[2] <= full_adder:fa2.s
T[3] <= full_adder:fa3.s
Pg <= Pg.DB_MAX_OUTPUT_PORT_TYPE
Gg <= Gg.DB_MAX_OUTPUT_PORT_TYPE
seeout <= full_adder:fa3.c


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder|fourbit_lookahead:cla1|full_adder:fa0
x => s.IN0
x => c.IN0
x => c.IN0
y => s.IN1
y => c.IN1
y => c.IN0
z => s.IN1
z => c.IN1
z => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder|fourbit_lookahead:cla1|full_adder:fa1
x => s.IN0
x => c.IN0
x => c.IN0
y => s.IN1
y => c.IN1
y => c.IN0
z => s.IN1
z => c.IN1
z => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder|fourbit_lookahead:cla1|full_adder:fa2
x => s.IN0
x => c.IN0
x => c.IN0
y => s.IN1
y => c.IN1
y => c.IN0
z => s.IN1
z => c.IN1
z => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder|fourbit_lookahead:cla1|full_adder:fa3
x => s.IN0
x => c.IN0
x => c.IN0
y => s.IN1
y => c.IN1
y => c.IN0
z => s.IN1
z => c.IN1
z => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder|fourbit_lookahead:cla2
C[0] => C[0].IN1
C[1] => C[1].IN1
C[2] => C[2].IN1
C[3] => C[3].IN1
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
seein => seein.IN1
T[0] <= full_adder:fa0.s
T[1] <= full_adder:fa1.s
T[2] <= full_adder:fa2.s
T[3] <= full_adder:fa3.s
Pg <= Pg.DB_MAX_OUTPUT_PORT_TYPE
Gg <= Gg.DB_MAX_OUTPUT_PORT_TYPE
seeout <= full_adder:fa3.c


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder|fourbit_lookahead:cla2|full_adder:fa0
x => s.IN0
x => c.IN0
x => c.IN0
y => s.IN1
y => c.IN1
y => c.IN0
z => s.IN1
z => c.IN1
z => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder|fourbit_lookahead:cla2|full_adder:fa1
x => s.IN0
x => c.IN0
x => c.IN0
y => s.IN1
y => c.IN1
y => c.IN0
z => s.IN1
z => c.IN1
z => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder|fourbit_lookahead:cla2|full_adder:fa2
x => s.IN0
x => c.IN0
x => c.IN0
y => s.IN1
y => c.IN1
y => c.IN0
z => s.IN1
z => c.IN1
z => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder|fourbit_lookahead:cla2|full_adder:fa3
x => s.IN0
x => c.IN0
x => c.IN0
y => s.IN1
y => c.IN1
y => c.IN0
z => s.IN1
z => c.IN1
z => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder|fourbit_lookahead:cla3
C[0] => C[0].IN1
C[1] => C[1].IN1
C[2] => C[2].IN1
C[3] => C[3].IN1
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
seein => seein.IN1
T[0] <= full_adder:fa0.s
T[1] <= full_adder:fa1.s
T[2] <= full_adder:fa2.s
T[3] <= full_adder:fa3.s
Pg <= Pg.DB_MAX_OUTPUT_PORT_TYPE
Gg <= Gg.DB_MAX_OUTPUT_PORT_TYPE
seeout <= full_adder:fa3.c


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder|fourbit_lookahead:cla3|full_adder:fa0
x => s.IN0
x => c.IN0
x => c.IN0
y => s.IN1
y => c.IN1
y => c.IN0
z => s.IN1
z => c.IN1
z => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder|fourbit_lookahead:cla3|full_adder:fa1
x => s.IN0
x => c.IN0
x => c.IN0
y => s.IN1
y => c.IN1
y => c.IN0
z => s.IN1
z => c.IN1
z => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder|fourbit_lookahead:cla3|full_adder:fa2
x => s.IN0
x => c.IN0
x => c.IN0
y => s.IN1
y => c.IN1
y => c.IN0
z => s.IN1
z => c.IN1
z => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|datapath:d0|lookahead_adder:_ADDR_Adder|fourbit_lookahead:cla3|full_adder:fa3
x => s.IN0
x => c.IN0
x => c.IN0
y => s.IN1
y => c.IN1
y => c.IN0
z => s.IN1
z => c.IN1
z => c.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c <= c.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|Mem2IO:memory_subsystem
Clk => hex_data[0].CLK
Clk => hex_data[1].CLK
Clk => hex_data[2].CLK
Clk => hex_data[3].CLK
Clk => hex_data[4].CLK
Clk => hex_data[5].CLK
Clk => hex_data[6].CLK
Clk => hex_data[7].CLK
Clk => hex_data[8].CLK
Clk => hex_data[9].CLK
Clk => hex_data[10].CLK
Clk => hex_data[11].CLK
Clk => hex_data[12].CLK
Clk => hex_data[13].CLK
Clk => hex_data[14].CLK
Clk => hex_data[15].CLK
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
Reset => hex_data.OUTPUTSELECT
ADDR[0] => Equal0.IN15
ADDR[1] => Equal0.IN14
ADDR[2] => Equal0.IN13
ADDR[3] => Equal0.IN12
ADDR[4] => Equal0.IN11
ADDR[5] => Equal0.IN10
ADDR[6] => Equal0.IN9
ADDR[7] => Equal0.IN8
ADDR[8] => Equal0.IN7
ADDR[9] => Equal0.IN6
ADDR[10] => Equal0.IN5
ADDR[11] => Equal0.IN4
ADDR[12] => Equal0.IN3
ADDR[13] => Equal0.IN2
ADDR[14] => Equal0.IN1
ADDR[15] => Equal0.IN0
OE => always0.IN0
WE => always1.IN1
WE => always0.IN1
Switches[0] => Data_to_CPU.DATAB
Switches[1] => Data_to_CPU.DATAB
Switches[2] => Data_to_CPU.DATAB
Switches[3] => Data_to_CPU.DATAB
Switches[4] => Data_to_CPU.DATAB
Switches[5] => Data_to_CPU.DATAB
Switches[6] => Data_to_CPU.DATAB
Switches[7] => Data_to_CPU.DATAB
Switches[8] => Data_to_CPU.DATAB
Switches[9] => Data_to_CPU.DATAB
Data_from_CPU[0] => hex_data.DATAB
Data_from_CPU[0] => Data_to_SRAM[0].DATAIN
Data_from_CPU[1] => hex_data.DATAB
Data_from_CPU[1] => Data_to_SRAM[1].DATAIN
Data_from_CPU[2] => hex_data.DATAB
Data_from_CPU[2] => Data_to_SRAM[2].DATAIN
Data_from_CPU[3] => hex_data.DATAB
Data_from_CPU[3] => Data_to_SRAM[3].DATAIN
Data_from_CPU[4] => hex_data.DATAB
Data_from_CPU[4] => Data_to_SRAM[4].DATAIN
Data_from_CPU[5] => hex_data.DATAB
Data_from_CPU[5] => Data_to_SRAM[5].DATAIN
Data_from_CPU[6] => hex_data.DATAB
Data_from_CPU[6] => Data_to_SRAM[6].DATAIN
Data_from_CPU[7] => hex_data.DATAB
Data_from_CPU[7] => Data_to_SRAM[7].DATAIN
Data_from_CPU[8] => hex_data.DATAB
Data_from_CPU[8] => Data_to_SRAM[8].DATAIN
Data_from_CPU[9] => hex_data.DATAB
Data_from_CPU[9] => Data_to_SRAM[9].DATAIN
Data_from_CPU[10] => hex_data.DATAB
Data_from_CPU[10] => Data_to_SRAM[10].DATAIN
Data_from_CPU[11] => hex_data.DATAB
Data_from_CPU[11] => Data_to_SRAM[11].DATAIN
Data_from_CPU[12] => hex_data.DATAB
Data_from_CPU[12] => Data_to_SRAM[12].DATAIN
Data_from_CPU[13] => hex_data.DATAB
Data_from_CPU[13] => Data_to_SRAM[13].DATAIN
Data_from_CPU[14] => hex_data.DATAB
Data_from_CPU[14] => Data_to_SRAM[14].DATAIN
Data_from_CPU[15] => hex_data.DATAB
Data_from_CPU[15] => Data_to_SRAM[15].DATAIN
Data_from_SRAM[0] => Data_to_CPU.DATAA
Data_from_SRAM[1] => Data_to_CPU.DATAA
Data_from_SRAM[2] => Data_to_CPU.DATAA
Data_from_SRAM[3] => Data_to_CPU.DATAA
Data_from_SRAM[4] => Data_to_CPU.DATAA
Data_from_SRAM[5] => Data_to_CPU.DATAA
Data_from_SRAM[6] => Data_to_CPU.DATAA
Data_from_SRAM[7] => Data_to_CPU.DATAA
Data_from_SRAM[8] => Data_to_CPU.DATAA
Data_from_SRAM[9] => Data_to_CPU.DATAA
Data_from_SRAM[10] => Data_to_CPU.DATAA
Data_from_SRAM[11] => Data_to_CPU.DATAA
Data_from_SRAM[12] => Data_to_CPU.DATAA
Data_from_SRAM[13] => Data_to_CPU.DATAA
Data_from_SRAM[14] => Data_to_CPU.DATAA
Data_from_SRAM[15] => Data_to_CPU.DATAA
Data_to_CPU[0] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[1] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[2] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[3] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[4] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[5] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[6] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[7] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[8] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[9] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[10] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[11] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[12] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[13] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[14] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_CPU[15] <= Data_to_CPU.DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[0] <= Data_from_CPU[0].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[1] <= Data_from_CPU[1].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[2] <= Data_from_CPU[2].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[3] <= Data_from_CPU[3].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[4] <= Data_from_CPU[4].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[5] <= Data_from_CPU[5].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[6] <= Data_from_CPU[6].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[7] <= Data_from_CPU[7].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[8] <= Data_from_CPU[8].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[9] <= Data_from_CPU[9].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[10] <= Data_from_CPU[10].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[11] <= Data_from_CPU[11].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[12] <= Data_from_CPU[12].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[13] <= Data_from_CPU[13].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[14] <= Data_from_CPU[14].DB_MAX_OUTPUT_PORT_TYPE
Data_to_SRAM[15] <= Data_from_CPU[15].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= hex_data[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= hex_data[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= hex_data[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= hex_data[3].DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= hex_data[4].DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= hex_data[5].DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= hex_data[6].DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= hex_data[7].DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= hex_data[8].DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= hex_data[9].DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= hex_data[10].DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= hex_data[11].DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= hex_data[12].DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= hex_data[13].DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= hex_data[14].DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= hex_data[15].DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|ISDU:state_controller
Clk => State~1.DATAIN
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Run => Next_state.OUTPUTSELECT
Continue => Selector1.IN3
Continue => Selector1.IN4
Continue => Selector0.IN2
Continue => Selector2.IN3
Opcode[0] => Decoder0.IN3
Opcode[1] => Decoder0.IN2
Opcode[2] => Decoder0.IN1
Opcode[3] => Decoder0.IN0
IR_5 => Selector29.IN4
IR_11 => ~NO_FANOUT~
BEN => Selector28.IN3
BEN => Selector2.IN5
LD_MAR <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
LD_MDR <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
LD_IR <= LD_IR.DB_MAX_OUTPUT_PORT_TYPE
LD_BEN <= LD_BEN.DB_MAX_OUTPUT_PORT_TYPE
LD_CC <= WideOr39.DB_MAX_OUTPUT_PORT_TYPE
LD_REG <= WideOr38.DB_MAX_OUTPUT_PORT_TYPE
LD_PC <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
LD_LED <= <GND>
GatePC <= GatePC.DB_MAX_OUTPUT_PORT_TYPE
GateMDR <= GateMDR.DB_MAX_OUTPUT_PORT_TYPE
GateALU <= WideOr37.DB_MAX_OUTPUT_PORT_TYPE
GateMARMUX <= GateMARMUX.DB_MAX_OUTPUT_PORT_TYPE
PCMUX[0] <= PCMUX.DB_MAX_OUTPUT_PORT_TYPE
PCMUX[1] <= PCMUX[1].DB_MAX_OUTPUT_PORT_TYPE
DRMUX <= DRMUX.DB_MAX_OUTPUT_PORT_TYPE
SR1MUX <= SR1MUX.DB_MAX_OUTPUT_PORT_TYPE
SR2MUX <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
ADDR1MUX <= GateMARMUX.DB_MAX_OUTPUT_PORT_TYPE
ADDR2MUX[0] <= WideOr40.DB_MAX_OUTPUT_PORT_TYPE
ADDR2MUX[1] <= PCMUX.DB_MAX_OUTPUT_PORT_TYPE
ALUK[0] <= WideOr36.DB_MAX_OUTPUT_PORT_TYPE
ALUK[1] <= WideOr35.DB_MAX_OUTPUT_PORT_TYPE
Mem_OE <= WideOr32.DB_MAX_OUTPUT_PORT_TYPE
Mem_WE <= <GND>
stateNum[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
stateNum[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
stateNum[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
stateNum[3] <= stateNum.DB_MAX_OUTPUT_PORT_TYPE
stateNum[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
stateNum[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
stateNum[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
stateNum[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|reg_16:_MAR
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
D[0] => Data_Out.DATAB
D[1] => Data_Out.DATAB
D[2] => Data_Out.DATAB
D[3] => Data_Out.DATAB
D[4] => Data_Out.DATAB
D[5] => Data_Out.DATAB
D[6] => Data_Out.DATAB
D[7] => Data_Out.DATAB
D[8] => Data_Out.DATAB
D[9] => Data_Out.DATAB
D[10] => Data_Out.DATAB
D[11] => Data_Out.DATAB
D[12] => Data_Out.DATAB
D[13] => Data_Out.DATAB
D[14] => Data_Out.DATAB
D[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|reg_16:_MDR
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
D[0] => Data_Out.DATAB
D[1] => Data_Out.DATAB
D[2] => Data_Out.DATAB
D[3] => Data_Out.DATAB
D[4] => Data_Out.DATAB
D[5] => Data_Out.DATAB
D[6] => Data_Out.DATAB
D[7] => Data_Out.DATAB
D[8] => Data_Out.DATAB
D[9] => Data_Out.DATAB
D[10] => Data_Out.DATAB
D[11] => Data_Out.DATAB
D[12] => Data_Out.DATAB
D[13] => Data_Out.DATAB
D[14] => Data_Out.DATAB
D[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|reg_16:_IR
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
D[0] => Data_Out.DATAB
D[1] => Data_Out.DATAB
D[2] => Data_Out.DATAB
D[3] => Data_Out.DATAB
D[4] => Data_Out.DATAB
D[5] => Data_Out.DATAB
D[6] => Data_Out.DATAB
D[7] => Data_Out.DATAB
D[8] => Data_Out.DATAB
D[9] => Data_Out.DATAB
D[10] => Data_Out.DATAB
D[11] => Data_Out.DATAB
D[12] => Data_Out.DATAB
D[13] => Data_Out.DATAB
D[14] => Data_Out.DATAB
D[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|reg_16:_PC
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
D[0] => Data_Out.DATAB
D[1] => Data_Out.DATAB
D[2] => Data_Out.DATAB
D[3] => Data_Out.DATAB
D[4] => Data_Out.DATAB
D[5] => Data_Out.DATAB
D[6] => Data_Out.DATAB
D[7] => Data_Out.DATAB
D[8] => Data_Out.DATAB
D[9] => Data_Out.DATAB
D[10] => Data_Out.DATAB
D[11] => Data_Out.DATAB
D[12] => Data_Out.DATAB
D[13] => Data_Out.DATAB
D[14] => Data_Out.DATAB
D[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|reg_3:_CC
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
D[0] => Data_Out.DATAB
D[1] => Data_Out.DATAB
D[2] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|reg_1:_BEN
Clk => Data_Out~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
D => Data_Out.DATAB
Data_Out <= Data_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|alu:_ALU
A[0] => Add0.IN16
A[0] => ALU.IN0
A[0] => ALU.DATAB
A[0] => ALU.DATAB
A[1] => Add0.IN15
A[1] => ALU.IN0
A[1] => ALU.DATAB
A[1] => ALU.DATAB
A[2] => Add0.IN14
A[2] => ALU.IN0
A[2] => ALU.DATAB
A[2] => ALU.DATAB
A[3] => Add0.IN13
A[3] => ALU.IN0
A[3] => ALU.DATAB
A[3] => ALU.DATAB
A[4] => Add0.IN12
A[4] => ALU.IN0
A[4] => ALU.DATAB
A[4] => ALU.DATAB
A[5] => Add0.IN11
A[5] => ALU.IN0
A[5] => ALU.DATAB
A[5] => ALU.DATAB
A[6] => Add0.IN10
A[6] => ALU.IN0
A[6] => ALU.DATAB
A[6] => ALU.DATAB
A[7] => Add0.IN9
A[7] => ALU.IN0
A[7] => ALU.DATAB
A[7] => ALU.DATAB
A[8] => Add0.IN8
A[8] => ALU.IN0
A[8] => ALU.DATAB
A[8] => ALU.DATAB
A[9] => Add0.IN7
A[9] => ALU.IN0
A[9] => ALU.DATAB
A[9] => ALU.DATAB
A[10] => Add0.IN6
A[10] => ALU.IN0
A[10] => ALU.DATAB
A[10] => ALU.DATAB
A[11] => Add0.IN5
A[11] => ALU.IN0
A[11] => ALU.DATAB
A[11] => ALU.DATAB
A[12] => Add0.IN4
A[12] => ALU.IN0
A[12] => ALU.DATAB
A[12] => ALU.DATAB
A[13] => Add0.IN3
A[13] => ALU.IN0
A[13] => ALU.DATAB
A[13] => ALU.DATAB
A[14] => Add0.IN2
A[14] => ALU.IN0
A[14] => ALU.DATAB
A[14] => ALU.DATAB
A[15] => Add0.IN1
A[15] => ALU.IN0
A[15] => ALU.DATAB
A[15] => ALU.DATAB
B[0] => Add0.IN32
B[0] => ALU.IN1
B[1] => Add0.IN31
B[1] => ALU.IN1
B[2] => Add0.IN30
B[2] => ALU.IN1
B[3] => Add0.IN29
B[3] => ALU.IN1
B[4] => Add0.IN28
B[4] => ALU.IN1
B[5] => Add0.IN27
B[5] => ALU.IN1
B[6] => Add0.IN26
B[6] => ALU.IN1
B[7] => Add0.IN25
B[7] => ALU.IN1
B[8] => Add0.IN24
B[8] => ALU.IN1
B[9] => Add0.IN23
B[9] => ALU.IN1
B[10] => Add0.IN22
B[10] => ALU.IN1
B[11] => Add0.IN21
B[11] => ALU.IN1
B[12] => Add0.IN20
B[12] => ALU.IN1
B[13] => Add0.IN19
B[13] => ALU.IN1
B[14] => Add0.IN18
B[14] => ALU.IN1
B[15] => Add0.IN17
B[15] => ALU.IN1
ALUK[0] => Equal0.IN1
ALUK[0] => Equal1.IN0
ALUK[0] => Equal2.IN1
ALUK[0] => Equal3.IN1
ALUK[1] => Equal0.IN0
ALUK[1] => Equal1.IN1
ALUK[1] => Equal2.IN0
ALUK[1] => Equal3.IN0
ALU[0] <= ALU.DB_MAX_OUTPUT_PORT_TYPE
ALU[1] <= ALU.DB_MAX_OUTPUT_PORT_TYPE
ALU[2] <= ALU.DB_MAX_OUTPUT_PORT_TYPE
ALU[3] <= ALU.DB_MAX_OUTPUT_PORT_TYPE
ALU[4] <= ALU.DB_MAX_OUTPUT_PORT_TYPE
ALU[5] <= ALU.DB_MAX_OUTPUT_PORT_TYPE
ALU[6] <= ALU.DB_MAX_OUTPUT_PORT_TYPE
ALU[7] <= ALU.DB_MAX_OUTPUT_PORT_TYPE
ALU[8] <= ALU.DB_MAX_OUTPUT_PORT_TYPE
ALU[9] <= ALU.DB_MAX_OUTPUT_PORT_TYPE
ALU[10] <= ALU.DB_MAX_OUTPUT_PORT_TYPE
ALU[11] <= ALU.DB_MAX_OUTPUT_PORT_TYPE
ALU[12] <= ALU.DB_MAX_OUTPUT_PORT_TYPE
ALU[13] <= ALU.DB_MAX_OUTPUT_PORT_TYPE
ALU[14] <= ALU.DB_MAX_OUTPUT_PORT_TYPE
ALU[15] <= ALU.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|reg_file:rf
Bus[0] => Bus[0].IN8
Bus[1] => Bus[1].IN8
Bus[2] => Bus[2].IN8
Bus[3] => Bus[3].IN8
Bus[4] => Bus[4].IN8
Bus[5] => Bus[5].IN8
Bus[6] => Bus[6].IN8
Bus[7] => Bus[7].IN8
Bus[8] => Bus[8].IN8
Bus[9] => Bus[9].IN8
Bus[10] => Bus[10].IN8
Bus[11] => Bus[11].IN8
Bus[12] => Bus[12].IN8
Bus[13] => Bus[13].IN8
Bus[14] => Bus[14].IN8
Bus[15] => Bus[15].IN8
DR[0] => Equal0.IN2
DR[0] => Equal1.IN0
DR[0] => Equal2.IN2
DR[0] => Equal3.IN1
DR[0] => Equal4.IN2
DR[0] => Equal5.IN1
DR[0] => Equal6.IN2
DR[0] => Equal7.IN2
DR[1] => Equal0.IN1
DR[1] => Equal1.IN2
DR[1] => Equal2.IN0
DR[1] => Equal3.IN0
DR[1] => Equal4.IN1
DR[1] => Equal5.IN2
DR[1] => Equal6.IN1
DR[1] => Equal7.IN1
DR[2] => Equal0.IN0
DR[2] => Equal1.IN1
DR[2] => Equal2.IN1
DR[2] => Equal3.IN2
DR[2] => Equal4.IN0
DR[2] => Equal5.IN0
DR[2] => Equal6.IN0
DR[2] => Equal7.IN0
SR1[0] => SR1[0].IN1
SR1[1] => SR1[1].IN1
SR1[2] => SR1[2].IN1
SR2[0] => SR2[0].IN1
SR2[1] => SR2[1].IN1
SR2[2] => SR2[2].IN1
LD_REG => L0.OUTPUTSELECT
LD_REG => L1.OUTPUTSELECT
LD_REG => L2.OUTPUTSELECT
LD_REG => L3.OUTPUTSELECT
LD_REG => L4.OUTPUTSELECT
LD_REG => L5.OUTPUTSELECT
LD_REG => L6.OUTPUTSELECT
LD_REG => L7.OUTPUTSELECT
Clk => Clk.IN8
SR1_Out[0] <= mux8_1_16:SR1OUT.Q_Out
SR1_Out[1] <= mux8_1_16:SR1OUT.Q_Out
SR1_Out[2] <= mux8_1_16:SR1OUT.Q_Out
SR1_Out[3] <= mux8_1_16:SR1OUT.Q_Out
SR1_Out[4] <= mux8_1_16:SR1OUT.Q_Out
SR1_Out[5] <= mux8_1_16:SR1OUT.Q_Out
SR1_Out[6] <= mux8_1_16:SR1OUT.Q_Out
SR1_Out[7] <= mux8_1_16:SR1OUT.Q_Out
SR1_Out[8] <= mux8_1_16:SR1OUT.Q_Out
SR1_Out[9] <= mux8_1_16:SR1OUT.Q_Out
SR1_Out[10] <= mux8_1_16:SR1OUT.Q_Out
SR1_Out[11] <= mux8_1_16:SR1OUT.Q_Out
SR1_Out[12] <= mux8_1_16:SR1OUT.Q_Out
SR1_Out[13] <= mux8_1_16:SR1OUT.Q_Out
SR1_Out[14] <= mux8_1_16:SR1OUT.Q_Out
SR1_Out[15] <= mux8_1_16:SR1OUT.Q_Out
SR2_Out[0] <= mux8_1_16:SR2OUT.Q_Out
SR2_Out[1] <= mux8_1_16:SR2OUT.Q_Out
SR2_Out[2] <= mux8_1_16:SR2OUT.Q_Out
SR2_Out[3] <= mux8_1_16:SR2OUT.Q_Out
SR2_Out[4] <= mux8_1_16:SR2OUT.Q_Out
SR2_Out[5] <= mux8_1_16:SR2OUT.Q_Out
SR2_Out[6] <= mux8_1_16:SR2OUT.Q_Out
SR2_Out[7] <= mux8_1_16:SR2OUT.Q_Out
SR2_Out[8] <= mux8_1_16:SR2OUT.Q_Out
SR2_Out[9] <= mux8_1_16:SR2OUT.Q_Out
SR2_Out[10] <= mux8_1_16:SR2OUT.Q_Out
SR2_Out[11] <= mux8_1_16:SR2OUT.Q_Out
SR2_Out[12] <= mux8_1_16:SR2OUT.Q_Out
SR2_Out[13] <= mux8_1_16:SR2OUT.Q_Out
SR2_Out[14] <= mux8_1_16:SR2OUT.Q_Out
SR2_Out[15] <= mux8_1_16:SR2OUT.Q_Out
R0[0] <= R0[0].DB_MAX_OUTPUT_PORT_TYPE
R0[1] <= R0[1].DB_MAX_OUTPUT_PORT_TYPE
R0[2] <= R0[2].DB_MAX_OUTPUT_PORT_TYPE
R0[3] <= R0[3].DB_MAX_OUTPUT_PORT_TYPE
R0[4] <= R0[4].DB_MAX_OUTPUT_PORT_TYPE
R0[5] <= R0[5].DB_MAX_OUTPUT_PORT_TYPE
R0[6] <= R0[6].DB_MAX_OUTPUT_PORT_TYPE
R0[7] <= R0[7].DB_MAX_OUTPUT_PORT_TYPE
R0[8] <= R0[8].DB_MAX_OUTPUT_PORT_TYPE
R0[9] <= R0[9].DB_MAX_OUTPUT_PORT_TYPE
R0[10] <= R0[10].DB_MAX_OUTPUT_PORT_TYPE
R0[11] <= R0[11].DB_MAX_OUTPUT_PORT_TYPE
R0[12] <= R0[12].DB_MAX_OUTPUT_PORT_TYPE
R0[13] <= R0[13].DB_MAX_OUTPUT_PORT_TYPE
R0[14] <= R0[14].DB_MAX_OUTPUT_PORT_TYPE
R0[15] <= R0[15].DB_MAX_OUTPUT_PORT_TYPE
R1[0] <= R1[0].DB_MAX_OUTPUT_PORT_TYPE
R1[1] <= R1[1].DB_MAX_OUTPUT_PORT_TYPE
R1[2] <= R1[2].DB_MAX_OUTPUT_PORT_TYPE
R1[3] <= R1[3].DB_MAX_OUTPUT_PORT_TYPE
R1[4] <= R1[4].DB_MAX_OUTPUT_PORT_TYPE
R1[5] <= R1[5].DB_MAX_OUTPUT_PORT_TYPE
R1[6] <= R1[6].DB_MAX_OUTPUT_PORT_TYPE
R1[7] <= R1[7].DB_MAX_OUTPUT_PORT_TYPE
R1[8] <= R1[8].DB_MAX_OUTPUT_PORT_TYPE
R1[9] <= R1[9].DB_MAX_OUTPUT_PORT_TYPE
R1[10] <= R1[10].DB_MAX_OUTPUT_PORT_TYPE
R1[11] <= R1[11].DB_MAX_OUTPUT_PORT_TYPE
R1[12] <= R1[12].DB_MAX_OUTPUT_PORT_TYPE
R1[13] <= R1[13].DB_MAX_OUTPUT_PORT_TYPE
R1[14] <= R1[14].DB_MAX_OUTPUT_PORT_TYPE
R1[15] <= R1[15].DB_MAX_OUTPUT_PORT_TYPE
R2[0] <= R2[0].DB_MAX_OUTPUT_PORT_TYPE
R2[1] <= R2[1].DB_MAX_OUTPUT_PORT_TYPE
R2[2] <= R2[2].DB_MAX_OUTPUT_PORT_TYPE
R2[3] <= R2[3].DB_MAX_OUTPUT_PORT_TYPE
R2[4] <= R2[4].DB_MAX_OUTPUT_PORT_TYPE
R2[5] <= R2[5].DB_MAX_OUTPUT_PORT_TYPE
R2[6] <= R2[6].DB_MAX_OUTPUT_PORT_TYPE
R2[7] <= R2[7].DB_MAX_OUTPUT_PORT_TYPE
R2[8] <= R2[8].DB_MAX_OUTPUT_PORT_TYPE
R2[9] <= R2[9].DB_MAX_OUTPUT_PORT_TYPE
R2[10] <= R2[10].DB_MAX_OUTPUT_PORT_TYPE
R2[11] <= R2[11].DB_MAX_OUTPUT_PORT_TYPE
R2[12] <= R2[12].DB_MAX_OUTPUT_PORT_TYPE
R2[13] <= R2[13].DB_MAX_OUTPUT_PORT_TYPE
R2[14] <= R2[14].DB_MAX_OUTPUT_PORT_TYPE
R2[15] <= R2[15].DB_MAX_OUTPUT_PORT_TYPE
R3[0] <= R3[0].DB_MAX_OUTPUT_PORT_TYPE
R3[1] <= R3[1].DB_MAX_OUTPUT_PORT_TYPE
R3[2] <= R3[2].DB_MAX_OUTPUT_PORT_TYPE
R3[3] <= R3[3].DB_MAX_OUTPUT_PORT_TYPE
R3[4] <= R3[4].DB_MAX_OUTPUT_PORT_TYPE
R3[5] <= R3[5].DB_MAX_OUTPUT_PORT_TYPE
R3[6] <= R3[6].DB_MAX_OUTPUT_PORT_TYPE
R3[7] <= R3[7].DB_MAX_OUTPUT_PORT_TYPE
R3[8] <= R3[8].DB_MAX_OUTPUT_PORT_TYPE
R3[9] <= R3[9].DB_MAX_OUTPUT_PORT_TYPE
R3[10] <= R3[10].DB_MAX_OUTPUT_PORT_TYPE
R3[11] <= R3[11].DB_MAX_OUTPUT_PORT_TYPE
R3[12] <= R3[12].DB_MAX_OUTPUT_PORT_TYPE
R3[13] <= R3[13].DB_MAX_OUTPUT_PORT_TYPE
R3[14] <= R3[14].DB_MAX_OUTPUT_PORT_TYPE
R3[15] <= R3[15].DB_MAX_OUTPUT_PORT_TYPE
R4[0] <= R4[0].DB_MAX_OUTPUT_PORT_TYPE
R4[1] <= R4[1].DB_MAX_OUTPUT_PORT_TYPE
R4[2] <= R4[2].DB_MAX_OUTPUT_PORT_TYPE
R4[3] <= R4[3].DB_MAX_OUTPUT_PORT_TYPE
R4[4] <= R4[4].DB_MAX_OUTPUT_PORT_TYPE
R4[5] <= R4[5].DB_MAX_OUTPUT_PORT_TYPE
R4[6] <= R4[6].DB_MAX_OUTPUT_PORT_TYPE
R4[7] <= R4[7].DB_MAX_OUTPUT_PORT_TYPE
R4[8] <= R4[8].DB_MAX_OUTPUT_PORT_TYPE
R4[9] <= R4[9].DB_MAX_OUTPUT_PORT_TYPE
R4[10] <= R4[10].DB_MAX_OUTPUT_PORT_TYPE
R4[11] <= R4[11].DB_MAX_OUTPUT_PORT_TYPE
R4[12] <= R4[12].DB_MAX_OUTPUT_PORT_TYPE
R4[13] <= R4[13].DB_MAX_OUTPUT_PORT_TYPE
R4[14] <= R4[14].DB_MAX_OUTPUT_PORT_TYPE
R4[15] <= R4[15].DB_MAX_OUTPUT_PORT_TYPE
R5[0] <= R5[0].DB_MAX_OUTPUT_PORT_TYPE
R5[1] <= R5[1].DB_MAX_OUTPUT_PORT_TYPE
R5[2] <= R5[2].DB_MAX_OUTPUT_PORT_TYPE
R5[3] <= R5[3].DB_MAX_OUTPUT_PORT_TYPE
R5[4] <= R5[4].DB_MAX_OUTPUT_PORT_TYPE
R5[5] <= R5[5].DB_MAX_OUTPUT_PORT_TYPE
R5[6] <= R5[6].DB_MAX_OUTPUT_PORT_TYPE
R5[7] <= R5[7].DB_MAX_OUTPUT_PORT_TYPE
R5[8] <= R5[8].DB_MAX_OUTPUT_PORT_TYPE
R5[9] <= R5[9].DB_MAX_OUTPUT_PORT_TYPE
R5[10] <= R5[10].DB_MAX_OUTPUT_PORT_TYPE
R5[11] <= R5[11].DB_MAX_OUTPUT_PORT_TYPE
R5[12] <= R5[12].DB_MAX_OUTPUT_PORT_TYPE
R5[13] <= R5[13].DB_MAX_OUTPUT_PORT_TYPE
R5[14] <= R5[14].DB_MAX_OUTPUT_PORT_TYPE
R5[15] <= R5[15].DB_MAX_OUTPUT_PORT_TYPE
R6[0] <= R6[0].DB_MAX_OUTPUT_PORT_TYPE
R6[1] <= R6[1].DB_MAX_OUTPUT_PORT_TYPE
R6[2] <= R6[2].DB_MAX_OUTPUT_PORT_TYPE
R6[3] <= R6[3].DB_MAX_OUTPUT_PORT_TYPE
R6[4] <= R6[4].DB_MAX_OUTPUT_PORT_TYPE
R6[5] <= R6[5].DB_MAX_OUTPUT_PORT_TYPE
R6[6] <= R6[6].DB_MAX_OUTPUT_PORT_TYPE
R6[7] <= R6[7].DB_MAX_OUTPUT_PORT_TYPE
R6[8] <= R6[8].DB_MAX_OUTPUT_PORT_TYPE
R6[9] <= R6[9].DB_MAX_OUTPUT_PORT_TYPE
R6[10] <= R6[10].DB_MAX_OUTPUT_PORT_TYPE
R6[11] <= R6[11].DB_MAX_OUTPUT_PORT_TYPE
R6[12] <= R6[12].DB_MAX_OUTPUT_PORT_TYPE
R6[13] <= R6[13].DB_MAX_OUTPUT_PORT_TYPE
R6[14] <= R6[14].DB_MAX_OUTPUT_PORT_TYPE
R6[15] <= R6[15].DB_MAX_OUTPUT_PORT_TYPE
R7[0] <= R7[0].DB_MAX_OUTPUT_PORT_TYPE
R7[1] <= R7[1].DB_MAX_OUTPUT_PORT_TYPE
R7[2] <= R7[2].DB_MAX_OUTPUT_PORT_TYPE
R7[3] <= R7[3].DB_MAX_OUTPUT_PORT_TYPE
R7[4] <= R7[4].DB_MAX_OUTPUT_PORT_TYPE
R7[5] <= R7[5].DB_MAX_OUTPUT_PORT_TYPE
R7[6] <= R7[6].DB_MAX_OUTPUT_PORT_TYPE
R7[7] <= R7[7].DB_MAX_OUTPUT_PORT_TYPE
R7[8] <= R7[8].DB_MAX_OUTPUT_PORT_TYPE
R7[9] <= R7[9].DB_MAX_OUTPUT_PORT_TYPE
R7[10] <= R7[10].DB_MAX_OUTPUT_PORT_TYPE
R7[11] <= R7[11].DB_MAX_OUTPUT_PORT_TYPE
R7[12] <= R7[12].DB_MAX_OUTPUT_PORT_TYPE
R7[13] <= R7[13].DB_MAX_OUTPUT_PORT_TYPE
R7[14] <= R7[14].DB_MAX_OUTPUT_PORT_TYPE
R7[15] <= R7[15].DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|reg_file:rf|reg_16:_R0
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
D[0] => Data_Out.DATAB
D[1] => Data_Out.DATAB
D[2] => Data_Out.DATAB
D[3] => Data_Out.DATAB
D[4] => Data_Out.DATAB
D[5] => Data_Out.DATAB
D[6] => Data_Out.DATAB
D[7] => Data_Out.DATAB
D[8] => Data_Out.DATAB
D[9] => Data_Out.DATAB
D[10] => Data_Out.DATAB
D[11] => Data_Out.DATAB
D[12] => Data_Out.DATAB
D[13] => Data_Out.DATAB
D[14] => Data_Out.DATAB
D[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|reg_file:rf|reg_16:_R1
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
D[0] => Data_Out.DATAB
D[1] => Data_Out.DATAB
D[2] => Data_Out.DATAB
D[3] => Data_Out.DATAB
D[4] => Data_Out.DATAB
D[5] => Data_Out.DATAB
D[6] => Data_Out.DATAB
D[7] => Data_Out.DATAB
D[8] => Data_Out.DATAB
D[9] => Data_Out.DATAB
D[10] => Data_Out.DATAB
D[11] => Data_Out.DATAB
D[12] => Data_Out.DATAB
D[13] => Data_Out.DATAB
D[14] => Data_Out.DATAB
D[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|reg_file:rf|reg_16:_R2
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
D[0] => Data_Out.DATAB
D[1] => Data_Out.DATAB
D[2] => Data_Out.DATAB
D[3] => Data_Out.DATAB
D[4] => Data_Out.DATAB
D[5] => Data_Out.DATAB
D[6] => Data_Out.DATAB
D[7] => Data_Out.DATAB
D[8] => Data_Out.DATAB
D[9] => Data_Out.DATAB
D[10] => Data_Out.DATAB
D[11] => Data_Out.DATAB
D[12] => Data_Out.DATAB
D[13] => Data_Out.DATAB
D[14] => Data_Out.DATAB
D[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|reg_file:rf|reg_16:_R3
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
D[0] => Data_Out.DATAB
D[1] => Data_Out.DATAB
D[2] => Data_Out.DATAB
D[3] => Data_Out.DATAB
D[4] => Data_Out.DATAB
D[5] => Data_Out.DATAB
D[6] => Data_Out.DATAB
D[7] => Data_Out.DATAB
D[8] => Data_Out.DATAB
D[9] => Data_Out.DATAB
D[10] => Data_Out.DATAB
D[11] => Data_Out.DATAB
D[12] => Data_Out.DATAB
D[13] => Data_Out.DATAB
D[14] => Data_Out.DATAB
D[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|reg_file:rf|reg_16:_R4
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
D[0] => Data_Out.DATAB
D[1] => Data_Out.DATAB
D[2] => Data_Out.DATAB
D[3] => Data_Out.DATAB
D[4] => Data_Out.DATAB
D[5] => Data_Out.DATAB
D[6] => Data_Out.DATAB
D[7] => Data_Out.DATAB
D[8] => Data_Out.DATAB
D[9] => Data_Out.DATAB
D[10] => Data_Out.DATAB
D[11] => Data_Out.DATAB
D[12] => Data_Out.DATAB
D[13] => Data_Out.DATAB
D[14] => Data_Out.DATAB
D[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|reg_file:rf|reg_16:_R5
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
D[0] => Data_Out.DATAB
D[1] => Data_Out.DATAB
D[2] => Data_Out.DATAB
D[3] => Data_Out.DATAB
D[4] => Data_Out.DATAB
D[5] => Data_Out.DATAB
D[6] => Data_Out.DATAB
D[7] => Data_Out.DATAB
D[8] => Data_Out.DATAB
D[9] => Data_Out.DATAB
D[10] => Data_Out.DATAB
D[11] => Data_Out.DATAB
D[12] => Data_Out.DATAB
D[13] => Data_Out.DATAB
D[14] => Data_Out.DATAB
D[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|reg_file:rf|reg_16:_R6
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
D[0] => Data_Out.DATAB
D[1] => Data_Out.DATAB
D[2] => Data_Out.DATAB
D[3] => Data_Out.DATAB
D[4] => Data_Out.DATAB
D[5] => Data_Out.DATAB
D[6] => Data_Out.DATAB
D[7] => Data_Out.DATAB
D[8] => Data_Out.DATAB
D[9] => Data_Out.DATAB
D[10] => Data_Out.DATAB
D[11] => Data_Out.DATAB
D[12] => Data_Out.DATAB
D[13] => Data_Out.DATAB
D[14] => Data_Out.DATAB
D[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|reg_file:rf|reg_16:_R7
Clk => Data_Out[0]~reg0.CLK
Clk => Data_Out[1]~reg0.CLK
Clk => Data_Out[2]~reg0.CLK
Clk => Data_Out[3]~reg0.CLK
Clk => Data_Out[4]~reg0.CLK
Clk => Data_Out[5]~reg0.CLK
Clk => Data_Out[6]~reg0.CLK
Clk => Data_Out[7]~reg0.CLK
Clk => Data_Out[8]~reg0.CLK
Clk => Data_Out[9]~reg0.CLK
Clk => Data_Out[10]~reg0.CLK
Clk => Data_Out[11]~reg0.CLK
Clk => Data_Out[12]~reg0.CLK
Clk => Data_Out[13]~reg0.CLK
Clk => Data_Out[14]~reg0.CLK
Clk => Data_Out[15]~reg0.CLK
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Reset => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
Load => Data_Out.OUTPUTSELECT
D[0] => Data_Out.DATAB
D[1] => Data_Out.DATAB
D[2] => Data_Out.DATAB
D[3] => Data_Out.DATAB
D[4] => Data_Out.DATAB
D[5] => Data_Out.DATAB
D[6] => Data_Out.DATAB
D[7] => Data_Out.DATAB
D[8] => Data_Out.DATAB
D[9] => Data_Out.DATAB
D[10] => Data_Out.DATAB
D[11] => Data_Out.DATAB
D[12] => Data_Out.DATAB
D[13] => Data_Out.DATAB
D[14] => Data_Out.DATAB
D[15] => Data_Out.DATAB
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|reg_file:rf|mux8_1_16:SR1OUT
S[0] => Mux0.IN2
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN2
S[0] => Mux8.IN2
S[0] => Mux9.IN2
S[0] => Mux10.IN2
S[0] => Mux11.IN2
S[0] => Mux12.IN2
S[0] => Mux13.IN2
S[0] => Mux14.IN2
S[0] => Mux15.IN2
S[1] => Mux0.IN1
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN1
S[1] => Mux8.IN1
S[1] => Mux9.IN1
S[1] => Mux10.IN1
S[1] => Mux11.IN1
S[1] => Mux12.IN1
S[1] => Mux13.IN1
S[1] => Mux14.IN1
S[1] => Mux15.IN1
S[2] => Mux0.IN0
S[2] => Mux1.IN0
S[2] => Mux2.IN0
S[2] => Mux3.IN0
S[2] => Mux4.IN0
S[2] => Mux5.IN0
S[2] => Mux6.IN0
S[2] => Mux7.IN0
S[2] => Mux8.IN0
S[2] => Mux9.IN0
S[2] => Mux10.IN0
S[2] => Mux11.IN0
S[2] => Mux12.IN0
S[2] => Mux13.IN0
S[2] => Mux14.IN0
S[2] => Mux15.IN0
A_In[0] => Mux15.IN3
A_In[1] => Mux14.IN3
A_In[2] => Mux13.IN3
A_In[3] => Mux12.IN3
A_In[4] => Mux11.IN3
A_In[5] => Mux10.IN3
A_In[6] => Mux9.IN3
A_In[7] => Mux8.IN3
A_In[8] => Mux7.IN3
A_In[9] => Mux6.IN3
A_In[10] => Mux5.IN3
A_In[11] => Mux4.IN3
A_In[12] => Mux3.IN3
A_In[13] => Mux2.IN3
A_In[14] => Mux1.IN3
A_In[15] => Mux0.IN3
B_In[0] => Mux15.IN4
B_In[1] => Mux14.IN4
B_In[2] => Mux13.IN4
B_In[3] => Mux12.IN4
B_In[4] => Mux11.IN4
B_In[5] => Mux10.IN4
B_In[6] => Mux9.IN4
B_In[7] => Mux8.IN4
B_In[8] => Mux7.IN4
B_In[9] => Mux6.IN4
B_In[10] => Mux5.IN4
B_In[11] => Mux4.IN4
B_In[12] => Mux3.IN4
B_In[13] => Mux2.IN4
B_In[14] => Mux1.IN4
B_In[15] => Mux0.IN4
C_In[0] => Mux15.IN5
C_In[1] => Mux14.IN5
C_In[2] => Mux13.IN5
C_In[3] => Mux12.IN5
C_In[4] => Mux11.IN5
C_In[5] => Mux10.IN5
C_In[6] => Mux9.IN5
C_In[7] => Mux8.IN5
C_In[8] => Mux7.IN5
C_In[9] => Mux6.IN5
C_In[10] => Mux5.IN5
C_In[11] => Mux4.IN5
C_In[12] => Mux3.IN5
C_In[13] => Mux2.IN5
C_In[14] => Mux1.IN5
C_In[15] => Mux0.IN5
D_In[0] => Mux15.IN6
D_In[1] => Mux14.IN6
D_In[2] => Mux13.IN6
D_In[3] => Mux12.IN6
D_In[4] => Mux11.IN6
D_In[5] => Mux10.IN6
D_In[6] => Mux9.IN6
D_In[7] => Mux8.IN6
D_In[8] => Mux7.IN6
D_In[9] => Mux6.IN6
D_In[10] => Mux5.IN6
D_In[11] => Mux4.IN6
D_In[12] => Mux3.IN6
D_In[13] => Mux2.IN6
D_In[14] => Mux1.IN6
D_In[15] => Mux0.IN6
E_In[0] => Mux15.IN7
E_In[1] => Mux14.IN7
E_In[2] => Mux13.IN7
E_In[3] => Mux12.IN7
E_In[4] => Mux11.IN7
E_In[5] => Mux10.IN7
E_In[6] => Mux9.IN7
E_In[7] => Mux8.IN7
E_In[8] => Mux7.IN7
E_In[9] => Mux6.IN7
E_In[10] => Mux5.IN7
E_In[11] => Mux4.IN7
E_In[12] => Mux3.IN7
E_In[13] => Mux2.IN7
E_In[14] => Mux1.IN7
E_In[15] => Mux0.IN7
F_In[0] => Mux15.IN8
F_In[1] => Mux14.IN8
F_In[2] => Mux13.IN8
F_In[3] => Mux12.IN8
F_In[4] => Mux11.IN8
F_In[5] => Mux10.IN8
F_In[6] => Mux9.IN8
F_In[7] => Mux8.IN8
F_In[8] => Mux7.IN8
F_In[9] => Mux6.IN8
F_In[10] => Mux5.IN8
F_In[11] => Mux4.IN8
F_In[12] => Mux3.IN8
F_In[13] => Mux2.IN8
F_In[14] => Mux1.IN8
F_In[15] => Mux0.IN8
G_In[0] => Mux15.IN9
G_In[1] => Mux14.IN9
G_In[2] => Mux13.IN9
G_In[3] => Mux12.IN9
G_In[4] => Mux11.IN9
G_In[5] => Mux10.IN9
G_In[6] => Mux9.IN9
G_In[7] => Mux8.IN9
G_In[8] => Mux7.IN9
G_In[9] => Mux6.IN9
G_In[10] => Mux5.IN9
G_In[11] => Mux4.IN9
G_In[12] => Mux3.IN9
G_In[13] => Mux2.IN9
G_In[14] => Mux1.IN9
G_In[15] => Mux0.IN9
H_In[0] => Mux15.IN10
H_In[1] => Mux14.IN10
H_In[2] => Mux13.IN10
H_In[3] => Mux12.IN10
H_In[4] => Mux11.IN10
H_In[5] => Mux10.IN10
H_In[6] => Mux9.IN10
H_In[7] => Mux8.IN10
H_In[8] => Mux7.IN10
H_In[9] => Mux6.IN10
H_In[10] => Mux5.IN10
H_In[11] => Mux4.IN10
H_In[12] => Mux3.IN10
H_In[13] => Mux2.IN10
H_In[14] => Mux1.IN10
H_In[15] => Mux0.IN10
Q_Out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|slc3:slc|reg_file:rf|mux8_1_16:SR2OUT
S[0] => Mux0.IN2
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN2
S[0] => Mux8.IN2
S[0] => Mux9.IN2
S[0] => Mux10.IN2
S[0] => Mux11.IN2
S[0] => Mux12.IN2
S[0] => Mux13.IN2
S[0] => Mux14.IN2
S[0] => Mux15.IN2
S[1] => Mux0.IN1
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN1
S[1] => Mux8.IN1
S[1] => Mux9.IN1
S[1] => Mux10.IN1
S[1] => Mux11.IN1
S[1] => Mux12.IN1
S[1] => Mux13.IN1
S[1] => Mux14.IN1
S[1] => Mux15.IN1
S[2] => Mux0.IN0
S[2] => Mux1.IN0
S[2] => Mux2.IN0
S[2] => Mux3.IN0
S[2] => Mux4.IN0
S[2] => Mux5.IN0
S[2] => Mux6.IN0
S[2] => Mux7.IN0
S[2] => Mux8.IN0
S[2] => Mux9.IN0
S[2] => Mux10.IN0
S[2] => Mux11.IN0
S[2] => Mux12.IN0
S[2] => Mux13.IN0
S[2] => Mux14.IN0
S[2] => Mux15.IN0
A_In[0] => Mux15.IN3
A_In[1] => Mux14.IN3
A_In[2] => Mux13.IN3
A_In[3] => Mux12.IN3
A_In[4] => Mux11.IN3
A_In[5] => Mux10.IN3
A_In[6] => Mux9.IN3
A_In[7] => Mux8.IN3
A_In[8] => Mux7.IN3
A_In[9] => Mux6.IN3
A_In[10] => Mux5.IN3
A_In[11] => Mux4.IN3
A_In[12] => Mux3.IN3
A_In[13] => Mux2.IN3
A_In[14] => Mux1.IN3
A_In[15] => Mux0.IN3
B_In[0] => Mux15.IN4
B_In[1] => Mux14.IN4
B_In[2] => Mux13.IN4
B_In[3] => Mux12.IN4
B_In[4] => Mux11.IN4
B_In[5] => Mux10.IN4
B_In[6] => Mux9.IN4
B_In[7] => Mux8.IN4
B_In[8] => Mux7.IN4
B_In[9] => Mux6.IN4
B_In[10] => Mux5.IN4
B_In[11] => Mux4.IN4
B_In[12] => Mux3.IN4
B_In[13] => Mux2.IN4
B_In[14] => Mux1.IN4
B_In[15] => Mux0.IN4
C_In[0] => Mux15.IN5
C_In[1] => Mux14.IN5
C_In[2] => Mux13.IN5
C_In[3] => Mux12.IN5
C_In[4] => Mux11.IN5
C_In[5] => Mux10.IN5
C_In[6] => Mux9.IN5
C_In[7] => Mux8.IN5
C_In[8] => Mux7.IN5
C_In[9] => Mux6.IN5
C_In[10] => Mux5.IN5
C_In[11] => Mux4.IN5
C_In[12] => Mux3.IN5
C_In[13] => Mux2.IN5
C_In[14] => Mux1.IN5
C_In[15] => Mux0.IN5
D_In[0] => Mux15.IN6
D_In[1] => Mux14.IN6
D_In[2] => Mux13.IN6
D_In[3] => Mux12.IN6
D_In[4] => Mux11.IN6
D_In[5] => Mux10.IN6
D_In[6] => Mux9.IN6
D_In[7] => Mux8.IN6
D_In[8] => Mux7.IN6
D_In[9] => Mux6.IN6
D_In[10] => Mux5.IN6
D_In[11] => Mux4.IN6
D_In[12] => Mux3.IN6
D_In[13] => Mux2.IN6
D_In[14] => Mux1.IN6
D_In[15] => Mux0.IN6
E_In[0] => Mux15.IN7
E_In[1] => Mux14.IN7
E_In[2] => Mux13.IN7
E_In[3] => Mux12.IN7
E_In[4] => Mux11.IN7
E_In[5] => Mux10.IN7
E_In[6] => Mux9.IN7
E_In[7] => Mux8.IN7
E_In[8] => Mux7.IN7
E_In[9] => Mux6.IN7
E_In[10] => Mux5.IN7
E_In[11] => Mux4.IN7
E_In[12] => Mux3.IN7
E_In[13] => Mux2.IN7
E_In[14] => Mux1.IN7
E_In[15] => Mux0.IN7
F_In[0] => Mux15.IN8
F_In[1] => Mux14.IN8
F_In[2] => Mux13.IN8
F_In[3] => Mux12.IN8
F_In[4] => Mux11.IN8
F_In[5] => Mux10.IN8
F_In[6] => Mux9.IN8
F_In[7] => Mux8.IN8
F_In[8] => Mux7.IN8
F_In[9] => Mux6.IN8
F_In[10] => Mux5.IN8
F_In[11] => Mux4.IN8
F_In[12] => Mux3.IN8
F_In[13] => Mux2.IN8
F_In[14] => Mux1.IN8
F_In[15] => Mux0.IN8
G_In[0] => Mux15.IN9
G_In[1] => Mux14.IN9
G_In[2] => Mux13.IN9
G_In[3] => Mux12.IN9
G_In[4] => Mux11.IN9
G_In[5] => Mux10.IN9
G_In[6] => Mux9.IN9
G_In[7] => Mux8.IN9
G_In[8] => Mux7.IN9
G_In[9] => Mux6.IN9
G_In[10] => Mux5.IN9
G_In[11] => Mux4.IN9
G_In[12] => Mux3.IN9
G_In[13] => Mux2.IN9
G_In[14] => Mux1.IN9
G_In[15] => Mux0.IN9
H_In[0] => Mux15.IN10
H_In[1] => Mux14.IN10
H_In[2] => Mux13.IN10
H_In[3] => Mux12.IN10
H_In[4] => Mux11.IN10
H_In[5] => Mux10.IN10
H_In[6] => Mux9.IN10
H_In[7] => Mux8.IN10
H_In[8] => Mux7.IN10
H_In[9] => Mux6.IN10
H_In[10] => Mux5.IN10
H_In[11] => Mux4.IN10
H_In[12] => Mux3.IN10
H_In[13] => Mux2.IN10
H_In[14] => Mux1.IN10
H_In[15] => Mux0.IN10
Q_Out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Q_Out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|slc3_testtop|test_memory:mem
Reset => ~NO_FANOUT~
Clk => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => ~NO_FANOUT~
address[3] => ~NO_FANOUT~
address[4] => ~NO_FANOUT~
address[5] => ~NO_FANOUT~
address[6] => ~NO_FANOUT~
address[7] => ~NO_FANOUT~
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
rden => ~NO_FANOUT~
wren => ~NO_FANOUT~
readout[0] <= <GND>
readout[1] <= <GND>
readout[2] <= <GND>
readout[3] <= <GND>
readout[4] <= <GND>
readout[5] <= <GND>
readout[6] <= <GND>
readout[7] <= <GND>
readout[8] <= <GND>
readout[9] <= <GND>
readout[10] <= <GND>
readout[11] <= <GND>
readout[12] <= <GND>
readout[13] <= <GND>
readout[14] <= <GND>
readout[15] <= <GND>


|slc3_testtop|test_memory:mem|memory_parser:parser


