

================================================================
== Vitis HLS Report for 'DebayerRandBatG_Pipeline_VITIS_LOOP_881_2'
================================================================
* Date:           Thu Jun 13 17:32:01 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.39 ns|  2.474 ns|     0.92 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min |  max |                      Type                     |
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
    |        7|     3847|  23.730 ns|  13.041 us|    2|  3842|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_881_2  |        5|     3845|         6|          1|          1|  1 ~ 3841|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1082|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|       9|    -|
|Memory           |       12|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|     414|    -|
|Register         |        -|     -|    1272|     224|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       12|     0|    1272|    1729|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        4|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |sparsemux_7_2_8_1_1_U174  |sparsemux_7_2_8_1_1  |        0|   0|  0|   9|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   0|  0|   9|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                                 Module                                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lineBuffer_2_U  |DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W  |        6|  0|   0|    0|  3841|   24|     1|        92184|
    |lineBuffer_U    |DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W  |        6|  0|   0|    0|  3841|   24|     1|        92184|
    +----------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                                        |       12|  0|   0|    0|  7682|   48|     2|       184368|
    +----------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1030_1_fu_1342_p2            |         +|   0|  0|  17|          10|          10|
    |add_ln1030_2_fu_1167_p2            |         +|   0|  0|  16|           9|           9|
    |add_ln1030_3_fu_1355_p2            |         +|   0|  0|  17|          10|          10|
    |add_ln1030_fu_1153_p2              |         +|   0|  0|  16|           9|           9|
    |add_ln1033_fu_1193_p2              |         +|   0|  0|  17|          10|          10|
    |add_ln1034_fu_1219_p2              |         +|   0|  0|  17|          10|          10|
    |add_ln1039_fu_1245_p2              |         +|   0|  0|  17|          10|          10|
    |add_ln1040_fu_1287_p2              |         +|   0|  0|  17|          10|          10|
    |x_8_fu_583_p2                      |         +|   0|  0|  19|          12|           1|
    |b_2_fu_1613_p2                     |         -|   0|  0|  19|          12|          12|
    |r_2_fu_1595_p2                     |         -|   0|  0|  19|          12|          12|
    |sub_ln1023_fu_945_p2               |         -|   0|  0|  16|           9|           9|
    |sub_ln1024_fu_985_p2               |         -|   0|  0|  16|           9|           9|
    |sub_ln1025_fu_1025_p2              |         -|   0|  0|  16|           9|           9|
    |sub_ln1026_fu_1065_p2              |         -|   0|  0|  16|           9|           9|
    |sub_ln1027_fu_1105_p2              |         -|   0|  0|  16|           9|           9|
    |sub_ln1028_fu_1129_p2              |         -|   0|  0|  16|           9|           9|
    |sub_ln1033_1_fu_1179_p2            |         -|   0|  0|  16|           9|           9|
    |sub_ln1033_2_fu_1374_p2            |         -|   0|  0|  17|           1|          10|
    |sub_ln1033_3_fu_1397_p2            |         -|   0|  0|  18|           1|          11|
    |sub_ln1033_fu_1173_p2              |         -|   0|  0|  16|           9|           9|
    |sub_ln1034_1_fu_1205_p2            |         -|   0|  0|  16|           9|           9|
    |sub_ln1034_2_fu_1439_p2            |         -|   0|  0|  17|           1|          10|
    |sub_ln1034_3_fu_1462_p2            |         -|   0|  0|  18|           1|          11|
    |sub_ln1034_fu_1199_p2              |         -|   0|  0|  16|           9|           9|
    |sub_ln1039_1_fu_1231_p2            |         -|   0|  0|  16|           9|           9|
    |sub_ln1039_2_fu_1251_p2            |         -|   0|  0|  17|           1|          10|
    |sub_ln1039_3_fu_1507_p2            |         -|   0|  0|  18|           1|          11|
    |sub_ln1039_fu_1225_p2              |         -|   0|  0|  16|           9|           9|
    |sub_ln1040_1_fu_1273_p2            |         -|   0|  0|  16|           9|           9|
    |sub_ln1040_2_fu_1293_p2            |         -|   0|  0|  17|           1|          10|
    |sub_ln1040_3_fu_1552_p2            |         -|   0|  0|  18|           1|          11|
    |sub_ln1040_fu_1267_p2              |         -|   0|  0|  16|           9|           9|
    |sub_ln61_4_fu_995_p2               |         -|   0|  0|  15|           1|           8|
    |sub_ln61_5_fu_1035_p2              |         -|   0|  0|  15|           1|           8|
    |sub_ln61_6_fu_1075_p2              |         -|   0|  0|  15|           1|           8|
    |sub_ln61_7_fu_1115_p2              |         -|   0|  0|  15|           1|           8|
    |sub_ln61_8_fu_1139_p2              |         -|   0|  0|  15|           1|           8|
    |sub_ln61_fu_955_p2                 |         -|   0|  0|  15|           1|           8|
    |and_ln1043_fu_1716_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln1052_fu_639_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1376                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_424                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_427                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_57                    |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op105_load_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op66_load_state1      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op77_load_state2      |       and|   0|  0|   2|           1|           1|
    |cmp161_i_fu_605_p2                 |      icmp|   0|  0|  19|          12|           1|
    |icmp_ln1014_fu_627_p2              |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln1030_fu_1361_p2             |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln1042_fu_1653_p2             |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln1043_fu_1691_p2             |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln1052_fu_633_p2              |      icmp|   0|  0|  19|          12|           1|
    |icmp_ln881_fu_577_p2               |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln891_fu_599_p2               |      icmp|   0|  0|  19|          12|          12|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |or_ln1042_fu_1671_p2               |        or|   0|  0|   2|           1|           1|
    |DBh_fu_1316_p3                     |    select|   0|  0|   8|           1|           8|
    |DBv_fu_1329_p3                     |    select|   0|  0|   8|           1|           8|
    |DGh_fu_1049_p3                     |    select|   0|  0|   8|           1|           8|
    |DGv_fu_1089_p3                     |    select|   0|  0|   8|           1|           8|
    |DRh_fu_969_p3                      |    select|   0|  0|   8|           1|           8|
    |DRv_fu_1009_p3                     |    select|   0|  0|   8|           1|           8|
    |PixBufVal_3_fu_848_p3              |    select|   0|  0|   8|           1|           8|
    |PixBufVal_4_fu_842_p3              |    select|   0|  0|   8|           1|           8|
    |PixBufVal_fu_854_p3                |    select|   0|  0|   8|           1|           8|
    |b_2_v_v_i_fu_1601_p3               |    select|   0|  0|  10|           1|          11|
    |b_3_fu_1729_p6                     |    select|   0|  0|   8|           1|           2|
    |r_2_v_v_i_fu_1583_p3               |    select|   0|  0|  10|           1|          11|
    |r_3_fu_1676_p3                     |    select|   0|  0|   8|           1|           8|
    |r_4_fu_1704_p3                     |    select|   0|  0|   8|           1|           8|
    |select_ln1033_fu_1420_p3           |    select|   0|  0|  10|           1|          11|
    |select_ln1034_fu_1485_p3           |    select|   0|  0|  10|           1|          11|
    |select_ln1039_fu_1530_p3           |    select|   0|  0|  10|           1|          11|
    |select_ln1040_fu_1575_p3           |    select|   0|  0|  10|           1|          11|
    |select_ln1042_fu_1663_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln957_10_fu_828_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln957_11_fu_835_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln957_1_fu_768_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln957_2_fu_775_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln957_3_fu_782_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln957_4_fu_788_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln957_5_fu_794_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln957_6_fu_800_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln957_7_fu_807_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln957_8_fu_814_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln957_9_fu_821_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln957_fu_761_p3             |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln1014_1_fu_617_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln1014_2_fu_1711_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1014_fu_611_p2               |       xor|   0|  0|   2|           1|           1|
    |xor_ln1042_fu_1658_p2              |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1082|         388|         694|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                        | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                              |   9|          2|    1|          2|
    |ap_phi_mux_pix_7_phi_fu_411_p4                       |  14|          3|    8|         24|
    |ap_phi_mux_pix_8_phi_fu_401_p4                       |  14|          3|    8|         24|
    |ap_phi_mux_pix_phi_fu_421_p4                         |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371  |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380  |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389  |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter3_down_1_reg_437                  |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter3_down_2_reg_428                  |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter3_down_reg_446                    |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter3_left_1_reg_464                  |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter3_left_2_reg_455                  |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter3_left_reg_473                    |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter3_up_1_reg_491                    |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter3_up_2_reg_482                    |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter3_up_reg_500                      |  14|          3|    8|         24|
    |ap_sig_allocacmp_z                                   |   9|          2|   12|         24|
    |imgRB_blk_n                                          |   9|          2|    1|          2|
    |imgRgb_blk_n                                         |   9|          2|    1|          2|
    |p_0_0_0116117581769_i_fu_168                         |   9|          2|    8|         16|
    |p_0_0_0116217561767_i_fu_164                         |   9|          2|    8|         16|
    |p_0_0_0116317541765_i_fu_160                         |   9|          2|    8|         16|
    |p_0_0_01183_217521781_i_fu_192                       |   9|          2|    8|         16|
    |p_0_0_01184_217501779_i_fu_188                       |   9|          2|    8|         16|
    |p_0_0_01185_217481777_i_fu_184                       |   9|          2|    8|         16|
    |p_0_0_0_0_011551678_i_fu_196                         |   9|          2|    8|         16|
    |p_0_1_0_0_011561681_i_fu_200                         |   9|          2|    8|         16|
    |p_0_2_0_0_011571684_i_fu_204                         |   9|          2|    8|         16|
    |pix_7_reg_408                                        |  14|          3|    8|         24|
    |pix_8_reg_398                                        |  14|          3|    8|         24|
    |pix_reg_418                                          |  14|          3|    8|         24|
    |right_1_fu_176                                       |   9|          2|    8|         16|
    |right_2_fu_180                                       |   9|          2|    8|         16|
    |right_fu_172                                         |   9|          2|    8|         16|
    |x_fu_156                                             |   9|          2|   12|         24|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                | 414|         90|  268|        680|
    +-----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |add_ln1030_2_reg_2163                                |   9|   0|    9|          0|
    |add_ln1030_reg_2158                                  |   9|   0|    9|          0|
    |add_ln1033_reg_2168                                  |  10|   0|   10|          0|
    |add_ln1034_reg_2175                                  |  10|   0|   10|          0|
    |add_ln1039_reg_2182                                  |  10|   0|   10|          0|
    |add_ln1040_reg_2193                                  |  10|   0|   10|          0|
    |and_ln1052_reg_1968                                  |   1|   0|    1|          0|
    |ap_CS_fsm                                            |   1|   0|    1|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_down_1_reg_437                  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_down_2_reg_428                  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_down_reg_446                    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_left_1_reg_464                  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_left_2_reg_455                  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_left_reg_473                    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_01183_21752_ph_i_reg_371  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_01184_21750_ph_i_reg_380  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_01185_21748_ph_i_reg_389  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_up_1_reg_491                    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_up_2_reg_482                    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_up_reg_500                      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_down_1_reg_437                  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_down_2_reg_428                  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_down_reg_446                    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_left_1_reg_464                  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_left_2_reg_455                  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_left_reg_473                    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_up_1_reg_491                    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_up_2_reg_482                    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_up_reg_500                      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_down_1_reg_437                  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_down_2_reg_428                  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_down_reg_446                    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_left_1_reg_464                  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_left_2_reg_455                  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_left_reg_473                    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_up_1_reg_491                    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_up_2_reg_482                    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_up_reg_500                      |   8|   0|    8|          0|
    |b_2_reg_2209                                         |  12|   0|   12|          0|
    |cmp161_i_reg_1945                                    |   1|   0|    1|          0|
    |cmp161_i_reg_1945_pp0_iter1_reg                      |   1|   0|    1|          0|
    |icmp_ln1014_reg_1961                                 |   1|   0|    1|          0|
    |icmp_ln881_reg_1925                                  |   1|   0|    1|          0|
    |icmp_ln891_reg_1929                                  |   1|   0|    1|          0|
    |lineBuffer_2_addr_reg_1939                           |  12|   0|   12|          0|
    |lineBuffer_2_addr_reg_1939_pp0_iter1_reg             |  12|   0|   12|          0|
    |lineBuffer_addr_reg_1933                             |  12|   0|   12|          0|
    |p_0_0_0116117581769_i_fu_168                         |   8|   0|    8|          0|
    |p_0_0_0116117581769_i_load_reg_2026                  |   8|   0|    8|          0|
    |p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg    |   8|   0|    8|          0|
    |p_0_0_0116217561767_i_fu_164                         |   8|   0|    8|          0|
    |p_0_0_0116217561767_i_load_reg_2020                  |   8|   0|    8|          0|
    |p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg    |   8|   0|    8|          0|
    |p_0_0_0116317541765_i_fu_160                         |   8|   0|    8|          0|
    |p_0_0_0116317541765_i_load_reg_2014                  |   8|   0|    8|          0|
    |p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg    |   8|   0|    8|          0|
    |p_0_0_01183_217521781_i_fu_192                       |   8|   0|    8|          0|
    |p_0_0_01183_217521781_i_load_reg_2059                |   8|   0|    8|          0|
    |p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg  |   8|   0|    8|          0|
    |p_0_0_01184_217501779_i_fu_188                       |   8|   0|    8|          0|
    |p_0_0_01184_217501779_i_load_reg_2053                |   8|   0|    8|          0|
    |p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg  |   8|   0|    8|          0|
    |p_0_0_01185_217481777_i_fu_184                       |   8|   0|    8|          0|
    |p_0_0_01185_217481777_i_load_reg_2047                |   8|   0|    8|          0|
    |p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg  |   8|   0|    8|          0|
    |p_0_0_0_0_011551678_i_fu_196                         |   8|   0|    8|          0|
    |p_0_0_0_0_011551678_i_load_reg_2065                  |   8|   0|    8|          0|
    |p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg    |   8|   0|    8|          0|
    |p_0_1_0_0_011561681_i_fu_200                         |   8|   0|    8|          0|
    |p_0_1_0_0_011561681_i_load_reg_2071                  |   8|   0|    8|          0|
    |p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg    |   8|   0|    8|          0|
    |p_0_2_0_0_011571684_i_fu_204                         |   8|   0|    8|          0|
    |p_0_2_0_0_011571684_i_load_reg_2077                  |   8|   0|    8|          0|
    |p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg    |   8|   0|    8|          0|
    |pix_7_reg_408                                        |   8|   0|    8|          0|
    |pix_8_reg_398                                        |   8|   0|    8|          0|
    |pix_reg_418                                          |   8|   0|    8|          0|
    |r_2_reg_2204                                         |  12|   0|   12|          0|
    |right_1_fu_176                                       |   8|   0|    8|          0|
    |right_2_fu_180                                       |   8|   0|    8|          0|
    |right_3_reg_2032                                     |   8|   0|    8|          0|
    |right_3_reg_2032_pp0_iter3_reg                       |   8|   0|    8|          0|
    |right_4_reg_2037                                     |   8|   0|    8|          0|
    |right_4_reg_2037_pp0_iter3_reg                       |   8|   0|    8|          0|
    |right_5_reg_2042                                     |   8|   0|    8|          0|
    |right_5_reg_2042_pp0_iter3_reg                       |   8|   0|    8|          0|
    |right_fu_172                                         |   8|   0|    8|          0|
    |sub_ln1027_reg_2128                                  |   9|   0|    9|          0|
    |sub_ln1028_reg_2143                                  |   9|   0|    9|          0|
    |sub_ln61_7_reg_2138                                  |   8|   0|    8|          0|
    |sub_ln61_8_reg_2153                                  |   8|   0|    8|          0|
    |tmp_1_i2_reg_1990                                    |   8|   0|    8|          0|
    |tmp_22_reg_2215                                      |   1|   0|    1|          0|
    |tmp_23_reg_2221                                      |   4|   0|    4|          0|
    |tmp_25_reg_2226                                      |   4|   0|    4|          0|
    |tmp_i1_reg_1981                                      |   8|   0|    8|          0|
    |trunc_ln1039_2_i_reg_2188                            |   9|   0|    9|          0|
    |trunc_ln1040_2_i_reg_2199                            |   9|   0|    9|          0|
    |trunc_ln61_7_reg_2133                                |   8|   0|    8|          0|
    |trunc_ln61_8_reg_2148                                |   8|   0|    8|          0|
    |trunc_ln902_reg_1972                                 |   8|   0|    8|          0|
    |x_fu_156                                             |  12|   0|   12|          0|
    |and_ln1052_reg_1968                                  |  64|  32|    1|          0|
    |icmp_ln1014_reg_1961                                 |  64|  32|    1|          0|
    |icmp_ln881_reg_1925                                  |  64|  32|    1|          0|
    |icmp_ln891_reg_1929                                  |  64|  32|    1|          0|
    |pix_7_reg_408                                        |  64|  32|    8|          0|
    |pix_8_reg_398                                        |  64|  32|    8|          0|
    |pix_reg_418                                          |  64|  32|    8|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |1272| 224|  852|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  DebayerRandBatG_Pipeline_VITIS_LOOP_881_2|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  DebayerRandBatG_Pipeline_VITIS_LOOP_881_2|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  DebayerRandBatG_Pipeline_VITIS_LOOP_881_2|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  DebayerRandBatG_Pipeline_VITIS_LOOP_881_2|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  DebayerRandBatG_Pipeline_VITIS_LOOP_881_2|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  DebayerRandBatG_Pipeline_VITIS_LOOP_881_2|  return value|
|imgRB_dout                          |   in|   24|     ap_fifo|                                      imgRB|       pointer|
|imgRB_num_data_valid                |   in|    3|     ap_fifo|                                      imgRB|       pointer|
|imgRB_fifo_cap                      |   in|    3|     ap_fifo|                                      imgRB|       pointer|
|imgRB_empty_n                       |   in|    1|     ap_fifo|                                      imgRB|       pointer|
|imgRB_read                          |  out|    1|     ap_fifo|                                      imgRB|       pointer|
|imgRgb_din                          |  out|   24|     ap_fifo|                                     imgRgb|       pointer|
|imgRgb_num_data_valid               |   in|    3|     ap_fifo|                                     imgRgb|       pointer|
|imgRgb_fifo_cap                     |   in|    3|     ap_fifo|                                     imgRgb|       pointer|
|imgRgb_full_n                       |   in|    1|     ap_fifo|                                     imgRgb|       pointer|
|imgRgb_write                        |  out|    1|     ap_fifo|                                     imgRgb|       pointer|
|p_0_0_01183_217521782_lcssa1818_i   |   in|    8|     ap_none|          p_0_0_01183_217521782_lcssa1818_i|        scalar|
|p_0_0_01184_217501780_lcssa1816_i   |   in|    8|     ap_none|          p_0_0_01184_217501780_lcssa1816_i|        scalar|
|p_0_0_01185_217481778_lcssa1814_i   |   in|    8|     ap_none|          p_0_0_01185_217481778_lcssa1814_i|        scalar|
|p_0_2_0_0_011511775_lcssa1812_i     |   in|    8|     ap_none|            p_0_2_0_0_011511775_lcssa1812_i|        scalar|
|p_0_1_0_0_011501773_lcssa1810_i     |   in|    8|     ap_none|            p_0_1_0_0_011501773_lcssa1810_i|        scalar|
|p_0_0_0_0_011491771_lcssa1808_i     |   in|    8|     ap_none|            p_0_0_0_0_011491771_lcssa1808_i|        scalar|
|p_0_0_0116117581770_lcssa1806_i     |   in|    8|     ap_none|            p_0_0_0116117581770_lcssa1806_i|        scalar|
|p_0_0_0116217561768_lcssa1804_i     |   in|    8|     ap_none|            p_0_0_0116217561768_lcssa1804_i|        scalar|
|p_0_0_0116317541766_lcssa1802_i     |   in|    8|     ap_none|            p_0_0_0116317541766_lcssa1802_i|        scalar|
|p_0_2_0_0_011571682_lcssa1724_i     |   in|    8|     ap_none|            p_0_2_0_0_011571682_lcssa1724_i|        scalar|
|p_0_1_0_0_011561679_lcssa1722_i     |   in|    8|     ap_none|            p_0_1_0_0_011561679_lcssa1722_i|        scalar|
|p_0_0_0_0_011551676_lcssa1720_i     |   in|    8|     ap_none|            p_0_0_0_0_011551676_lcssa1720_i|        scalar|
|loopWidth_i                         |   in|   12|   ap_stable|                                loopWidth_i|        scalar|
|empty_52                            |   in|    1|     ap_none|                                   empty_52|        scalar|
|xor_i                               |   in|   15|     ap_none|                                      xor_i|        scalar|
|cmp203_i                            |   in|    1|     ap_none|                                   cmp203_i|        scalar|
|empty                               |   in|   12|   ap_stable|                                      empty|        scalar|
|cmp59_i                             |   in|    1|     ap_none|                                    cmp59_i|        scalar|
|p_0_0_01183_217521781_i_out         |  out|    8|      ap_vld|                p_0_0_01183_217521781_i_out|       pointer|
|p_0_0_01183_217521781_i_out_ap_vld  |  out|    1|      ap_vld|                p_0_0_01183_217521781_i_out|       pointer|
|p_0_0_01184_217501779_i_out         |  out|    8|      ap_vld|                p_0_0_01184_217501779_i_out|       pointer|
|p_0_0_01184_217501779_i_out_ap_vld  |  out|    1|      ap_vld|                p_0_0_01184_217501779_i_out|       pointer|
|p_0_0_01185_217481777_i_out         |  out|    8|      ap_vld|                p_0_0_01185_217481777_i_out|       pointer|
|p_0_0_01185_217481777_i_out_ap_vld  |  out|    1|      ap_vld|                p_0_0_01185_217481777_i_out|       pointer|
|right_2_i_out                       |  out|    8|      ap_vld|                              right_2_i_out|       pointer|
|right_2_i_out_ap_vld                |  out|    1|      ap_vld|                              right_2_i_out|       pointer|
|right_1_i_out                       |  out|    8|      ap_vld|                              right_1_i_out|       pointer|
|right_1_i_out_ap_vld                |  out|    1|      ap_vld|                              right_1_i_out|       pointer|
|right_i_out                         |  out|    8|      ap_vld|                                right_i_out|       pointer|
|right_i_out_ap_vld                  |  out|    1|      ap_vld|                                right_i_out|       pointer|
|p_0_0_0116117581769_i_out           |  out|    8|      ap_vld|                  p_0_0_0116117581769_i_out|       pointer|
|p_0_0_0116117581769_i_out_ap_vld    |  out|    1|      ap_vld|                  p_0_0_0116117581769_i_out|       pointer|
|p_0_0_0116217561767_i_out           |  out|    8|      ap_vld|                  p_0_0_0116217561767_i_out|       pointer|
|p_0_0_0116217561767_i_out_ap_vld    |  out|    1|      ap_vld|                  p_0_0_0116217561767_i_out|       pointer|
|p_0_0_0116317541765_i_out           |  out|    8|      ap_vld|                  p_0_0_0116317541765_i_out|       pointer|
|p_0_0_0116317541765_i_out_ap_vld    |  out|    1|      ap_vld|                  p_0_0_0116317541765_i_out|       pointer|
|p_0_2_0_0_011571684_i_out           |  out|    8|      ap_vld|                  p_0_2_0_0_011571684_i_out|       pointer|
|p_0_2_0_0_011571684_i_out_ap_vld    |  out|    1|      ap_vld|                  p_0_2_0_0_011571684_i_out|       pointer|
|p_0_1_0_0_011561681_i_out           |  out|    8|      ap_vld|                  p_0_1_0_0_011561681_i_out|       pointer|
|p_0_1_0_0_011561681_i_out_ap_vld    |  out|    1|      ap_vld|                  p_0_1_0_0_011561681_i_out|       pointer|
|p_0_0_0_0_011551678_i_out           |  out|    8|      ap_vld|                  p_0_0_0_0_011551678_i_out|       pointer|
|p_0_0_0_0_011551678_i_out_ap_vld    |  out|    1|      ap_vld|                  p_0_0_0_0_011551678_i_out|       pointer|
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+

