m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/simulation/modelsim
Echatter
Z1 w1574488868
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/chatter.vhd
Z5 FC:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/chatter.vhd
l0
L5
VQ8H<n9JKNHfXl?BGT3RY`1
!s100 bYnmWSN>?Wd7ZeFR5RUDj3
Z6 OV;C;10.5b;63
31
Z7 !s110 1574490750
!i10b 1
Z8 !s108 1574490750.000000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/chatter.vhd|
Z10 !s107 C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/chatter.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Artl
R2
R3
DEx4 work 7 chatter 0 22 Q8H<n9JKNHfXl?BGT3RY`1
l21
L14
VC@hWLYZHF`4oA785[@Z=40
!s100 BUm3_W]PGo>RKOPKW@UT50
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Eclock_divider
R1
Z13 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z14 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R2
R3
R0
Z15 8C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/clock_divider.vhd
Z16 FC:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/clock_divider.vhd
l0
L6
VIE8_iK0[OmNkKdEOn4OFL0
!s100 YI[ch2Z;iWM=7JCUMX;kY3
R6
31
R7
!i10b 1
R8
Z17 !s90 -reportprogress|300|-93|-work|work|C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/clock_divider.vhd|
Z18 !s107 C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/clock_divider.vhd|
!i113 1
R11
R12
Artl
R13
R14
R2
R3
DEx4 work 13 clock_divider 0 22 IE8_iK0[OmNkKdEOn4OFL0
l22
L16
VHFISO31D<h3RfJcMngF5N3
!s100 1ln2[X9[eXZdTNUT57bc^0
R6
31
R7
!i10b 1
R8
R17
R18
!i113 1
R11
R12
Eled_key1
R1
R13
R14
R2
R3
R0
Z19 8C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY1.vhd
Z20 FC:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY1.vhd
l0
L6
VgHU=7;1O<Z70Y93E>fc<X1
!s100 :cg:BNhcQS8L:g<@6AE071
R6
31
R7
!i10b 1
R8
Z21 !s90 -reportprogress|300|-93|-work|work|C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY1.vhd|
Z22 !s107 C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY1.vhd|
!i113 1
R11
R12
Artl
R13
R14
R2
R3
DEx4 work 8 led_key1 0 22 gHU=7;1O<Z70Y93E>fc<X1
l21
L16
VR5bD=ceMNT[Z@5TM4mkOk1
!s100 cDBJV9HhfaAY3MHCWMQcj1
R6
31
R7
!i10b 1
R8
R21
R22
!i113 1
R11
R12
Eled_key2
Z23 w1574490226
R13
R14
R2
R3
R0
Z24 8C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY2.vhd
Z25 FC:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY2.vhd
l0
L6
V@m1PRo8S5:]>ISZlc[e]H1
!s100 l:k2b89>O`><8?XI[FHOD2
R6
31
R7
!i10b 1
R8
Z26 !s90 -reportprogress|300|-93|-work|work|C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY2.vhd|
Z27 !s107 C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY2.vhd|
!i113 1
R11
R12
Artl
R13
R14
R2
R3
DEx4 work 8 led_key2 0 22 @m1PRo8S5:]>ISZlc[e]H1
l22
L16
Vin8WReW6BmD4F9K22A@RO3
!s100 NV5ZKKO=oI_W]OI`UM9JU1
R6
31
R7
!i10b 1
R8
R26
R27
!i113 1
R11
R12
Eled_key3
R1
R13
R14
R2
R3
R0
Z28 8C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY3.vhd
Z29 FC:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY3.vhd
l0
L6
VcYGB3aaAQimdCM1dYVgW:0
!s100 ?^YkeaWe3kFDC_mfDhfJn2
R6
31
R7
!i10b 1
R8
Z30 !s90 -reportprogress|300|-93|-work|work|C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY3.vhd|
Z31 !s107 C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY3.vhd|
!i113 1
R11
R12
Artl
R13
R14
R2
R3
DEx4 work 8 led_key3 0 22 cYGB3aaAQimdCM1dYVgW:0
l23
L17
V<R9amMiGgG_Uj<K6[Ya>N0
!s100 nSCZ7JzNDeng9>c78PN2H0
R6
31
R7
!i10b 1
R8
R30
R31
!i113 1
R11
R12
Eled_key4
R1
R13
R14
R2
R3
R0
Z32 8C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY4.vhd
Z33 FC:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY4.vhd
l0
L6
VU0n4e_MhT=PmQHZJ=f1LG2
!s100 BIF5KRY9fQjenR^:>PfYh2
R6
31
R7
!i10b 1
R8
Z34 !s90 -reportprogress|300|-93|-work|work|C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY4.vhd|
Z35 !s107 C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY4.vhd|
!i113 1
R11
R12
Artl
R13
R14
R2
R3
DEx4 work 8 led_key4 0 22 U0n4e_MhT=PmQHZJ=f1LG2
l21
L16
V0kBbKlz3S82Y8galhZ<P11
!s100 kBeN_lI8Eo3lIi6>Pi?Y13
R6
31
R7
!i10b 1
R8
R34
R35
!i113 1
R11
R12
Etop
R1
R13
R14
R2
R3
R0
Z36 8C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/top.vhd
Z37 FC:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/top.vhd
l0
L5
V3m_3^mCH>UXzOLh;mAjS?2
!s100 zIl=IQoXQ=2LPeLLcOoSI2
R6
31
R7
!i10b 1
Z38 !s108 1574490749.000000
Z39 !s90 -reportprogress|300|-93|-work|work|C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/top.vhd|
Z40 !s107 C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/top.vhd|
!i113 1
R11
R12
Artl
R13
R14
R2
R3
DEx4 work 3 top 0 22 3m_3^mCH>UXzOLh;mAjS?2
l92
L15
V[^9=]J0[Eaz>`8T1Hm3@22
!s100 mXIC=cYcdfJnd8G]^Za3F3
R6
31
R7
!i10b 1
R38
R39
R40
!i113 1
R11
R12
