\hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___l_e_d}{}\section{S\+T\+M32\+F1\+X\+X\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+L\+O\+W\+\_\+\+L\+E\+V\+E\+L\+\_\+\+L\+ED}
\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___l_e_d}\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_LED@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_LED}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___l_e_d_gab4be2480bf7d44d52aab1190a65a733c}{L\+E\+Dn}}~1
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___l_e_d_gaf6f84078113b55354d20585131b386f7}{L\+E\+D2\+\_\+\+P\+IN}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga32dbe930f52ce5ab60190c65e9dc741e}{G\+P\+I\+O\+\_\+\+Pin\+\_\+5}}
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___l_e_d_gaf88822ae4b79d37c7735ce1160b59f68}{L\+E\+D2\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT}}~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___l_e_d_ga972d10beb8aa0aa7a6edf70e5a6200ff}{L\+E\+D2\+\_\+\+G\+P\+I\+O\+\_\+\+C\+LK}}~\mbox{\hyperlink{group___a_p_b2__peripheral_ga44b92fbf2e288796b1acbce2708f3636}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OA}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___l_e_d_ga972d10beb8aa0aa7a6edf70e5a6200ff}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___l_e_d_ga972d10beb8aa0aa7a6edf70e5a6200ff}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_LED@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_LED}!LED2\_GPIO\_CLK@{LED2\_GPIO\_CLK}}
\index{LED2\_GPIO\_CLK@{LED2\_GPIO\_CLK}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_LED@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_LED}}
\subsubsection{\texorpdfstring{LED2\_GPIO\_CLK}{LED2\_GPIO\_CLK}}
{\footnotesize\ttfamily \#define L\+E\+D2\+\_\+\+G\+P\+I\+O\+\_\+\+C\+LK~\mbox{\hyperlink{group___a_p_b2__peripheral_ga44b92fbf2e288796b1acbce2708f3636}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OA}}}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___l_e_d_gaf88822ae4b79d37c7735ce1160b59f68}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___l_e_d_gaf88822ae4b79d37c7735ce1160b59f68}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_LED@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_LED}!LED2\_GPIO\_PORT@{LED2\_GPIO\_PORT}}
\index{LED2\_GPIO\_PORT@{LED2\_GPIO\_PORT}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_LED@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_LED}}
\subsubsection{\texorpdfstring{LED2\_GPIO\_PORT}{LED2\_GPIO\_PORT}}
{\footnotesize\ttfamily \#define L\+E\+D2\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___l_e_d_gaf6f84078113b55354d20585131b386f7}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___l_e_d_gaf6f84078113b55354d20585131b386f7}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_LED@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_LED}!LED2\_PIN@{LED2\_PIN}}
\index{LED2\_PIN@{LED2\_PIN}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_LED@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_LED}}
\subsubsection{\texorpdfstring{LED2\_PIN}{LED2\_PIN}}
{\footnotesize\ttfamily \#define L\+E\+D2\+\_\+\+P\+IN~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga32dbe930f52ce5ab60190c65e9dc741e}{G\+P\+I\+O\+\_\+\+Pin\+\_\+5}}}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___l_e_d_gab4be2480bf7d44d52aab1190a65a733c}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___l_e_d_gab4be2480bf7d44d52aab1190a65a733c}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_LED@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_LED}!LEDn@{LEDn}}
\index{LEDn@{LEDn}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_LED@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_LED}}
\subsubsection{\texorpdfstring{LEDn}{LEDn}}
{\footnotesize\ttfamily \#define L\+E\+Dn~1}

