Item(by='angry_octet', descendants=None, kids=None, score=None, time=1609877695, title=None, item_type='comment', url=None, parent=25646097, text='Except for the many CPUs with separate instruction and data caches, i.e. Harvard architecture L1, von Neumann main memory.<p><a href="https:&#x2F;&#x2F;community.arm.com&#x2F;developer&#x2F;ip-products&#x2F;processors&#x2F;b&#x2F;processors-ip-blog&#x2F;posts&#x2F;caches-and-self-modifying-code" rel="nofollow">https:&#x2F;&#x2F;community.arm.com&#x2F;developer&#x2F;ip-products&#x2F;processors&#x2F;b...</a>')