{"top":"global.down_sample",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U11":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U12":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U13":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U14":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "coeff_2_U6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_3_U8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U3":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U7":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U9":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3.out","add_all__U11.in0"],
          ["mul_d1__U5.out","add_all__U11.in1"],
          ["add_all__U12.in0","add_all__U11.out"],
          ["mul_d2__U7.out","add_all__U12.in1"],
          ["add_all__U13.in0","add_all__U12.out"],
          ["mul_d3__U9.out","add_all__U13.in1"],
          ["add_all__U14.in0","add_all__U13.out"],
          ["const_term_U10.out","add_all__U14.in1"],
          ["self.out","add_all__U14.out"],
          ["mul_d0__U3.in0","coeff_0_U2.out"],
          ["mul_d1__U5.in0","coeff_1_U4.out"],
          ["mul_d2__U7.in0","coeff_2_U6.out"],
          ["mul_d3__U9.in0","coeff_3_U8.out"],
          ["self.d.0","mul_d0__U3.in1"],
          ["self.d.1","mul_d1__U5.in1"],
          ["self.d.2","mul_d2__U7.in1"],
          ["self.d.3","mul_d3__U9.in1"]
        ]
      },
      "aff__U100":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U110":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U111":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U112":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U113":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U103":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "coeff_2_U105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "coeff_3_U107":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term_U109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h004c"]}
          },
          "mul_d0__U102":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U104":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U106":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U102.out","add_all__U110.in0"],
          ["mul_d1__U104.out","add_all__U110.in1"],
          ["add_all__U111.in0","add_all__U110.out"],
          ["mul_d2__U106.out","add_all__U111.in1"],
          ["add_all__U112.in0","add_all__U111.out"],
          ["mul_d3__U108.out","add_all__U112.in1"],
          ["add_all__U113.in0","add_all__U112.out"],
          ["const_term_U109.out","add_all__U113.in1"],
          ["self.out","add_all__U113.out"],
          ["mul_d0__U102.in0","coeff_0_U101.out"],
          ["mul_d1__U104.in0","coeff_1_U103.out"],
          ["mul_d2__U106.in0","coeff_2_U105.out"],
          ["mul_d3__U108.in0","coeff_3_U107.out"],
          ["self.d.0","mul_d0__U102.in1"],
          ["self.d.1","mul_d1__U104.in1"],
          ["self.d.2","mul_d2__U106.in1"],
          ["self.d.3","mul_d3__U108.in1"]
        ]
      },
      "aff__U156":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U157":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U159":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U158":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U158.out","add_all__U160.in0"],
          ["const_term_U159.out","add_all__U160.in1"],
          ["self.out","add_all__U160.out"],
          ["mul_d0__U158.in0","coeff_0_U157.out"],
          ["self.d.0","mul_d0__U158.in1"]
        ]
      },
      "aff__U164":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U168":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U165":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U167":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "mul_d0__U166":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U166.out","add_all__U168.in0"],
          ["const_term_U167.out","add_all__U168.in1"],
          ["self.out","add_all__U168.out"],
          ["mul_d0__U166.in0","coeff_0_U165.out"],
          ["self.d.0","mul_d0__U166.in1"]
        ]
      },
      "aff__U171":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U175":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U172":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U174":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U173":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U173.out","add_all__U175.in0"],
          ["const_term_U174.out","add_all__U175.in1"],
          ["self.out","add_all__U175.out"],
          ["mul_d0__U173.in0","coeff_0_U172.out"],
          ["self.d.0","mul_d0__U173.in1"]
        ]
      },
      "aff__U179":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U183":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U180":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U182":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U181":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U181.out","add_all__U183.in0"],
          ["const_term_U182.out","add_all__U183.in1"],
          ["self.out","add_all__U183.out"],
          ["mul_d0__U181.in0","coeff_0_U180.out"],
          ["self.d.0","mul_d0__U181.in1"]
        ]
      },
      "aff__U34":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U44":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U45":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U46":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U47":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U35":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U37":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "coeff_2_U39":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "coeff_3_U41":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term_U43":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0045"]}
          },
          "mul_d0__U36":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U38":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U40":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U42":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U36.out","add_all__U44.in0"],
          ["mul_d1__U38.out","add_all__U44.in1"],
          ["add_all__U45.in0","add_all__U44.out"],
          ["mul_d2__U40.out","add_all__U45.in1"],
          ["add_all__U46.in0","add_all__U45.out"],
          ["mul_d3__U42.out","add_all__U46.in1"],
          ["add_all__U47.in0","add_all__U46.out"],
          ["const_term_U43.out","add_all__U47.in1"],
          ["self.out","add_all__U47.out"],
          ["mul_d0__U36.in0","coeff_0_U35.out"],
          ["mul_d1__U38.in0","coeff_1_U37.out"],
          ["mul_d2__U40.in0","coeff_2_U39.out"],
          ["mul_d3__U42.in0","coeff_3_U41.out"],
          ["self.d.0","mul_d0__U36.in1"],
          ["self.d.1","mul_d1__U38.in1"],
          ["self.d.2","mul_d2__U40.in1"],
          ["self.d.3","mul_d3__U42.in1"]
        ]
      },
      "aff__U67":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U77":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U78":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U79":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U80":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U68":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U70":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "coeff_2_U72":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "coeff_3_U74":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term_U76":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0048"]}
          },
          "mul_d0__U69":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U71":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U73":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U75":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U69.out","add_all__U77.in0"],
          ["mul_d1__U71.out","add_all__U77.in1"],
          ["add_all__U78.in0","add_all__U77.out"],
          ["mul_d2__U73.out","add_all__U78.in1"],
          ["add_all__U79.in0","add_all__U78.out"],
          ["mul_d3__U75.out","add_all__U79.in1"],
          ["add_all__U80.in0","add_all__U79.out"],
          ["const_term_U76.out","add_all__U80.in1"],
          ["self.out","add_all__U80.out"],
          ["mul_d0__U69.in0","coeff_0_U68.out"],
          ["mul_d1__U71.in0","coeff_1_U70.out"],
          ["mul_d2__U73.in0","coeff_2_U72.out"],
          ["mul_d3__U75.in0","coeff_3_U74.out"],
          ["self.d.0","mul_d0__U69.in1"],
          ["self.d.1","mul_d1__U71.in1"],
          ["self.d.2","mul_d2__U73.in1"],
          ["self.d.3","mul_d3__U75.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U17":{
            "modref":"corebit.and"
          },
          "d_0_am__U18":{
            "modref":"corebit.and"
          },
          "d_0_am__U19":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U20":{
            "modref":"corebit.and"
          },
          "d_1_am__U21":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U22":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U15.out"],
          ["d_1_inc.in1","_U15.out"],
          ["d_2_inc.in1","_U15.out"],
          ["d_3_inc.in1","_U15.out"],
          ["inc_time.in1","_U15.out"],
          ["cmp_time.in1","_U16.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U17.in0"],
          ["d_1_at_max.out","d_0_am__U17.in1"],
          ["d_0_am__U18.in0","d_0_am__U17.out"],
          ["d_2_at_max.out","d_0_am__U18.in1"],
          ["d_0_am__U19.in0","d_0_am__U18.out"],
          ["d_3_at_max.out","d_0_am__U19.in1"],
          ["d_0_next_value.sel","d_0_am__U19.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U20.in0"],
          ["d_2_at_max.out","d_1_am__U20.in1"],
          ["d_1_am__U21.in0","d_1_am__U20.out"],
          ["d_3_at_max.out","d_1_am__U21.in1"],
          ["d_1_next_value.sel","d_1_am__U21.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U22.in0"],
          ["d_3_at_max.out","d_2_am__U22.in1"],
          ["d_2_next_value.sel","d_2_am__U22.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U155":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U162":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U156"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U161.out"],
          ["inc_time.in1","_U161.out"],
          ["cmp_time.in1","_U162.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U170":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U176":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U177":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U171"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U176.out"],
          ["inc_time.in1","_U176.out"],
          ["cmp_time.in1","_U177.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U33":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U49":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U34"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U50":{
            "modref":"corebit.and"
          },
          "d_0_am__U51":{
            "modref":"corebit.and"
          },
          "d_0_am__U52":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U53":{
            "modref":"corebit.and"
          },
          "d_1_am__U54":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U55":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U48.out"],
          ["d_1_inc.in1","_U48.out"],
          ["d_2_inc.in1","_U48.out"],
          ["d_3_inc.in1","_U48.out"],
          ["inc_time.in1","_U48.out"],
          ["cmp_time.in1","_U49.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U50.in0"],
          ["d_1_at_max.out","d_0_am__U50.in1"],
          ["d_0_am__U51.in0","d_0_am__U50.out"],
          ["d_2_at_max.out","d_0_am__U51.in1"],
          ["d_0_am__U52.in0","d_0_am__U51.out"],
          ["d_3_at_max.out","d_0_am__U52.in1"],
          ["d_0_next_value.sel","d_0_am__U52.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U53.in0"],
          ["d_2_at_max.out","d_1_am__U53.in1"],
          ["d_1_am__U54.in0","d_1_am__U53.out"],
          ["d_3_at_max.out","d_1_am__U54.in1"],
          ["d_1_next_value.sel","d_1_am__U54.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U55.in0"],
          ["d_3_at_max.out","d_2_am__U55.in1"],
          ["d_2_next_value.sel","d_2_am__U55.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U66":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U82":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U67"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U83":{
            "modref":"corebit.and"
          },
          "d_0_am__U84":{
            "modref":"corebit.and"
          },
          "d_0_am__U85":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U86":{
            "modref":"corebit.and"
          },
          "d_1_am__U87":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U88":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U81.out"],
          ["d_1_inc.in1","_U81.out"],
          ["d_2_inc.in1","_U81.out"],
          ["d_3_inc.in1","_U81.out"],
          ["inc_time.in1","_U81.out"],
          ["cmp_time.in1","_U82.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U83.in0"],
          ["d_1_at_max.out","d_0_am__U83.in1"],
          ["d_0_am__U84.in0","d_0_am__U83.out"],
          ["d_2_at_max.out","d_0_am__U84.in1"],
          ["d_0_am__U85.in0","d_0_am__U84.out"],
          ["d_3_at_max.out","d_0_am__U85.in1"],
          ["d_0_next_value.sel","d_0_am__U85.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U86.in0"],
          ["d_2_at_max.out","d_1_am__U86.in1"],
          ["d_1_am__U87.in0","d_1_am__U86.out"],
          ["d_3_at_max.out","d_1_am__U87.in1"],
          ["d_1_next_value.sel","d_1_am__U87.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U88.in0"],
          ["d_3_at_max.out","d_2_am__U88.in1"],
          ["d_2_next_value.sel","d_2_am__U88.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U99":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U114":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U100"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U116":{
            "modref":"corebit.and"
          },
          "d_0_am__U117":{
            "modref":"corebit.and"
          },
          "d_0_am__U118":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U119":{
            "modref":"corebit.and"
          },
          "d_1_am__U120":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U121":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U114.out"],
          ["d_1_inc.in1","_U114.out"],
          ["d_2_inc.in1","_U114.out"],
          ["d_3_inc.in1","_U114.out"],
          ["inc_time.in1","_U114.out"],
          ["cmp_time.in1","_U115.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U116.in0"],
          ["d_1_at_max.out","d_0_am__U116.in1"],
          ["d_0_am__U117.in0","d_0_am__U116.out"],
          ["d_2_at_max.out","d_0_am__U117.in1"],
          ["d_0_am__U118.in0","d_0_am__U117.out"],
          ["d_3_at_max.out","d_0_am__U118.in1"],
          ["d_0_next_value.sel","d_0_am__U118.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U119.in0"],
          ["d_2_at_max.out","d_1_am__U119.in1"],
          ["d_1_am__U120.in0","d_1_am__U119.out"],
          ["d_3_at_max.out","d_1_am__U120.in1"],
          ["d_1_next_value.sel","d_1_am__U120.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U121.in0"],
          ["d_3_at_max.out","d_2_am__U121.in1"],
          ["d_2_next_value.sel","d_2_am__U121.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "array_delay_U122":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U123":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U124":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U125":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U126":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U123.clk"],
          ["self.in.0","_U123.in"],
          ["self.out.0","_U123.out"],
          ["self.clk","_U124.clk"],
          ["self.in.1","_U124.in"],
          ["self.out.1","_U124.out"],
          ["self.clk","_U125.clk"],
          ["self.in.2","_U125.in"],
          ["self.out.2","_U125.out"],
          ["self.clk","_U126.clk"],
          ["self.in.3","_U126.in"],
          ["self.out.3","_U126.out"]
        ]
      },
      "array_delay_U127":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U128":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U129":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U130":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U131":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U128.clk"],
          ["self.in.0","_U128.in"],
          ["self.out.0","_U128.out"],
          ["self.clk","_U129.clk"],
          ["self.in.1","_U129.in"],
          ["self.out.1","_U129.out"],
          ["self.clk","_U130.clk"],
          ["self.in.2","_U130.in"],
          ["self.out.2","_U130.out"],
          ["self.clk","_U131.clk"],
          ["self.in.3","_U131.in"],
          ["self.out.3","_U131.out"]
        ]
      },
      "array_delay_U23":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U24":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U25":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U26":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U27":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U24.clk"],
          ["self.in.0","_U24.in"],
          ["self.out.0","_U24.out"],
          ["self.clk","_U25.clk"],
          ["self.in.1","_U25.in"],
          ["self.out.1","_U25.out"],
          ["self.clk","_U26.clk"],
          ["self.in.2","_U26.in"],
          ["self.out.2","_U26.out"],
          ["self.clk","_U27.clk"],
          ["self.in.3","_U27.in"],
          ["self.out.3","_U27.out"]
        ]
      },
      "array_delay_U28":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U29":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U30":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U31":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U32":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U29.clk"],
          ["self.in.0","_U29.in"],
          ["self.out.0","_U29.out"],
          ["self.clk","_U30.clk"],
          ["self.in.1","_U30.in"],
          ["self.out.1","_U30.out"],
          ["self.clk","_U31.clk"],
          ["self.in.2","_U31.in"],
          ["self.out.2","_U31.out"],
          ["self.clk","_U32.clk"],
          ["self.in.3","_U32.in"],
          ["self.out.3","_U32.out"]
        ]
      },
      "array_delay_U56":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U57":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U58":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U59":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U60":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U57.clk"],
          ["self.in.0","_U57.in"],
          ["self.out.0","_U57.out"],
          ["self.clk","_U58.clk"],
          ["self.in.1","_U58.in"],
          ["self.out.1","_U58.out"],
          ["self.clk","_U59.clk"],
          ["self.in.2","_U59.in"],
          ["self.out.2","_U59.out"],
          ["self.clk","_U60.clk"],
          ["self.in.3","_U60.in"],
          ["self.out.3","_U60.out"]
        ]
      },
      "array_delay_U61":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U62":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U63":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U64":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U65":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U62.clk"],
          ["self.in.0","_U62.in"],
          ["self.out.0","_U62.out"],
          ["self.clk","_U63.clk"],
          ["self.in.1","_U63.in"],
          ["self.out.1","_U63.out"],
          ["self.clk","_U64.clk"],
          ["self.in.2","_U64.in"],
          ["self.out.2","_U64.out"],
          ["self.clk","_U65.clk"],
          ["self.in.3","_U65.in"],
          ["self.out.3","_U65.out"]
        ]
      },
      "array_delay_U89":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U90":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U91":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U92":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U93":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U90.clk"],
          ["self.in.0","_U90.in"],
          ["self.out.0","_U90.out"],
          ["self.clk","_U91.clk"],
          ["self.in.1","_U91.in"],
          ["self.out.1","_U91.out"],
          ["self.clk","_U92.clk"],
          ["self.in.2","_U92.in"],
          ["self.out.2","_U92.out"],
          ["self.clk","_U93.clk"],
          ["self.in.3","_U93.in"],
          ["self.out.3","_U93.out"]
        ]
      },
      "array_delay_U94":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U95":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U96":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U97":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U98":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U95.clk"],
          ["self.in.0","_U95.in"],
          ["self.out.0","_U95.out"],
          ["self.clk","_U96.clk"],
          ["self.in.1","_U96.in"],
          ["self.out.1","_U96.out"],
          ["self.clk","_U97.clk"],
          ["self.in.2","_U97.in"],
          ["self.out.2","_U97.out"],
          ["self.clk","_U98.clk"],
          ["self.in.3","_U98.in"],
          ["self.out.3","_U98.out"]
        ]
      },
      "avg_pool_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_avg_pool_stencil_1_read_ren","BitIn"],
          ["op_hcompute_avg_pool_stencil_1_read_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_avg_pool_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_avg_pool_stencil_write_wen","BitIn"],
          ["op_hcompute_avg_pool_stencil_write_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_avg_pool_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U142":{
            "modref":"global.delay__U138"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U142.clk"],
          ["self.flush","delay_sr_U142.flush"],
          ["self.op_hcompute_avg_pool_stencil_1_read.0","delay_sr_U142.rdata"],
          ["self.rst_n","delay_sr_U142.rst_n"],
          ["self.op_hcompute_avg_pool_stencil_write.0","delay_sr_U142.wdata"]
        ]
      },
      "avg_pool_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_avg_pool_stencil_1_write_wen","BitIn"],
          ["op_hcompute_avg_pool_stencil_1_write_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_avg_pool_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "delay_sr_U137":{
            "modref":"global.delay__U132"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U137.clk"],
          ["self.flush","delay_sr_U137.flush"],
          ["self.op_hcompute_hw_output_stencil_read.0","delay_sr_U137.rdata"],
          ["self.rst_n","delay_sr_U137.rst_n"],
          ["self.op_hcompute_avg_pool_stencil_1_write.0","delay_sr_U137.wdata"]
        ]
      },
      "cu_op_hcompute_avg_pool_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["avg_pool_stencil_clkwrk_dsa0_op_hcompute_avg_pool_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_avg_pool_stencil"
          }
        },
        "connections":[
          ["self.avg_pool_stencil_clkwrk_dsa0_op_hcompute_avg_pool_stencil_write.0","inner_compute.out_avg_pool_stencil"]
        ]
      },
      "cu_op_hcompute_avg_pool_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["avg_pool_stencil_clkwrk_dsa0_op_hcompute_avg_pool_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_avg_pool_stencil_1_read",["Array",4,["Array",16,"BitIn"]]],
          ["avg_pool_stencil_op_hcompute_avg_pool_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_avg_pool_stencil_1"
          }
        },
        "connections":[
          ["self.avg_pool_stencil_clkwrk_dsa0_op_hcompute_avg_pool_stencil_1_read.0","inner_compute.in0_avg_pool_stencil.0"],
          ["self.hw_input_stencil_op_hcompute_avg_pool_stencil_1_read.0","inner_compute.in1_hw_input_stencil.0"],
          ["self.hw_input_stencil_op_hcompute_avg_pool_stencil_1_read.1","inner_compute.in1_hw_input_stencil.1"],
          ["self.hw_input_stencil_op_hcompute_avg_pool_stencil_1_read.2","inner_compute.in1_hw_input_stencil.2"],
          ["self.hw_input_stencil_op_hcompute_avg_pool_stencil_1_read.3","inner_compute.in1_hw_input_stencil.3"],
          ["self.avg_pool_stencil_op_hcompute_avg_pool_stencil_1_write.0","inner_compute.out_avg_pool_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_stencil"
          }
        },
        "connections":[
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","inner_compute.in0_input_copy_stencil.0"],
          ["self.hw_input_stencil_op_hcompute_hw_input_stencil_write.0","inner_compute.out_hw_input_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["avg_pool_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.avg_pool_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_avg_pool_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "delay__U132":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U133":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U134":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U135":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U136":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U133.clk"],
          ["self.wdata","_U133.in"],
          ["_U134.in","_U133.out"],
          ["self.clk","_U134.clk"],
          ["_U135.in","_U134.out"],
          ["self.clk","_U135.clk"],
          ["_U136.in","_U135.out"],
          ["self.clk","_U136.clk"],
          ["self.rdata","_U136.out"]
        ]
      },
      "delay__U138":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U139":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U140":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U141":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U139.clk"],
          ["self.wdata","_U139.in"],
          ["_U140.in","_U139.out"],
          ["self.clk","_U140.clk"],
          ["_U141.in","_U140.out"],
          ["self.clk","_U141.clk"],
          ["self.rdata","_U141.out"]
        ]
      },
      "delay__U143":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U144":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U145":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U146":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U147":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U148":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U149":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U144.clk"],
          ["self.wdata","_U144.in"],
          ["_U145.in","_U144.out"],
          ["self.clk","_U145.clk"],
          ["_U146.in","_U145.out"],
          ["self.clk","_U146.clk"],
          ["_U147.in","_U146.out"],
          ["self.clk","_U147.clk"],
          ["_U148.in","_U147.out"],
          ["self.clk","_U148.clk"],
          ["_U149.in","_U148.out"],
          ["self.clk","_U149.clk"],
          ["self.rdata","_U149.out"]
        ]
      },
      "delay__U151":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U152":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U152.clk"],
          ["self.wdata","_U152.in"],
          ["self.rdata","_U152.out"]
        ]
      },
      "delay__U187":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U188":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U188.clk"],
          ["self.wdata","_U188.in"],
          ["self.rdata","_U188.out"]
        ]
      },
      "down_sample":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_en","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read_valid","Bit"],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U190":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "avg_pool_stencil":{
            "modref":"global.avg_pool_stencil_ub"
          },
          "avg_pool_stencil_clkwrk_dsa0":{
            "modref":"global.avg_pool_stencil_clkwrk_dsa0_ub"
          },
          "hw_input_stencil":{
            "modref":"global.hw_input_stencil_ub"
          },
          "op_hcompute_avg_pool_stencil":{
            "modref":"global.cu_op_hcompute_avg_pool_stencil"
          },
          "op_hcompute_avg_pool_stencil_1":{
            "modref":"global.cu_op_hcompute_avg_pool_stencil_1"
          },
          "op_hcompute_avg_pool_stencil_1_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_avg_pool_stencil_1_exe_start_control_vars":{
            "modref":"global.array_delay_U94"
          },
          "op_hcompute_avg_pool_stencil_1_port_controller":{
            "modref":"global.affine_controller__U66"
          },
          "op_hcompute_avg_pool_stencil_1_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_avg_pool_stencil_1_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_avg_pool_stencil_1_write_start_control_vars":{
            "modref":"global.array_delay_U89"
          },
          "op_hcompute_avg_pool_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_avg_pool_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U61"
          },
          "op_hcompute_avg_pool_stencil_port_controller":{
            "modref":"global.affine_controller__U33"
          },
          "op_hcompute_avg_pool_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_avg_pool_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_avg_pool_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U56"
          },
          "op_hcompute_hw_input_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_stencil"
          },
          "op_hcompute_hw_input_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U28"
          },
          "op_hcompute_hw_input_stencil_port_controller":{
            "modref":"global.affine_controller__U0"
          },
          "op_hcompute_hw_input_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_input_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_input_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U23"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U127"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U99"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U122"
          }
        },
        "connections":[
          ["self.clk","_U190.clk"],
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","_U190.in"],
          ["op_hcompute_hw_input_stencil.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","_U190.out"],
          ["self.clk","avg_pool_stencil.clk"],
          ["self.flush","avg_pool_stencil.flush"],
          ["op_hcompute_avg_pool_stencil_1.avg_pool_stencil_op_hcompute_avg_pool_stencil_1_write","avg_pool_stencil.op_hcompute_avg_pool_stencil_1_write"],
          ["op_hcompute_avg_pool_stencil_1_write_start_control_vars.out","avg_pool_stencil.op_hcompute_avg_pool_stencil_1_write_ctrl_vars"],
          ["op_hcompute_avg_pool_stencil_1_write_start.out","avg_pool_stencil.op_hcompute_avg_pool_stencil_1_write_wen"],
          ["op_hcompute_hw_output_stencil.avg_pool_stencil_op_hcompute_hw_output_stencil_read","avg_pool_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","avg_pool_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_read_start.out","avg_pool_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["self.rst_n","avg_pool_stencil.rst_n"],
          ["self.clk","avg_pool_stencil_clkwrk_dsa0.clk"],
          ["self.flush","avg_pool_stencil_clkwrk_dsa0.flush"],
          ["op_hcompute_avg_pool_stencil_1.avg_pool_stencil_clkwrk_dsa0_op_hcompute_avg_pool_stencil_1_read","avg_pool_stencil_clkwrk_dsa0.op_hcompute_avg_pool_stencil_1_read"],
          ["op_hcompute_avg_pool_stencil_1_port_controller.d","avg_pool_stencil_clkwrk_dsa0.op_hcompute_avg_pool_stencil_1_read_ctrl_vars"],
          ["op_hcompute_avg_pool_stencil_1_read_start.out","avg_pool_stencil_clkwrk_dsa0.op_hcompute_avg_pool_stencil_1_read_ren"],
          ["op_hcompute_avg_pool_stencil.avg_pool_stencil_clkwrk_dsa0_op_hcompute_avg_pool_stencil_write","avg_pool_stencil_clkwrk_dsa0.op_hcompute_avg_pool_stencil_write"],
          ["op_hcompute_avg_pool_stencil_write_start_control_vars.out","avg_pool_stencil_clkwrk_dsa0.op_hcompute_avg_pool_stencil_write_ctrl_vars"],
          ["op_hcompute_avg_pool_stencil_write_start.out","avg_pool_stencil_clkwrk_dsa0.op_hcompute_avg_pool_stencil_write_wen"],
          ["self.rst_n","avg_pool_stencil_clkwrk_dsa0.rst_n"],
          ["self.clk","hw_input_stencil.clk"],
          ["self.flush","hw_input_stencil.flush"],
          ["op_hcompute_avg_pool_stencil_1.hw_input_stencil_op_hcompute_avg_pool_stencil_1_read","hw_input_stencil.op_hcompute_avg_pool_stencil_1_read"],
          ["op_hcompute_avg_pool_stencil_1_port_controller.d","hw_input_stencil.op_hcompute_avg_pool_stencil_1_read_ctrl_vars"],
          ["op_hcompute_avg_pool_stencil_1_read_start.out","hw_input_stencil.op_hcompute_avg_pool_stencil_1_read_ren"],
          ["op_hcompute_hw_input_stencil.hw_input_stencil_op_hcompute_hw_input_stencil_write","hw_input_stencil.op_hcompute_hw_input_stencil_write"],
          ["op_hcompute_hw_input_stencil_write_start_control_vars.out","hw_input_stencil.op_hcompute_hw_input_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_stencil_write_start.out","hw_input_stencil.op_hcompute_hw_input_stencil_write_wen"],
          ["self.rst_n","hw_input_stencil.rst_n"],
          ["self.clk","op_hcompute_avg_pool_stencil.clk"],
          ["self.clk","op_hcompute_avg_pool_stencil_1.clk"],
          ["self.clk","op_hcompute_avg_pool_stencil_1_exe_start.clk"],
          ["op_hcompute_avg_pool_stencil_1_port_controller.valid","op_hcompute_avg_pool_stencil_1_exe_start.in"],
          ["op_hcompute_avg_pool_stencil_1_write_start.in","op_hcompute_avg_pool_stencil_1_exe_start.out"],
          ["self.clk","op_hcompute_avg_pool_stencil_1_exe_start_control_vars.clk"],
          ["op_hcompute_avg_pool_stencil_1_port_controller.d","op_hcompute_avg_pool_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_avg_pool_stencil_1_port_controller.clk"],
          ["op_hcompute_avg_pool_stencil_1_write_start_control_vars.in","op_hcompute_avg_pool_stencil_1_port_controller.d"],
          ["op_hcompute_avg_pool_stencil_1_read_start.in","op_hcompute_avg_pool_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_avg_pool_stencil_1_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_avg_pool_stencil_exe_start.clk"],
          ["op_hcompute_avg_pool_stencil_port_controller.valid","op_hcompute_avg_pool_stencil_exe_start.in"],
          ["op_hcompute_avg_pool_stencil_write_start.in","op_hcompute_avg_pool_stencil_exe_start.out"],
          ["self.clk","op_hcompute_avg_pool_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_avg_pool_stencil_port_controller.d","op_hcompute_avg_pool_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_avg_pool_stencil_port_controller.clk"],
          ["op_hcompute_avg_pool_stencil_write_start_control_vars.in","op_hcompute_avg_pool_stencil_port_controller.d"],
          ["op_hcompute_avg_pool_stencil_read_start.in","op_hcompute_avg_pool_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_avg_pool_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_input_stencil.clk"],
          ["self.clk","op_hcompute_hw_input_stencil_exe_start.clk"],
          ["op_hcompute_hw_input_stencil_port_controller.valid","op_hcompute_hw_input_stencil_exe_start.in"],
          ["op_hcompute_hw_input_stencil_write_start.in","op_hcompute_hw_input_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_input_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_hw_input_stencil_port_controller.d","op_hcompute_hw_input_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_input_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_stencil_write_start_control_vars.in","op_hcompute_hw_input_stencil_port_controller.d"],
          ["op_hcompute_hw_input_stencil_read_start.in","op_hcompute_hw_input_stencil_port_controller.valid"],
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read_valid","op_hcompute_hw_input_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_input_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.clk","op_hcompute_hw_output_stencil_exe_start.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_en","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_write_start_control_vars.clk"]
        ]
      },
      "hcompute_avg_pool_stencil":{
        "type":["Record",[
          ["out_avg_pool_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const0__388":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_avg_pool_stencil","const0__388.out"]
        ]
      },
      "hcompute_avg_pool_stencil_1":{
        "type":["Record",[
          ["out_avg_pool_stencil",["Array",16,"Bit"]],
          ["in0_avg_pool_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_stencil",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_avg_pool_stencil_1_395_396":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_stencil_1_396_397":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_stencil_2_394_395":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_stencil_3_hw_input_stencil_4_394":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_avg_pool_stencil.0","add_avg_pool_stencil_1_395_396.in0"],
          ["add_hw_input_stencil_2_394_395.out","add_avg_pool_stencil_1_395_396.in1"],
          ["add_hw_input_stencil_1_396_397.in1","add_avg_pool_stencil_1_395_396.out"],
          ["self.in1_hw_input_stencil.0","add_hw_input_stencil_1_396_397.in0"],
          ["self.out_avg_pool_stencil","add_hw_input_stencil_1_396_397.out"],
          ["self.in1_hw_input_stencil.1","add_hw_input_stencil_2_394_395.in0"],
          ["add_hw_input_stencil_3_hw_input_stencil_4_394.out","add_hw_input_stencil_2_394_395.in1"],
          ["self.in1_hw_input_stencil.2","add_hw_input_stencil_3_hw_input_stencil_4_394.in0"],
          ["self.in1_hw_input_stencil.3","add_hw_input_stencil_3_hw_input_stencil_4_394.in1"]
        ]
      },
      "hcompute_hw_input_stencil":{
        "type":["Record",[
          ["out_hw_input_stencil",["Array",16,"Bit"]],
          ["in0_input_copy_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_stencil","self.in0_input_copy_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_avg_pool_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const2__414":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "lshr_avg_pool_stencil_2_414_415":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["lshr_avg_pool_stencil_2_414_415.in1","const2__414.out"],
          ["self.in0_avg_pool_stencil.0","lshr_avg_pool_stencil_2_414_415.in0"],
          ["self.out_hw_output_stencil","lshr_avg_pool_stencil_2_414_415.out"]
        ]
      },
      "hw_input_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_avg_pool_stencil_1_read_ren","BitIn"],
          ["op_hcompute_avg_pool_stencil_1_read_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_avg_pool_stencil_1_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_stencil_write_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U150":{
            "modref":"global.delay__U143"
          },
          "delay_sr_U153":{
            "modref":"global.delay__U151"
          },
          "delay_sr_U186":{
            "modref":"global.memtile_long_delay__U154"
          },
          "delay_sr_U189":{
            "modref":"global.delay__U187"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U150.clk"],
          ["self.flush","delay_sr_U150.flush"],
          ["delay_sr_U153.wdata","delay_sr_U150.rdata"],
          ["self.op_hcompute_avg_pool_stencil_1_read.2","delay_sr_U150.rdata"],
          ["self.rst_n","delay_sr_U150.rst_n"],
          ["self.op_hcompute_hw_input_stencil_write.0","delay_sr_U150.wdata"],
          ["self.clk","delay_sr_U153.clk"],
          ["self.flush","delay_sr_U153.flush"],
          ["delay_sr_U186.wdata","delay_sr_U153.rdata"],
          ["self.op_hcompute_avg_pool_stencil_1_read.3","delay_sr_U153.rdata"],
          ["self.rst_n","delay_sr_U153.rst_n"],
          ["self.clk","delay_sr_U186.clk"],
          ["self.flush","delay_sr_U186.flush"],
          ["delay_sr_U189.wdata","delay_sr_U186.rdata"],
          ["self.op_hcompute_avg_pool_stencil_1_read.1","delay_sr_U186.rdata"],
          ["self.rst_n","delay_sr_U186.rst_n"],
          ["self.clk","delay_sr_U189.clk"],
          ["self.flush","delay_sr_U189.flush"],
          ["self.op_hcompute_avg_pool_stencil_1_read.0","delay_sr_U189.rdata"],
          ["self.rst_n","delay_sr_U189.rst_n"]
        ]
      },
      "inner_sram__U185":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "memtile_long_delay__U154":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U169":{
            "modref":"global.aff__U164"
          },
          "addrgen__U184":{
            "modref":"global.aff__U179"
          },
          "ctrl__U163":{
            "modref":"global.affine_controller__U155"
          },
          "ctrl__U178":{
            "modref":"global.affine_controller__U170"
          },
          "inner_sram__U185_bank":{
            "modref":"global.inner_sram__U185"
          }
        },
        "connections":[
          ["ctrl__U163.d","addrgen__U169.d"],
          ["inner_sram__U185_bank.waddr","addrgen__U169.out"],
          ["ctrl__U178.d","addrgen__U184.d"],
          ["inner_sram__U185_bank.raddr","addrgen__U184.out"],
          ["self.clk","ctrl__U163.clk"],
          ["inner_sram__U185_bank.wen_in","ctrl__U163.valid"],
          ["self.clk","ctrl__U178.clk"],
          ["inner_sram__U185_bank.ren_in","ctrl__U178.valid"],
          ["self.clk","inner_sram__U185_bank.clk"],
          ["self.flush","inner_sram__U185_bank.flush"],
          ["self.rdata","inner_sram__U185_bank.rdata"],
          ["self.rst_n","inner_sram__U185_bank.rst_n"],
          ["self.wdata","inner_sram__U185_bank.wdata"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
