lbl_80A2B878:
/* 80A2B878 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80A2B87C 00000004  7C 08 02 A6 */	mflr r0
/* 80A2B880 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 80A2B884 0000000C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80A2B888 00000010  7C 7F 1B 78 */	mr r31, r3
/* 80A2B88C 00000014  88 03 15 AC */	lbz r0, 0x15ac(r3)
/* 80A2B890 00000018  2C 00 00 00 */	cmpwi r0, 0
/* 80A2B894 0000001C  41 82 00 14 */	beq lbl_80A2B8A8
/* 80A2B898 00000020  41 80 00 6C */	blt lbl_80A2B904
/* 80A2B89C 00000024  2C 00 00 07 */	cmpwi r0, 7
/* 80A2B8A0 00000028  40 80 00 64 */	bge lbl_80A2B904
/* 80A2B8A4 0000002C  48 00 00 1C */	b lbl_80A2B8C0
lbl_80A2B8A8:
/* 80A2B8A8 00000000  38 60 01 53 */	li r3, 0x153
/* 80A2B8AC 00000004  4B 72 12 00 */	b daNpcT_chkEvtBit__FUl
/* 80A2B8B0 00000008  2C 03 00 00 */	cmpwi r3, 0
/* 80A2B8B4 0000000C  40 82 00 50 */	bne lbl_80A2B904
/* 80A2B8B8 00000010  38 60 00 00 */	li r3, 0
/* 80A2B8BC 00000014  48 00 00 4C */	b lbl_80A2B908
lbl_80A2B8C0:
/* 80A2B8C0 00000000  54 00 08 3C */	slwi r0, r0, 1
/* 80A2B8C4 00000004  3C 60 80 A4 */	lis r3, data_80A417E8@ha
/* 80A2B8C8 00000008  38 63 17 E8 */	addi r3, r3, data_80A417E8@l
/* 80A2B8CC 0000000C  7C 63 02 AE */	lhax r3, r3, r0
/* 80A2B8D0 00000010  4B 72 11 DC */	b daNpcT_chkEvtBit__FUl
/* 80A2B8D4 00000014  2C 03 00 00 */	cmpwi r3, 0
/* 80A2B8D8 00000018  41 82 00 2C */	beq lbl_80A2B904
/* 80A2B8DC 0000001C  88 1F 15 AC */	lbz r0, 0x15ac(r31)
/* 80A2B8E0 00000020  54 00 08 3C */	slwi r0, r0, 1
/* 80A2B8E4 00000024  3C 60 80 A4 */	lis r3, data_80A417F8@ha
/* 80A2B8E8 00000028  38 63 17 F8 */	addi r3, r3, data_80A417F8@l
/* 80A2B8EC 0000002C  7C 63 02 AE */	lhax r3, r3, r0
/* 80A2B8F0 00000030  4B 72 11 BC */	b daNpcT_chkEvtBit__FUl
/* 80A2B8F4 00000034  2C 03 00 00 */	cmpwi r3, 0
/* 80A2B8F8 00000038  40 82 00 0C */	bne lbl_80A2B904
/* 80A2B8FC 0000003C  38 60 00 00 */	li r3, 0
/* 80A2B900 00000040  48 00 00 08 */	b lbl_80A2B908
lbl_80A2B904:
/* 80A2B904 00000000  38 60 00 01 */	li r3, 1
lbl_80A2B908:
/* 80A2B908 00000000  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80A2B90C 00000004  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80A2B910 00000008  7C 08 03 A6 */	mtlr r0
/* 80A2B914 0000000C  38 21 00 10 */	addi r1, r1, 0x10
/* 80A2B918 00000010  4E 80 00 20 */	blr 
