<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file led_shining_impl1.ncd.
Design name: PWM
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Wed Nov 18 23:32:43 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o led_shining_impl1.twr -gui -msgset C:/Users/10352/vhdl-labs/lab2_led_shining/promote.xml led_shining_impl1.ncd led_shining_impl1.prf 
Design file:     led_shining_impl1.ncd
Preference file: led_shining_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   56.542MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 32.823ns (weighted slack = 65.646ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt1_i0_i5  (from clk_c +)
   Destination:    FF         Data in        pulse_out_103  (to clk0 -)

   Delay:              11.844ns  (36.2% logic, 63.8% route), 9 logic levels.

 Constraint Details:

     11.844ns physical path delay SLICE_167 to SLICE_190 meets
     41.666ns delay constraint less
     -3.167ns skew and
      0.166ns DIN_SET requirement (totaling 44.667ns) by 32.823ns

 Physical Path Details:

      Data path SLICE_167 to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C22B.CLK to     R14C22B.Q1 SLICE_167 (from clk_c)
ROUTE         5     2.180     R14C22B.Q1 to     R16C23D.A0 cnt1_5
CTOF_DEL    ---     0.495     R16C23D.A0 to     R16C23D.F0 SLICE_200
ROUTE         1     0.436     R16C23D.F0 to     R16C23D.C1 n2572
CTOF_DEL    ---     0.495     R16C23D.C1 to     R16C23D.F1 SLICE_200
ROUTE         1     0.623     R16C23D.F1 to     R15C23C.D1 n2456
CTOF_DEL    ---     0.495     R15C23C.D1 to     R15C23C.F1 SLICE_197
ROUTE         1     1.299     R15C23C.F1 to     R16C24C.A1 n2467
CTOF_DEL    ---     0.495     R16C24C.A1 to     R16C24C.F1 SLICE_193
ROUTE         1     0.967     R16C24C.F1 to     R16C24A.A1 n2480
CTOF_DEL    ---     0.495     R16C24A.A1 to     R16C24A.F1 SLICE_203
ROUTE         1     0.693     R16C24A.F1 to     R16C24A.B0 n2520
CTOF_DEL    ---     0.495     R16C24A.B0 to     R16C24A.F0 SLICE_203
ROUTE         1     0.587     R16C24A.F0 to     R15C24A.M1 n2504
MTOOFX_DEL  ---     0.376     R15C24A.M1 to   R15C24A.OFX1 cnt2_16__I_0_122_i32/SLICE_192
ROUTE         1     0.766   R15C24A.OFX1 to     R15C22D.C0 pulse_out_N_190
CTOF_DEL    ---     0.495     R15C22D.C0 to     R15C22D.F0 SLICE_190
ROUTE         1     0.000     R15C22D.F0 to    R15C22D.DI0 pulse_out_N_189 (to clk0)
                  --------
                   11.844   (36.2% logic, 63.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_167:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R14C22B.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R13C31C.CLK clk_c
REG_DEL     ---     0.452    R13C31C.CLK to     R13C31C.Q0 SLICE_165
ROUTE         7     2.715     R13C31C.Q0 to    R15C22D.CLK clk0
                  --------
                    7.583   (24.1% logic, 75.9% route), 2 logic levels.


Passed: The following path meets requirements by 66.748ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a_to_g_i1  (from key_menu1 +)
   Destination:    FF         Data in        cycle_pulse_287__i0  (to clk_c +)

   Delay:               3.464ns  (27.3% logic, 72.7% route), 2 logic levels.

 Constraint Details:

      3.464ns physical path delay SLICE_164 to SLICE_182 meets
     83.333ns delay constraint less
     12.839ns skew and
      0.282ns CE_SET requirement (totaling 70.212ns) by 66.748ns

 Physical Path Details:

      Data path SLICE_164 to SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21A.CLK to     R15C21A.Q0 SLICE_164 (from key_menu1)
ROUTE         8     1.836     R15C21A.Q0 to     R14C25A.A1 a_to_g_c
CTOF_DEL    ---     0.495     R14C25A.A1 to     R14C25A.F1 SLICE_207
ROUTE         2     0.681     R14C25A.F1 to     R13C25A.CE clk_c_enable_9 (to clk_c)
                  --------
                    3.464   (27.3% logic, 72.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R19C18A.CLK clk_c
REG_DEL     ---     0.452    R19C18A.CLK to     R19C18A.Q0 P1/SLICE_79
ROUTE         2     1.770     R19C18A.Q0 to     R20C18A.B0 P1/keysamplerpulsecnt_7
C0TOFCO_DE  ---     1.023     R20C18A.B0 to    R20C18A.FCO P1/SLICE_89
ROUTE         1     0.000    R20C18A.FCO to    R20C18B.FCI P1/n2237
FCITOFCO_D  ---     0.162    R20C18B.FCI to    R20C18B.FCO P1/SLICE_88
ROUTE         1     0.000    R20C18B.FCO to    R20C18C.FCI P1/n2238
FCITOFCO_D  ---     0.162    R20C18C.FCI to    R20C18C.FCO P1/SLICE_87
ROUTE         1     0.000    R20C18C.FCO to    R20C18D.FCI P1/n2239
FCITOFCO_D  ---     0.162    R20C18D.FCI to    R20C18D.FCO P1/SLICE_86
ROUTE         1     0.000    R20C18D.FCO to    R20C19A.FCI P1/n2240
FCITOFCO_D  ---     0.162    R20C19A.FCI to    R20C19A.FCO P1/SLICE_85
ROUTE         1     0.000    R20C19A.FCO to    R20C19B.FCI P1/n2241
FCITOFCO_D  ---     0.162    R20C19B.FCI to    R20C19B.FCO P1/SLICE_84
ROUTE         1     0.000    R20C19B.FCO to    R20C19C.FCI P1/n2242
FCITOFCO_D  ---     0.162    R20C19C.FCI to    R20C19C.FCO P1/SLICE_96
ROUTE         1     0.000    R20C19C.FCO to    R20C19D.FCI P1/n2243
FCITOFCO_D  ---     0.162    R20C19D.FCI to    R20C19D.FCO P1/SLICE_95
ROUTE         1     0.000    R20C19D.FCO to    R20C20A.FCI P1/n2244
FCITOFCO_D  ---     0.162    R20C20A.FCI to    R20C20A.FCO P1/SLICE_94
ROUTE         1     0.000    R20C20A.FCO to    R20C20B.FCI P1/n2245
FCITOFCO_D  ---     0.162    R20C20B.FCI to    R20C20B.FCO P1/SLICE_93
ROUTE         1     0.000    R20C20B.FCO to    R20C20C.FCI P1/n2246
FCITOFCO_D  ---     0.162    R20C20C.FCI to    R20C20C.FCO P1/SLICE_92
ROUTE         1     0.000    R20C20C.FCO to    R20C20D.FCI P1/n2247
FCITOFCO_D  ---     0.162    R20C20D.FCI to    R20C20D.FCO P1/SLICE_91
ROUTE         1     0.000    R20C20D.FCO to    R20C21A.FCI P1/n2248
FCITOF0_DE  ---     0.585    R20C21A.FCI to     R20C21A.F0 P1/SLICE_90
ROUTE        19     3.242     R20C21A.F0 to    R10C13A.CLK P1/keysamplerpulse
REG_DEL     ---     0.452    R10C13A.CLK to     R10C13A.Q0 SLICE_99
ROUTE         1     1.975     R10C13A.Q0 to     R14C20B.D1 P1/keystore_2
CTOF_DEL    ---     0.495     R14C20B.D1 to     R14C20B.F1 SLICE_188
ROUTE         2     1.063     R14C20B.F1 to    R15C21A.CLK key_menu1
                  --------
                   17.255   (35.7% logic, 64.3% route), 17 logic levels.

      Destination Clock Path clk to SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R13C25A.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 66.767ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a_to_g_i1  (from key_menu1 +)
   Destination:    FF         Data in        cycle_pulse_287__i1  (to clk_c +)

   Delay:               3.445ns  (27.5% logic, 72.5% route), 2 logic levels.

 Constraint Details:

      3.445ns physical path delay SLICE_164 to SLICE_181 meets
     83.333ns delay constraint less
     12.839ns skew and
      0.282ns CE_SET requirement (totaling 70.212ns) by 66.767ns

 Physical Path Details:

      Data path SLICE_164 to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21A.CLK to     R15C21A.Q0 SLICE_164 (from key_menu1)
ROUTE         8     1.836     R15C21A.Q0 to     R14C25A.A1 a_to_g_c
CTOF_DEL    ---     0.495     R14C25A.A1 to     R14C25A.F1 SLICE_207
ROUTE         2     0.662     R14C25A.F1 to     R14C25D.CE clk_c_enable_9 (to clk_c)
                  --------
                    3.445   (27.5% logic, 72.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R19C18A.CLK clk_c
REG_DEL     ---     0.452    R19C18A.CLK to     R19C18A.Q0 P1/SLICE_79
ROUTE         2     1.770     R19C18A.Q0 to     R20C18A.B0 P1/keysamplerpulsecnt_7
C0TOFCO_DE  ---     1.023     R20C18A.B0 to    R20C18A.FCO P1/SLICE_89
ROUTE         1     0.000    R20C18A.FCO to    R20C18B.FCI P1/n2237
FCITOFCO_D  ---     0.162    R20C18B.FCI to    R20C18B.FCO P1/SLICE_88
ROUTE         1     0.000    R20C18B.FCO to    R20C18C.FCI P1/n2238
FCITOFCO_D  ---     0.162    R20C18C.FCI to    R20C18C.FCO P1/SLICE_87
ROUTE         1     0.000    R20C18C.FCO to    R20C18D.FCI P1/n2239
FCITOFCO_D  ---     0.162    R20C18D.FCI to    R20C18D.FCO P1/SLICE_86
ROUTE         1     0.000    R20C18D.FCO to    R20C19A.FCI P1/n2240
FCITOFCO_D  ---     0.162    R20C19A.FCI to    R20C19A.FCO P1/SLICE_85
ROUTE         1     0.000    R20C19A.FCO to    R20C19B.FCI P1/n2241
FCITOFCO_D  ---     0.162    R20C19B.FCI to    R20C19B.FCO P1/SLICE_84
ROUTE         1     0.000    R20C19B.FCO to    R20C19C.FCI P1/n2242
FCITOFCO_D  ---     0.162    R20C19C.FCI to    R20C19C.FCO P1/SLICE_96
ROUTE         1     0.000    R20C19C.FCO to    R20C19D.FCI P1/n2243
FCITOFCO_D  ---     0.162    R20C19D.FCI to    R20C19D.FCO P1/SLICE_95
ROUTE         1     0.000    R20C19D.FCO to    R20C20A.FCI P1/n2244
FCITOFCO_D  ---     0.162    R20C20A.FCI to    R20C20A.FCO P1/SLICE_94
ROUTE         1     0.000    R20C20A.FCO to    R20C20B.FCI P1/n2245
FCITOFCO_D  ---     0.162    R20C20B.FCI to    R20C20B.FCO P1/SLICE_93
ROUTE         1     0.000    R20C20B.FCO to    R20C20C.FCI P1/n2246
FCITOFCO_D  ---     0.162    R20C20C.FCI to    R20C20C.FCO P1/SLICE_92
ROUTE         1     0.000    R20C20C.FCO to    R20C20D.FCI P1/n2247
FCITOFCO_D  ---     0.162    R20C20D.FCI to    R20C20D.FCO P1/SLICE_91
ROUTE         1     0.000    R20C20D.FCO to    R20C21A.FCI P1/n2248
FCITOF0_DE  ---     0.585    R20C21A.FCI to     R20C21A.F0 P1/SLICE_90
ROUTE        19     3.242     R20C21A.F0 to    R10C13A.CLK P1/keysamplerpulse
REG_DEL     ---     0.452    R10C13A.CLK to     R10C13A.Q0 SLICE_99
ROUTE         1     1.975     R10C13A.Q0 to     R14C20B.D1 P1/keystore_2
CTOF_DEL    ---     0.495     R14C20B.D1 to     R14C20B.F1 SLICE_188
ROUTE         2     1.063     R14C20B.F1 to    R15C21A.CLK key_menu1
                  --------
                   17.255   (35.7% logic, 64.3% route), 17 logic levels.

      Destination Clock Path clk to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R14C25D.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 33.486ns (weighted slack = 66.972ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt2_286__i6  (from clk_c +)
   Destination:    FF         Data in        pulse_out_103  (to clk0 -)

   Delay:              11.181ns  (38.4% logic, 61.6% route), 9 logic levels.

 Constraint Details:

     11.181ns physical path delay SLICE_175 to SLICE_190 meets
     41.666ns delay constraint less
     -3.167ns skew and
      0.166ns DIN_SET requirement (totaling 44.667ns) by 33.486ns

 Physical Path Details:

      Data path SLICE_175 to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C23A.CLK to     R18C23A.Q0 SLICE_175 (from clk_c)
ROUTE         5     1.327     R18C23A.Q0 to     R16C23B.A1 cnt2_6
CTOF_DEL    ---     0.495     R16C23B.A1 to     R16C23B.F1 SLICE_219
ROUTE         1     0.626     R16C23B.F1 to     R16C23D.D1 n2573
CTOF_DEL    ---     0.495     R16C23D.D1 to     R16C23D.F1 SLICE_200
ROUTE         1     0.623     R16C23D.F1 to     R15C23C.D1 n2456
CTOF_DEL    ---     0.495     R15C23C.D1 to     R15C23C.F1 SLICE_197
ROUTE         1     1.299     R15C23C.F1 to     R16C24C.A1 n2467
CTOF_DEL    ---     0.495     R16C24C.A1 to     R16C24C.F1 SLICE_193
ROUTE         1     0.967     R16C24C.F1 to     R16C24A.A1 n2480
CTOF_DEL    ---     0.495     R16C24A.A1 to     R16C24A.F1 SLICE_203
ROUTE         1     0.693     R16C24A.F1 to     R16C24A.B0 n2520
CTOF_DEL    ---     0.495     R16C24A.B0 to     R16C24A.F0 SLICE_203
ROUTE         1     0.587     R16C24A.F0 to     R15C24A.M1 n2504
MTOOFX_DEL  ---     0.376     R15C24A.M1 to   R15C24A.OFX1 cnt2_16__I_0_122_i32/SLICE_192
ROUTE         1     0.766   R15C24A.OFX1 to     R15C22D.C0 pulse_out_N_190
CTOF_DEL    ---     0.495     R15C22D.C0 to     R15C22D.F0 SLICE_190
ROUTE         1     0.000     R15C22D.F0 to    R15C22D.DI0 pulse_out_N_189 (to clk0)
                  --------
                   11.181   (38.4% logic, 61.6% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R18C23A.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R13C31C.CLK clk_c
REG_DEL     ---     0.452    R13C31C.CLK to     R13C31C.Q0 SLICE_165
ROUTE         7     2.715     R13C31C.Q0 to    R15C22D.CLK clk0
                  --------
                    7.583   (24.1% logic, 75.9% route), 2 logic levels.


Passed: The following path meets requirements by 33.677ns (weighted slack = 67.354ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt2_286__i9  (from clk_c +)
   Destination:    FF         Data in        pulse_out_103  (to clk0 -)

   Delay:              10.990ns  (34.6% logic, 65.4% route), 8 logic levels.

 Constraint Details:

     10.990ns physical path delay SLICE_176 to SLICE_190 meets
     41.666ns delay constraint less
     -3.167ns skew and
      0.166ns DIN_SET requirement (totaling 44.667ns) by 33.677ns

 Physical Path Details:

      Data path SLICE_176 to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C25C.CLK to     R17C25C.Q1 SLICE_176 (from clk_c)
ROUTE         5     1.867     R17C25C.Q1 to     R15C23A.A0 cnt2_9
CTOF_DEL    ---     0.495     R15C23A.A0 to     R15C23A.F0 SLICE_198
ROUTE         2     1.013     R15C23A.F0 to     R15C23C.B1 n2571
CTOF_DEL    ---     0.495     R15C23C.B1 to     R15C23C.F1 SLICE_197
ROUTE         1     1.299     R15C23C.F1 to     R16C24C.A1 n2467
CTOF_DEL    ---     0.495     R16C24C.A1 to     R16C24C.F1 SLICE_193
ROUTE         1     0.967     R16C24C.F1 to     R16C24A.A1 n2480
CTOF_DEL    ---     0.495     R16C24A.A1 to     R16C24A.F1 SLICE_203
ROUTE         1     0.693     R16C24A.F1 to     R16C24A.B0 n2520
CTOF_DEL    ---     0.495     R16C24A.B0 to     R16C24A.F0 SLICE_203
ROUTE         1     0.587     R16C24A.F0 to     R15C24A.M1 n2504
MTOOFX_DEL  ---     0.376     R15C24A.M1 to   R15C24A.OFX1 cnt2_16__I_0_122_i32/SLICE_192
ROUTE         1     0.766   R15C24A.OFX1 to     R15C22D.C0 pulse_out_N_190
CTOF_DEL    ---     0.495     R15C22D.C0 to     R15C22D.F0 SLICE_190
ROUTE         1     0.000     R15C22D.F0 to    R15C22D.DI0 pulse_out_N_189 (to clk0)
                  --------
                   10.990   (34.6% logic, 65.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_176:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R17C25C.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R13C31C.CLK clk_c
REG_DEL     ---     0.452    R13C31C.CLK to     R13C31C.Q0 SLICE_165
ROUTE         7     2.715     R13C31C.Q0 to    R15C22D.CLK clk0
                  --------
                    7.583   (24.1% logic, 75.9% route), 2 logic levels.


Passed: The following path meets requirements by 33.715ns (weighted slack = 67.430ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt1_i0_i6  (from clk_c +)
   Destination:    FF         Data in        pulse_out_103  (to clk0 -)

   Delay:              10.952ns  (39.2% logic, 60.8% route), 9 logic levels.

 Constraint Details:

     10.952ns physical path delay SLICE_168 to SLICE_190 meets
     41.666ns delay constraint less
     -3.167ns skew and
      0.166ns DIN_SET requirement (totaling 44.667ns) by 33.715ns

 Physical Path Details:

      Data path SLICE_168 to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C23C.CLK to     R13C23C.Q0 SLICE_168 (from clk_c)
ROUTE         6     1.098     R13C23C.Q0 to     R16C23B.D1 cnt1_6
CTOF_DEL    ---     0.495     R16C23B.D1 to     R16C23B.F1 SLICE_219
ROUTE         1     0.626     R16C23B.F1 to     R16C23D.D1 n2573
CTOF_DEL    ---     0.495     R16C23D.D1 to     R16C23D.F1 SLICE_200
ROUTE         1     0.623     R16C23D.F1 to     R15C23C.D1 n2456
CTOF_DEL    ---     0.495     R15C23C.D1 to     R15C23C.F1 SLICE_197
ROUTE         1     1.299     R15C23C.F1 to     R16C24C.A1 n2467
CTOF_DEL    ---     0.495     R16C24C.A1 to     R16C24C.F1 SLICE_193
ROUTE         1     0.967     R16C24C.F1 to     R16C24A.A1 n2480
CTOF_DEL    ---     0.495     R16C24A.A1 to     R16C24A.F1 SLICE_203
ROUTE         1     0.693     R16C24A.F1 to     R16C24A.B0 n2520
CTOF_DEL    ---     0.495     R16C24A.B0 to     R16C24A.F0 SLICE_203
ROUTE         1     0.587     R16C24A.F0 to     R15C24A.M1 n2504
MTOOFX_DEL  ---     0.376     R15C24A.M1 to   R15C24A.OFX1 cnt2_16__I_0_122_i32/SLICE_192
ROUTE         1     0.766   R15C24A.OFX1 to     R15C22D.C0 pulse_out_N_190
CTOF_DEL    ---     0.495     R15C22D.C0 to     R15C22D.F0 SLICE_190
ROUTE         1     0.000     R15C22D.F0 to    R15C22D.DI0 pulse_out_N_189 (to clk0)
                  --------
                   10.952   (39.2% logic, 60.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R13C23C.CLK clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE        82     3.044       C1.PADDI to    R13C31C.CLK clk_c
REG_DEL     ---     0.452    R13C31C.CLK to     R13C31C.Q0 SLICE_165
ROUTE         7     2.715     R13C31C.Q0 to    R15C22D.CLK clk0
                  --------
                    7.583   (24.1% logic, 75.9% route), 2 logic levels.


Passed: The following path meets requirements by 67.695ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cycle_pulse_287__i1  (from clk_c +)
   Destination:    FF         Data in        cnt2_286__i3  (to clk_c +)

   Delay:              15.364ns  (38.7% logic, 61.3% route), 13 logic levels.

 Constraint Details:

     15.364ns physical path delay SLICE_181 to SLICE_49 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 83.059ns) by 67.695ns

 Physical Path Details:

      Data path SLICE_181 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C25D.CLK to     R14C25D.Q0 SLICE_181 (from clk_c)
ROUTE        48     1.931     R14C25D.Q0 to     R16C26A.A1 cycle_12
C1TOFCO_DE  ---     0.889     R16C26A.A1 to    R16C26A.FCO SLICE_34
ROUTE         1     0.000    R16C26A.FCO to    R16C26B.FCI n2284
FCITOFCO_D  ---     0.162    R16C26B.FCI to    R16C26B.FCO SLICE_31
ROUTE         1     0.000    R16C26B.FCO to    R16C26C.FCI n2285
FCITOFCO_D  ---     0.162    R16C26C.FCI to    R16C26C.FCO SLICE_30
ROUTE         1     0.000    R16C26C.FCO to    R16C26D.FCI n2286
FCITOF1_DE  ---     0.643    R16C26D.FCI to     R16C26D.F1 SLICE_13
ROUTE         1     1.847     R16C26D.F1 to     R17C27B.B0 cnt2_16_N_154_10
C0TOFCO_DE  ---     1.023     R17C27B.B0 to    R17C27B.FCO SLICE_25
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI n2185
FCITOFCO_D  ---     0.162    R17C27C.FCI to    R17C27C.FCO SLICE_22
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI n2186
FCITOFCO_D  ---     0.162    R17C27D.FCI to    R17C27D.FCO SLICE_21
ROUTE         1     0.000    R17C27D.FCO to    R17C28A.FCI n2187
FCITOFCO_D  ---     0.162    R17C28A.FCI to    R17C28A.FCO SLICE_19
ROUTE         1     0.000    R17C28A.FCO to    R17C28B.FCI n2188
FCITOF1_DE  ---     0.643    R17C28B.FCI to     R17C28B.F1 SLICE_18
ROUTE        18     2.179     R17C28B.F1 to     R16C25B.A0 cnt2_16__N_153
CTOF_DEL    ---     0.495     R16C25B.A0 to     R16C25B.F0 SLICE_213
ROUTE         2     0.756     R16C25B.F0 to     R16C25D.C1 n2557
CTOF_DEL    ---     0.495     R16C25D.C1 to     R16C25D.F1 SLICE_195
ROUTE        14     1.096     R16C25D.F1 to     R15C26B.C0 n1713
CTOF_DEL    ---     0.495     R15C26B.C0 to     R15C26B.F0 SLICE_202
ROUTE         3     1.610     R15C26B.F0 to    R17C23C.LSR n2009 (to clk_c)
                  --------
                   15.364   (38.7% logic, 61.3% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        82     3.044       C1.PADDI to    R14C25D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        82     3.044       C1.PADDI to    R17C23C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 67.695ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cycle_pulse_287__i1  (from clk_c +)
   Destination:    FF         Data in        cnt2_286__i3  (to clk_c +)

   Delay:              15.364ns  (38.7% logic, 61.3% route), 13 logic levels.

 Constraint Details:

     15.364ns physical path delay SLICE_181 to SLICE_49 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 83.059ns) by 67.695ns

 Physical Path Details:

      Data path SLICE_181 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C25D.CLK to     R14C25D.Q0 SLICE_181 (from clk_c)
ROUTE        48     1.931     R14C25D.Q0 to     R16C26A.A1 cycle_12
C1TOFCO_DE  ---     0.889     R16C26A.A1 to    R16C26A.FCO SLICE_34
ROUTE         1     0.000    R16C26A.FCO to    R16C26B.FCI n2284
FCITOFCO_D  ---     0.162    R16C26B.FCI to    R16C26B.FCO SLICE_31
ROUTE         1     0.000    R16C26B.FCO to    R16C26C.FCI n2285
FCITOF1_DE  ---     0.643    R16C26C.FCI to     R16C26C.F1 SLICE_30
ROUTE         1     1.847     R16C26C.F1 to     R17C27A.B0 cnt2_16_N_154_8
C0TOFCO_DE  ---     1.023     R17C27A.B0 to    R17C27A.FCO SLICE_26
ROUTE         1     0.000    R17C27A.FCO to    R17C27B.FCI n2184
FCITOFCO_D  ---     0.162    R17C27B.FCI to    R17C27B.FCO SLICE_25
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI n2185
FCITOFCO_D  ---     0.162    R17C27C.FCI to    R17C27C.FCO SLICE_22
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI n2186
FCITOFCO_D  ---     0.162    R17C27D.FCI to    R17C27D.FCO SLICE_21
ROUTE         1     0.000    R17C27D.FCO to    R17C28A.FCI n2187
FCITOFCO_D  ---     0.162    R17C28A.FCI to    R17C28A.FCO SLICE_19
ROUTE         1     0.000    R17C28A.FCO to    R17C28B.FCI n2188
FCITOF1_DE  ---     0.643    R17C28B.FCI to     R17C28B.F1 SLICE_18
ROUTE        18     2.179     R17C28B.F1 to     R16C25B.A0 cnt2_16__N_153
CTOF_DEL    ---     0.495     R16C25B.A0 to     R16C25B.F0 SLICE_213
ROUTE         2     0.756     R16C25B.F0 to     R16C25D.C1 n2557
CTOF_DEL    ---     0.495     R16C25D.C1 to     R16C25D.F1 SLICE_195
ROUTE        14     1.096     R16C25D.F1 to     R15C26B.C0 n1713
CTOF_DEL    ---     0.495     R15C26B.C0 to     R15C26B.F0 SLICE_202
ROUTE         3     1.610     R15C26B.F0 to    R17C23C.LSR n2009 (to clk_c)
                  --------
                   15.364   (38.7% logic, 61.3% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        82     3.044       C1.PADDI to    R14C25D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        82     3.044       C1.PADDI to    R17C23C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 67.695ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cycle_pulse_287__i1  (from clk_c +)
   Destination:    FF         Data in        cnt2_286__i2  (to clk_c +)
                   FF                        cnt2_286__i1

   Delay:              15.364ns  (38.7% logic, 61.3% route), 13 logic levels.

 Constraint Details:

     15.364ns physical path delay SLICE_181 to SLICE_53 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 83.059ns) by 67.695ns

 Physical Path Details:

      Data path SLICE_181 to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C25D.CLK to     R14C25D.Q0 SLICE_181 (from clk_c)
ROUTE        48     1.931     R14C25D.Q0 to     R16C26A.A1 cycle_12
C1TOFCO_DE  ---     0.889     R16C26A.A1 to    R16C26A.FCO SLICE_34
ROUTE         1     0.000    R16C26A.FCO to    R16C26B.FCI n2284
FCITOFCO_D  ---     0.162    R16C26B.FCI to    R16C26B.FCO SLICE_31
ROUTE         1     0.000    R16C26B.FCO to    R16C26C.FCI n2285
FCITOF1_DE  ---     0.643    R16C26C.FCI to     R16C26C.F1 SLICE_30
ROUTE         1     1.847     R16C26C.F1 to     R17C27A.B0 cnt2_16_N_154_8
C0TOFCO_DE  ---     1.023     R17C27A.B0 to    R17C27A.FCO SLICE_26
ROUTE         1     0.000    R17C27A.FCO to    R17C27B.FCI n2184
FCITOFCO_D  ---     0.162    R17C27B.FCI to    R17C27B.FCO SLICE_25
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI n2185
FCITOFCO_D  ---     0.162    R17C27C.FCI to    R17C27C.FCO SLICE_22
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI n2186
FCITOFCO_D  ---     0.162    R17C27D.FCI to    R17C27D.FCO SLICE_21
ROUTE         1     0.000    R17C27D.FCO to    R17C28A.FCI n2187
FCITOFCO_D  ---     0.162    R17C28A.FCI to    R17C28A.FCO SLICE_19
ROUTE         1     0.000    R17C28A.FCO to    R17C28B.FCI n2188
FCITOF1_DE  ---     0.643    R17C28B.FCI to     R17C28B.F1 SLICE_18
ROUTE        18     2.179     R17C28B.F1 to     R16C25B.A0 cnt2_16__N_153
CTOF_DEL    ---     0.495     R16C25B.A0 to     R16C25B.F0 SLICE_213
ROUTE         2     0.756     R16C25B.F0 to     R16C25D.C1 n2557
CTOF_DEL    ---     0.495     R16C25D.C1 to     R16C25D.F1 SLICE_195
ROUTE        14     1.096     R16C25D.F1 to     R15C26B.C0 n1713
CTOF_DEL    ---     0.495     R15C26B.C0 to     R15C26B.F0 SLICE_202
ROUTE         3     1.610     R15C26B.F0 to    R17C23B.LSR n2009 (to clk_c)
                  --------
                   15.364   (38.7% logic, 61.3% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        82     3.044       C1.PADDI to    R14C25D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        82     3.044       C1.PADDI to    R17C23B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 67.695ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cycle_pulse_287__i1  (from clk_c +)
   Destination:    FF         Data in        cnt2_286__i2  (to clk_c +)
                   FF                        cnt2_286__i1

   Delay:              15.364ns  (38.7% logic, 61.3% route), 13 logic levels.

 Constraint Details:

     15.364ns physical path delay SLICE_181 to SLICE_53 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 83.059ns) by 67.695ns

 Physical Path Details:

      Data path SLICE_181 to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C25D.CLK to     R14C25D.Q0 SLICE_181 (from clk_c)
ROUTE        48     1.931     R14C25D.Q0 to     R16C26A.A1 cycle_12
C1TOFCO_DE  ---     0.889     R16C26A.A1 to    R16C26A.FCO SLICE_34
ROUTE         1     0.000    R16C26A.FCO to    R16C26B.FCI n2284
FCITOFCO_D  ---     0.162    R16C26B.FCI to    R16C26B.FCO SLICE_31
ROUTE         1     0.000    R16C26B.FCO to    R16C26C.FCI n2285
FCITOFCO_D  ---     0.162    R16C26C.FCI to    R16C26C.FCO SLICE_30
ROUTE         1     0.000    R16C26C.FCO to    R16C26D.FCI n2286
FCITOF1_DE  ---     0.643    R16C26D.FCI to     R16C26D.F1 SLICE_13
ROUTE         1     1.847     R16C26D.F1 to     R17C27B.B0 cnt2_16_N_154_10
C0TOFCO_DE  ---     1.023     R17C27B.B0 to    R17C27B.FCO SLICE_25
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI n2185
FCITOFCO_D  ---     0.162    R17C27C.FCI to    R17C27C.FCO SLICE_22
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI n2186
FCITOFCO_D  ---     0.162    R17C27D.FCI to    R17C27D.FCO SLICE_21
ROUTE         1     0.000    R17C27D.FCO to    R17C28A.FCI n2187
FCITOFCO_D  ---     0.162    R17C28A.FCI to    R17C28A.FCO SLICE_19
ROUTE         1     0.000    R17C28A.FCO to    R17C28B.FCI n2188
FCITOF1_DE  ---     0.643    R17C28B.FCI to     R17C28B.F1 SLICE_18
ROUTE        18     2.179     R17C28B.F1 to     R16C25B.A0 cnt2_16__N_153
CTOF_DEL    ---     0.495     R16C25B.A0 to     R16C25B.F0 SLICE_213
ROUTE         2     0.756     R16C25B.F0 to     R16C25D.C1 n2557
CTOF_DEL    ---     0.495     R16C25D.C1 to     R16C25D.F1 SLICE_195
ROUTE        14     1.096     R16C25D.F1 to     R15C26B.C0 n1713
CTOF_DEL    ---     0.495     R15C26B.C0 to     R15C26B.F0 SLICE_202
ROUTE         3     1.610     R15C26B.F0 to    R17C23B.LSR n2009 (to clk_c)
                  --------
                   15.364   (38.7% logic, 61.3% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        82     3.044       C1.PADDI to    R14C25D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        82     3.044       C1.PADDI to    R17C23B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

Report:   56.542MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY 12.000000 MHz ;               |   12.000 MHz|   56.542 MHz|   9  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 6 clocks:

Clock Domain: key_menu1   Source: SLICE_188.F1   Loads: 2
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: clk_c   Source: clk.PAD   Loads: 82
   Covered under: FREQUENCY 12.000000 MHz ;

   Data transfers from:
   Clock Domain: key_menu1   Source: SLICE_188.F1
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 1

   Clock Domain: clk0   Source: SLICE_165.Q0
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 1

   Clock Domain: P3/keysamplerpulse   Source: P3/SLICE_137.F0
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 3

   Clock Domain: P2/keysamplerpulse   Source: P2/SLICE_108.F0
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 3

Clock Domain: clk0   Source: SLICE_165.Q0   Loads: 7
   Covered under: FREQUENCY 12.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 49

Clock Domain: P3/keysamplerpulse   Source: P3/SLICE_137.F0   Loads: 19
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: P2/keysamplerpulse   Source: P2/SLICE_108.F0   Loads: 19
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: P1/keysamplerpulse   Source: P1/SLICE_90.F0   Loads: 19
   Covered under: FREQUENCY 12.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 52845 paths, 6 nets, and 1215 connections (98.54% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Wed Nov 18 23:32:43 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o led_shining_impl1.twr -gui -msgset C:/Users/10352/vhdl-labs/lab2_led_shining/promote.xml led_shining_impl1.ncd led_shining_impl1.prf 
Design file:     led_shining_impl1.ncd
Preference file: led_shining_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.051ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pulse_out_103  (from clk0 -)
   Destination:    FF         Data in        display_104  (to clk0 -)

   Delay:               0.647ns  (20.6% logic, 79.4% route), 1 logic levels.

 Constraint Details:

      0.647ns physical path delay SLICE_190 to SLICE_184 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.615ns skew requirement (totaling 0.596ns) by 0.051ns

 Physical Path Details:

      Data path SLICE_190 to SLICE_184:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C22D.CLK to     R15C22D.Q0 SLICE_190 (from clk0)
ROUTE         2     0.514     R15C22D.Q0 to     R10C21A.M0 pulse_out_c (to clk0)
                  --------
                    0.647   (20.6% logic, 79.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_165 to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.926     R13C31C.Q0 to    R15C22D.CLK clk0
                  --------
                    0.926   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_165 to SLICE_184:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.541     R13C31C.Q0 to    R10C21A.CLK clk0
                  --------
                    1.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              P1/keystore_i0  (from P1/keysamplerpulse +)
   Destination:    FF         Data in        P1/keystore_i1  (to P1/keysamplerpulse +)

   Delay:               0.290ns  (45.9% logic, 54.1% route), 1 logic levels.

 Constraint Details:

      0.290ns physical path delay P1/SLICE_158 to P1/SLICE_158 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.309ns

 Physical Path Details:

      Data path P1/SLICE_158 to P1/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20A.CLK to     R14C20A.Q0 P1/SLICE_158 (from P1/keysamplerpulse)
ROUTE         2     0.157     R14C20A.Q0 to     R14C20A.M1 P1/keystore_0 (to P1/keysamplerpulse)
                  --------
                    0.290   (45.9% logic, 54.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path P1/SLICE_90 to P1/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     1.026     R20C21A.F0 to    R14C20A.CLK P1/keysamplerpulse
                  --------
                    1.026   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path P1/SLICE_90 to P1/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     1.026     R20C21A.F0 to    R14C20A.CLK P1/keysamplerpulse
                  --------
                    1.026   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.311ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              P2/keystore_i0  (from P2/keysamplerpulse +)
   Destination:    FF         Data in        P2/keystore_i1  (to P2/keysamplerpulse +)

   Delay:               0.292ns  (45.5% logic, 54.5% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay P2/SLICE_160 to P2/SLICE_160 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.311ns

 Physical Path Details:

      Data path P2/SLICE_160 to P2/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C21C.CLK to     R14C21C.Q0 P2/SLICE_160 (from P2/keysamplerpulse)
ROUTE         3     0.159     R14C21C.Q0 to     R14C21C.M1 P2/keystore_0 (to P2/keysamplerpulse)
                  --------
                    0.292   (45.5% logic, 54.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path P2/SLICE_108 to P2/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.954     R10C15A.F0 to    R14C21C.CLK P2/keysamplerpulse
                  --------
                    0.954   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path P2/SLICE_108 to P2/SLICE_160:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.954     R10C15A.F0 to    R14C21C.CLK P2/keysamplerpulse
                  --------
                    0.954   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.313ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              P3/keystore_i0  (from P3/keysamplerpulse +)
   Destination:    FF         Data in        P3/keystore_i1  (to P3/keysamplerpulse +)

   Delay:               0.294ns  (45.2% logic, 54.8% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay P3/SLICE_162 to P3/SLICE_162 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.313ns

 Physical Path Details:

      Data path P3/SLICE_162 to P3/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C25C.CLK to     R14C25C.Q0 P3/SLICE_162 (from P3/keysamplerpulse)
ROUTE         3     0.161     R14C25C.Q0 to     R14C25C.M1 P3/keystore_0 (to P3/keysamplerpulse)
                  --------
                    0.294   (45.2% logic, 54.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path P3/SLICE_137 to P3/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.786     R12C15A.F0 to    R14C25C.CLK P3/keysamplerpulse
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path P3/SLICE_137 to P3/SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.786     R12C15A.F0 to    R14C25C.CLK P3/keysamplerpulse
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              P2/keysamplerpulsecnt_289__i3  (from clk_c +)
   Destination:    FF         Data in        P2/keysamplerpulsecnt_289__i3  (to clk_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay P2/SLICE_105 to P2/SLICE_105 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path P2/SLICE_105 to P2/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q0 P2/SLICE_105 (from clk_c)
ROUTE         1     0.130      R9C11C.Q0 to      R9C11C.A0 P2/n29
CTOF_DEL    ---     0.101      R9C11C.A0 to      R9C11C.F0 P2/SLICE_105
ROUTE         1     0.000      R9C11C.F0 to     R9C11C.DI0 P2/n162 (to clk_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to P2/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        82     1.116       C1.PADDI to     R9C11C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to P2/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        82     1.116       C1.PADDI to     R9C11C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              P1/keysamplerpulsecnt_290__i1  (from clk_c +)
   Destination:    FF         Data in        P1/keysamplerpulsecnt_290__i1  (to clk_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay P1/SLICE_82 to P1/SLICE_82 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path P1/SLICE_82 to P1/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C17B.CLK to     R19C17B.Q0 P1/SLICE_82 (from clk_c)
ROUTE         1     0.130     R19C17B.Q0 to     R19C17B.A0 P1/n31
CTOF_DEL    ---     0.101     R19C17B.A0 to     R19C17B.F0 P1/SLICE_82
ROUTE         1     0.000     R19C17B.F0 to    R19C17B.DI0 P1/n164 (to clk_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to P1/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        82     1.116       C1.PADDI to    R19C17B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to P1/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        82     1.116       C1.PADDI to    R19C17B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              P1/keysamplerpulsecnt_290__i5  (from clk_c +)
   Destination:    FF         Data in        P1/keysamplerpulsecnt_290__i5  (to clk_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay P1/SLICE_80 to P1/SLICE_80 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path P1/SLICE_80 to P1/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C17D.CLK to     R19C17D.Q0 P1/SLICE_80 (from clk_c)
ROUTE         1     0.130     R19C17D.Q0 to     R19C17D.A0 P1/n27
CTOF_DEL    ---     0.101     R19C17D.A0 to     R19C17D.F0 P1/SLICE_80
ROUTE         1     0.000     R19C17D.F0 to    R19C17D.DI0 P1/n160 (to clk_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to P1/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        82     1.116       C1.PADDI to    R19C17D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to P1/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        82     1.116       C1.PADDI to    R19C17D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              P2/keysamplerpulsecnt_289__i1  (from clk_c +)
   Destination:    FF         Data in        P2/keysamplerpulsecnt_289__i1  (to clk_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay P2/SLICE_107 to P2/SLICE_107 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path P2/SLICE_107 to P2/SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11B.CLK to      R9C11B.Q0 P2/SLICE_107 (from clk_c)
ROUTE         1     0.130      R9C11B.Q0 to      R9C11B.A0 P2/n31
CTOF_DEL    ---     0.101      R9C11B.A0 to      R9C11B.F0 P2/SLICE_107
ROUTE         1     0.000      R9C11B.F0 to     R9C11B.DI0 P2/n164 (to clk_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to P2/SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        82     1.116       C1.PADDI to     R9C11B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to P2/SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        82     1.116       C1.PADDI to     R9C11B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              P2/keysamplerpulsecnt_289__i5  (from clk_c +)
   Destination:    FF         Data in        P2/keysamplerpulsecnt_289__i5  (to clk_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay P2/SLICE_101 to P2/SLICE_101 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path P2/SLICE_101 to P2/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11D.CLK to      R9C11D.Q0 P2/SLICE_101 (from clk_c)
ROUTE         1     0.130      R9C11D.Q0 to      R9C11D.A0 P2/n27
CTOF_DEL    ---     0.101      R9C11D.A0 to      R9C11D.F0 P2/SLICE_101
ROUTE         1     0.000      R9C11D.F0 to     R9C11D.DI0 P2/n160 (to clk_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to P2/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        82     1.116       C1.PADDI to     R9C11D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to P2/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        82     1.116       C1.PADDI to     R9C11D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              P1/keysamplerpulsecnt_290__i3  (from clk_c +)
   Destination:    FF         Data in        P1/keysamplerpulsecnt_290__i3  (to clk_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay P1/SLICE_81 to P1/SLICE_81 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path P1/SLICE_81 to P1/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C17C.CLK to     R19C17C.Q0 P1/SLICE_81 (from clk_c)
ROUTE         1     0.130     R19C17C.Q0 to     R19C17C.A0 P1/n29
CTOF_DEL    ---     0.101     R19C17C.A0 to     R19C17C.F0 P1/SLICE_81
ROUTE         1     0.000     R19C17C.F0 to    R19C17C.DI0 P1/n162 (to clk_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to P1/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        82     1.116       C1.PADDI to    R19C17C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to P1/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        82     1.116       C1.PADDI to    R19C17C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY 12.000000 MHz ;               |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 6 clocks:

Clock Domain: key_menu1   Source: SLICE_188.F1   Loads: 2
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: clk_c   Source: clk.PAD   Loads: 82
   Covered under: FREQUENCY 12.000000 MHz ;

   Data transfers from:
   Clock Domain: key_menu1   Source: SLICE_188.F1
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 1

   Clock Domain: clk0   Source: SLICE_165.Q0
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 1

   Clock Domain: P3/keysamplerpulse   Source: P3/SLICE_137.F0
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 3

   Clock Domain: P2/keysamplerpulse   Source: P2/SLICE_108.F0
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 3

Clock Domain: clk0   Source: SLICE_165.Q0   Loads: 7
   Covered under: FREQUENCY 12.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 49

Clock Domain: P3/keysamplerpulse   Source: P3/SLICE_137.F0   Loads: 19
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: P2/keysamplerpulse   Source: P2/SLICE_108.F0   Loads: 19
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: P1/keysamplerpulse   Source: P1/SLICE_90.F0   Loads: 19
   Covered under: FREQUENCY 12.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 52845 paths, 6 nets, and 1214 connections (98.46% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
