// Seed: 734096726
module module_0 (
    output wire id_0,
    input wor id_1,
    output wand id_2,
    output wire id_3,
    output tri0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output supply0 id_8,
    output wand id_9
);
  tri id_11 = id_5;
endmodule
module module_1 (
    output tri0 id_0
    , id_14,
    input supply0 id_1,
    input tri1 id_2,
    output wire id_3,
    output supply0 id_4,
    input tri1 id_5,
    output wire id_6,
    input uwire id_7,
    output wire id_8,
    input tri1 id_9,
    input wand id_10,
    output tri id_11,
    output wand id_12
);
  assign id_12 = 1;
  supply0 id_15 = (1);
  module_0(
      id_8, id_2, id_4, id_4, id_4, id_2, id_7, id_5, id_4, id_12
  );
endmodule
