.model b3ff_clk_din_reset
.inputs clk din reset
.outputs dout
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clk din reset -> si0 si1 dout 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 
0 0 0 1 0 1 0 0 
0 0 0 1 1 0 0 0 
0 0 1 0 0 0 0 0 
0 0 1 0 1 0 0 0 
0 0 1 1 0 1 0 0 
0 0 1 1 1 0 0 0 
1 0 0 0 0 1 0 0 
1 0 0 0 1 0 0 0 
1 0 0 1 0 1 0 0 
1 0 0 1 1 0 0 0 
1 0 1 0 0 1 0 1 
1 0 1 0 1 0 0 1 
1 0 1 1 0 1 0 1 
1 0 1 1 1 0 0 1 
.end

.model b3ff_clk_reset_din
.inputs clk reset din
.outputs dout
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clk reset din -> si0 si1 dout 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 
0 0 0 1 0 0 0 0 
0 0 0 1 1 1 0 0 
0 0 1 0 0 0 0 0 
0 0 1 0 1 1 0 0 
0 0 1 1 0 0 0 0 
0 0 1 1 1 1 0 0 
1 0 0 0 0 1 0 0 
1 0 0 0 1 1 0 0 
1 0 0 1 0 0 0 0 
1 0 0 1 1 1 0 0 
1 0 1 0 0 1 0 1 
1 0 1 0 1 1 0 1 
1 0 1 1 0 0 0 1 
1 0 1 1 1 1 0 1 
.end

.model b3ff_din_clk_reset
.inputs din clk reset
.outputs dout
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 din clk reset -> si0 si1 dout 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 
0 0 0 1 0 0 0 0 
0 0 0 1 1 0 0 0 
0 0 1 0 0 1 0 0 
0 0 1 0 1 0 0 0 
0 0 1 1 0 1 0 1 
0 0 1 1 1 0 0 1 
1 0 0 0 0 1 0 0 
1 0 0 0 1 0 0 0 
1 0 0 1 0 1 0 1 
1 0 0 1 1 0 0 1 
1 0 1 0 0 1 0 0 
1 0 1 0 1 0 0 0 
1 0 1 1 0 1 0 1 
1 0 1 1 1 0 0 1 
.end

.model b3ff_din_reset_clk
.inputs din reset clk
.outputs dout
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 din reset clk -> si0 si1 dout 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 
0 0 0 1 0 0 0 0 
0 0 0 1 1 0 0 0 
0 0 1 0 0 1 0 0 
0 0 1 0 1 1 0 1 
0 0 1 1 0 0 0 0 
0 0 1 1 1 0 0 0 
1 0 0 0 0 1 0 0 
1 0 0 0 1 1 0 1 
1 0 0 1 0 0 0 0 
1 0 0 1 1 0 0 0 
1 0 1 0 0 1 0 0 
1 0 1 0 1 1 0 1 
1 0 1 1 0 0 0 0 
1 0 1 1 1 0 0 0 
.end

.model b3ff_reset_clk_din
.inputs reset clk din
.outputs dout
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 reset clk din -> si0 si1 dout 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 
0 0 0 1 0 0 0 0 
0 0 0 1 1 1 0 0 
0 0 1 0 0 0 0 0 
0 0 1 0 1 1 0 0 
0 0 1 1 0 0 0 0 
0 0 1 1 1 1 0 0 
1 0 0 0 0 1 0 0 
1 0 0 0 1 1 0 0 
1 0 0 1 0 1 0 1 
1 0 0 1 1 1 0 1 
1 0 1 0 0 0 0 0 
1 0 1 0 1 1 0 0 
1 0 1 1 0 0 0 0 
1 0 1 1 1 1 0 0 
.end

.model b3ff_reset_din_clk
.inputs reset din clk
.outputs dout
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 reset din clk -> si0 si1 dout 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 
0 0 0 1 0 1 0 0 
0 0 0 1 1 1 0 1 
0 0 1 0 0 0 0 0 
0 0 1 0 1 0 0 0 
0 0 1 1 0 1 0 0 
0 0 1 1 1 1 0 1 
1 0 0 0 0 1 0 0 
1 0 0 0 1 1 0 1 
1 0 0 1 0 1 0 0 
1 0 0 1 1 1 0 1 
1 0 1 0 0 0 0 0 
1 0 1 0 1 0 0 0 
1 0 1 1 0 1 0 0 
1 0 1 1 1 1 0 1 
.end

.model b3ffc_clk_din_reset
.inputs clk din reset
.outputs dout doutc
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clk din reset -> si0 si1 dout doutc 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 1 0 1 0 0 0 
0 0 0 1 1 0 0 0 0 
0 0 1 0 0 0 0 0 1 
0 0 1 0 1 0 0 0 1 
0 0 1 1 0 1 0 0 1 
0 0 1 1 1 0 0 0 1 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 0 0 0 0 
1 0 0 1 0 1 0 0 0 
1 0 0 1 1 0 0 0 0 
1 0 1 0 0 1 0 1 0 
1 0 1 0 1 0 0 1 0 
1 0 1 1 0 1 0 1 0 
1 0 1 1 1 0 0 1 0 
.end

.model b3ffc_clk_reset_din
.inputs clk reset din
.outputs dout doutc
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clk reset din -> si0 si1 dout doutc 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 0 
0 0 0 1 0 0 0 0 0 
0 0 0 1 1 1 0 0 0 
0 0 1 0 0 0 0 0 1 
0 0 1 0 1 1 0 0 1 
0 0 1 1 0 0 0 0 1 
0 0 1 1 1 1 0 0 1 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 1 0 0 0 
1 0 0 1 0 0 0 0 0 
1 0 0 1 1 1 0 0 0 
1 0 1 0 0 1 0 1 0 
1 0 1 0 1 1 0 1 0 
1 0 1 1 0 0 0 1 0 
1 0 1 1 1 1 0 1 0 
.end

.model b3ffc_din_clk_reset
.inputs din clk reset
.outputs dout doutc
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 din clk reset -> si0 si1 dout doutc 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 1 0 0 0 0 1 
0 0 0 1 1 0 0 0 1 
0 0 1 0 0 1 0 0 0 
0 0 1 0 1 0 0 0 0 
0 0 1 1 0 1 0 1 0 
0 0 1 1 1 0 0 1 0 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 0 0 0 0 
1 0 0 1 0 1 0 1 0 
1 0 0 1 1 0 0 1 0 
1 0 1 0 0 1 0 0 0 
1 0 1 0 1 0 0 0 0 
1 0 1 1 0 1 0 1 0 
1 0 1 1 1 0 0 1 0 
.end

.model b3ffc_din_reset_clk
.inputs din reset clk
.outputs dout doutc
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 din reset clk -> si0 si1 dout doutc 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 1 
0 0 0 1 0 0 0 0 0 
0 0 0 1 1 0 0 0 1 
0 0 1 0 0 1 0 0 0 
0 0 1 0 1 1 0 1 0 
0 0 1 1 0 0 0 0 0 
0 0 1 1 1 0 0 0 1 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 1 0 1 0 
1 0 0 1 0 0 0 0 0 
1 0 0 1 1 0 0 0 1 
1 0 1 0 0 1 0 0 0 
1 0 1 0 1 1 0 1 0 
1 0 1 1 0 0 0 0 0 
1 0 1 1 1 0 0 0 1 
.end

.model b3ffc_reset_clk_din
.inputs reset clk din
.outputs dout doutc
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 reset clk din -> si0 si1 dout doutc 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 0 
0 0 0 1 0 0 0 0 1 
0 0 0 1 1 1 0 0 1 
0 0 1 0 0 0 0 0 0 
0 0 1 0 1 1 0 0 0 
0 0 1 1 0 0 0 0 1 
0 0 1 1 1 1 0 0 1 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 1 0 0 0 
1 0 0 1 0 1 0 1 0 
1 0 0 1 1 1 0 1 0 
1 0 1 0 0 0 0 0 0 
1 0 1 0 1 1 0 0 0 
1 0 1 1 0 0 0 0 1 
1 0 1 1 1 1 0 0 1 
.end

.model b3ffc_reset_din_clk
.inputs reset din clk
.outputs dout doutc
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 reset din clk -> si0 si1 dout doutc 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 1 
0 0 0 1 0 1 0 0 0 
0 0 0 1 1 1 0 1 0 
0 0 1 0 0 0 0 0 0 
0 0 1 0 1 0 0 0 1 
0 0 1 1 0 1 0 0 0 
0 0 1 1 1 1 0 1 0 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 1 0 1 0 
1 0 0 1 0 1 0 0 0 
1 0 0 1 1 1 0 1 0 
1 0 1 0 0 0 0 0 0 
1 0 1 0 1 0 0 0 1 
1 0 1 1 0 1 0 0 0 
1 0 1 1 1 1 0 1 0 
.end

.model bina_r_s0_s1
.inputs r s0 s1
.outputs b0 b1 p0 p1
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 r s0 s1 -> si0 si1 b0 b1 p0 p1 
.default 0 1 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 0 0 1 
0 0 0 1 0 0 0 0 0 1 0 
0 0 0 1 1 1 0 0 0 1 1 
0 0 1 0 0 0 0 1 0 0 0 
0 0 1 0 1 1 0 1 0 0 1 
0 0 1 1 0 0 0 1 0 1 0 
0 0 1 1 1 1 0 1 0 1 1 
1 0 0 0 0 1 0 0 0 0 0 
1 0 0 0 1 1 0 0 0 0 1 
1 0 0 1 0 0 0 0 0 1 0 
1 0 0 1 1 1 0 0 0 1 1 
1 0 1 0 0 0 0 0 1 0 0 
1 0 1 0 1 1 0 0 1 0 1 
1 0 1 1 0 0 0 0 1 1 0 
1 0 1 1 1 1 0 0 1 1 1 
.end

.model bina_r_s1_s0
.inputs r s1 s0
.outputs b0 b1 p0 p1
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 r s1 s0 -> si0 si1 b0 b1 p0 p1 
.default 0 1 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 0 1 0 
0 0 0 1 0 1 0 0 0 0 1 
0 0 0 1 1 0 0 0 0 1 1 
0 0 1 0 0 0 0 1 0 0 0 
0 0 1 0 1 0 0 1 0 1 0 
0 0 1 1 0 1 0 1 0 0 1 
0 0 1 1 1 0 0 1 0 1 1 
1 0 0 0 0 1 0 0 0 0 0 
1 0 0 0 1 0 0 0 0 1 0 
1 0 0 1 0 1 0 0 0 0 1 
1 0 0 1 1 0 0 0 0 1 1 
1 0 1 0 0 0 0 0 1 0 0 
1 0 1 0 1 0 0 0 1 1 0 
1 0 1 1 0 1 0 0 1 0 1 
1 0 1 1 1 0 0 0 1 1 1 
.end

.model bina_s0_r_s1
.inputs s0 r s1
.outputs b0 b1 p0 p1
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 s0 r s1 -> si0 si1 b0 b1 p0 p1 
.default 0 1 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 0 0 1 
0 0 0 1 0 0 0 1 0 0 0 
0 0 0 1 1 1 0 1 0 0 1 
0 0 1 0 0 0 0 0 0 1 0 
0 0 1 0 1 1 0 0 0 1 1 
0 0 1 1 0 0 0 1 0 1 0 
0 0 1 1 1 1 0 1 0 1 1 
1 0 0 0 0 1 0 0 0 0 0 
1 0 0 0 1 1 0 0 0 0 1 
1 0 0 1 0 0 0 0 1 0 0 
1 0 0 1 1 1 0 0 1 0 1 
1 0 1 0 0 0 0 0 0 1 0 
1 0 1 0 1 1 0 0 0 1 1 
1 0 1 1 0 0 0 1 0 1 0 
1 0 1 1 1 1 0 1 0 1 1 
.end

.model bina_s0_s1_r
.inputs s0 s1 r
.outputs b0 b1 p0 p1
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 s0 s1 r -> si0 si1 b0 b1 p0 p1 
.default 0 1 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 1 0 0 0 
0 0 0 1 0 1 0 0 0 0 1 
0 0 0 1 1 0 0 0 1 0 1 
0 0 1 0 0 0 0 0 0 1 0 
0 0 1 0 1 0 0 1 0 1 0 
0 0 1 1 0 1 0 0 0 1 1 
0 0 1 1 1 0 0 0 1 1 1 
1 0 0 0 0 1 0 0 0 0 0 
1 0 0 0 1 0 0 0 1 0 0 
1 0 0 1 0 1 0 0 0 0 1 
1 0 0 1 1 0 0 0 1 0 1 
1 0 1 0 0 0 0 0 0 1 0 
1 0 1 0 1 0 0 1 0 1 0 
1 0 1 1 0 1 0 0 0 1 1 
1 0 1 1 1 0 0 0 1 1 1 
.end

.model bina_s1_r_s0
.inputs s1 r s0
.outputs b0 b1 p0 p1
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 s1 r s0 -> si0 si1 b0 b1 p0 p1 
.default 0 1 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 0 1 0 
0 0 0 1 0 0 0 1 0 0 0 
0 0 0 1 1 0 0 1 0 1 0 
0 0 1 0 0 1 0 0 0 0 1 
0 0 1 0 1 0 0 0 0 1 1 
0 0 1 1 0 0 0 0 1 0 1 
0 0 1 1 1 0 0 0 1 1 1 
1 0 0 0 0 1 0 0 0 0 0 
1 0 0 0 1 0 0 0 0 1 0 
1 0 0 1 0 0 0 0 1 0 0 
1 0 0 1 1 0 0 0 1 1 0 
1 0 1 0 0 1 0 0 0 0 1 
1 0 1 0 1 0 0 0 0 1 1 
1 0 1 1 0 0 0 0 1 0 1 
1 0 1 1 1 0 0 0 1 1 1 
.end

.model bina_s1_s0_r
.inputs s1 s0 r
.outputs b0 b1 p0 p1
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 s1 s0 r -> si0 si1 b0 b1 p0 p1 
.default 0 1 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 1 0 0 0 
0 0 0 1 0 0 0 0 0 1 0 
0 0 0 1 1 0 0 1 0 1 0 
0 0 1 0 0 1 0 0 0 0 1 
0 0 1 0 1 0 0 0 1 0 1 
0 0 1 1 0 0 0 0 0 1 1 
0 0 1 1 1 0 0 1 0 1 1 
1 0 0 0 0 1 0 0 0 0 0 
1 0 0 0 1 0 0 0 1 0 0 
1 0 0 1 0 0 0 0 0 1 0 
1 0 0 1 1 0 0 1 0 1 0 
1 0 1 0 0 1 0 0 0 0 1 
1 0 1 0 1 0 0 0 1 0 1 
1 0 1 1 0 0 0 0 0 1 1 
1 0 1 1 1 0 0 1 0 1 1 
.end

.model d2ff_clk_1_clk_2_in
.inputs clk_1 clk_2 in
.outputs out_1 out_2
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clk_1 clk_2 in -> si0 si1 out_1 out_2 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 0 
0 0 0 1 0 0 0 0 0 
0 0 0 1 1 1 0 0 0 
0 0 1 0 0 0 0 0 0 
0 0 1 0 1 1 0 0 0 
0 0 1 1 0 0 0 0 0 
0 0 1 1 1 1 0 0 0 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 0 1 0 0 
1 0 0 1 0 0 0 0 1 
1 0 0 1 1 1 0 0 1 
1 0 1 0 0 0 0 1 0 
1 0 1 0 1 1 0 1 0 
1 0 1 1 0 0 0 1 0 
1 0 1 1 1 1 0 1 0 
.end

.model d2ff_clk_1_in_clk_2
.inputs clk_1 in clk_2
.outputs out_1 out_2
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clk_1 in clk_2 -> si0 si1 out_1 out_2 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 1 0 1 0 0 0 
0 0 0 1 1 0 0 0 1 
0 0 1 0 0 0 0 0 0 
0 0 1 0 1 0 0 0 0 
0 0 1 1 0 1 0 0 0 
0 0 1 1 1 0 0 0 1 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 0 0 0 1 
1 0 0 1 0 0 1 0 0 
1 0 0 1 1 0 1 0 0 
1 0 1 0 0 0 0 1 0 
1 0 1 0 1 0 0 1 0 
1 0 1 1 0 1 0 1 0 
1 0 1 1 1 0 0 1 1 
.end

.model d2ff_clk_2_clk_1_in
.inputs clk_2 clk_1 in
.outputs out_1 out_2
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clk_2 clk_1 in -> si0 si1 out_1 out_2 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 0 
0 0 0 1 0 0 0 0 0 
0 0 0 1 1 1 0 0 0 
0 0 1 0 0 0 0 0 0 
0 0 1 0 1 1 0 0 0 
0 0 1 1 0 0 0 0 0 
0 0 1 1 1 1 0 0 0 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 0 1 0 0 
1 0 0 1 0 0 0 1 0 
1 0 0 1 1 1 0 1 0 
1 0 1 0 0 0 0 0 1 
1 0 1 0 1 1 0 0 1 
1 0 1 1 0 0 0 0 1 
1 0 1 1 1 1 0 0 1 
.end

.model d2ff_clk_2_in_clk_1
.inputs clk_2 in clk_1
.outputs out_1 out_2
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clk_2 in clk_1 -> si0 si1 out_1 out_2 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 1 0 1 0 0 0 
0 0 0 1 1 0 0 1 0 
0 0 1 0 0 0 0 0 0 
0 0 1 0 1 0 0 0 0 
0 0 1 1 0 1 0 0 0 
0 0 1 1 1 0 0 1 0 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 0 0 1 0 
1 0 0 1 0 0 1 0 0 
1 0 0 1 1 0 1 0 0 
1 0 1 0 0 0 0 0 1 
1 0 1 0 1 0 0 0 1 
1 0 1 1 0 1 0 0 1 
1 0 1 1 1 0 0 1 1 
.end

.model d2ff_in_clk_1_clk_2
.inputs in clk_1 clk_2
.outputs out_1 out_2
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 in clk_1 clk_2 -> si0 si1 out_1 out_2 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 1 0 0 0 0 0 
0 0 0 1 1 0 0 0 0 
0 0 1 0 0 1 0 0 0 
0 0 1 0 1 0 0 0 1 
0 0 1 1 0 0 0 1 0 
0 0 1 1 1 0 0 1 0 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 0 0 0 1 
1 0 0 1 0 0 0 1 0 
1 0 0 1 1 0 0 1 0 
1 0 1 0 0 0 1 0 0 
1 0 1 0 1 0 1 0 0 
1 0 1 1 0 0 1 0 0 
1 0 1 1 1 0 1 0 0 
.end

.model d2ff_in_clk_2_clk_1
.inputs in clk_2 clk_1
.outputs out_1 out_2
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 in clk_2 clk_1 -> si0 si1 out_1 out_2 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 1 0 0 0 0 0 
0 0 0 1 1 0 0 0 0 
0 0 1 0 0 1 0 0 0 
0 0 1 0 1 0 0 1 0 
0 0 1 1 0 0 0 0 1 
0 0 1 1 1 0 0 0 1 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 0 0 1 0 
1 0 0 1 0 0 0 0 1 
1 0 0 1 1 0 0 0 1 
1 0 1 0 0 0 1 0 0 
1 0 1 0 1 0 1 0 0 
1 0 1 1 0 0 1 0 0 
1 0 1 1 1 0 1 0 0 
.end

.model dff_clk_din
.inputs clk din
.outputs dout
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clk din -> si0 si1 dout 
.default 0 1 0 
0 0 0 0 0 0 0 
0 0 0 1 1 0 0 
0 0 1 0 0 0 0 
0 0 1 1 1 0 0 
1 0 0 0 1 0 0 
1 0 0 1 0 1 0 
1 0 1 0 0 0 1 
1 0 1 1 1 0 1 
.end

.model dff_din_clk
.inputs din clk
.outputs dout
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 din clk -> si0 si1 dout 
.default 0 1 0 
0 0 0 0 0 0 0 
0 0 0 1 0 0 0 
0 0 1 0 1 0 0 
0 0 1 1 0 0 1 
1 0 0 0 1 0 0 
1 0 0 1 0 0 1 
1 0 1 0 0 1 0 
1 0 1 1 0 1 0 
.end

.model dffe_clk_din
.inputs clk din
.outputs dout
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clk din -> si0 si1 dout 
.default 0 1 0 
0 0 0 0 0 0 0 
0 0 0 1 1 0 0 
0 0 1 0 0 0 0 
0 0 1 1 1 0 0 
1 0 0 0 1 0 0 
1 0 0 1 1 0 0 
1 0 1 0 0 0 1 
1 0 1 1 1 0 1 
.end

.model dffe_din_clk
.inputs din clk
.outputs dout
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 din clk -> si0 si1 dout 
.default 0 1 0 
0 0 0 0 0 0 0 
0 0 0 1 0 0 0 
0 0 1 0 1 0 0 
0 0 1 1 0 0 1 
1 0 0 0 1 0 0 
1 0 0 1 0 0 1 
1 0 1 0 1 0 0 
1 0 1 1 0 0 1 
.end

.model jand_a_b_clk
.inputs a b clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 a b clk -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 0 
0 0 0 0 1 0 0 1 0 0 
0 0 0 0 1 1 0 0 0 0 
0 0 0 1 0 0 1 0 0 0 
0 0 0 1 0 1 0 0 0 0 
0 0 0 1 1 0 1 1 0 0 
0 0 0 1 1 1 0 0 0 1 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 0 0 0 0 
1 0 0 0 1 0 1 1 0 0 
1 0 0 0 1 1 0 0 0 1 
1 0 0 1 0 0 0 0 1 0 
1 0 0 1 0 1 0 0 1 0 
1 0 0 1 1 0 0 0 1 0 
1 0 0 1 1 1 0 0 1 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 0 0 0 
0 1 0 0 1 0 0 0 1 0 
0 1 0 0 1 1 0 0 1 0 
0 1 0 1 0 0 1 1 0 0 
0 1 0 1 0 1 0 0 0 1 
0 1 0 1 1 0 0 0 1 0 
0 1 0 1 1 1 0 0 1 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 0 1 
1 1 0 0 1 0 0 0 1 0 
1 1 0 0 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 1 0 
1 1 0 1 0 1 0 0 1 0 
1 1 0 1 1 0 0 0 1 0 
1 1 0 1 1 1 0 0 1 0 
.end

.model jand_a_clk_b
.inputs a clk b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 a clk b -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 1 0 0 
0 0 0 0 1 0 0 0 0 0 
0 0 0 0 1 1 0 1 0 0 
0 0 0 1 0 0 1 0 0 0 
0 0 0 1 0 1 1 1 0 0 
0 0 0 1 1 0 0 0 0 0 
0 0 0 1 1 1 0 1 0 0 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 1 1 0 0 
1 0 0 0 1 0 0 0 0 0 
1 0 0 0 1 1 0 1 0 0 
1 0 0 1 0 0 0 0 1 0 
1 0 0 1 0 1 0 0 1 0 
1 0 0 1 1 0 0 0 1 0 
1 0 0 1 1 1 0 0 1 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 0 1 0 
0 1 0 0 1 0 0 0 0 0 
0 1 0 0 1 1 0 1 0 0 
0 1 0 1 0 0 1 1 0 0 
0 1 0 1 0 1 0 0 1 0 
0 1 0 1 1 0 0 0 0 1 
0 1 0 1 1 1 0 1 0 1 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 1 0 
1 1 0 0 1 0 0 0 0 1 
1 1 0 0 1 1 0 1 0 1 
1 1 0 1 0 0 0 0 1 0 
1 1 0 1 0 1 0 0 1 0 
1 1 0 1 1 0 0 0 1 0 
1 1 0 1 1 1 0 0 1 0 
.end

.model jand_b_a_clk
.inputs b a clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 b a clk -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 0 
0 0 0 0 1 0 1 0 0 0 
0 0 0 0 1 1 0 0 0 0 
0 0 0 1 0 0 0 1 0 0 
0 0 0 1 0 1 0 0 0 0 
0 0 0 1 1 0 1 1 0 0 
0 0 0 1 1 1 0 0 0 1 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 0 0 0 0 
1 0 0 0 1 0 0 0 1 0 
1 0 0 0 1 1 0 0 1 0 
1 0 0 1 0 0 1 1 0 0 
1 0 0 1 0 1 0 0 0 1 
1 0 0 1 1 0 0 0 1 0 
1 0 0 1 1 1 0 0 1 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 0 0 0 
0 1 0 0 1 0 1 1 0 0 
0 1 0 0 1 1 0 0 0 1 
0 1 0 1 0 0 0 0 1 0 
0 1 0 1 0 1 0 0 1 0 
0 1 0 1 1 0 0 0 1 0 
0 1 0 1 1 1 0 0 1 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 0 1 
1 1 0 0 1 0 0 0 1 0 
1 1 0 0 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 1 0 
1 1 0 1 0 1 0 0 1 0 
1 1 0 1 1 0 0 0 1 0 
1 1 0 1 1 1 0 0 1 0 
.end

.model jand_b_clk_a
.inputs b clk a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 b clk a -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 0 
0 0 0 0 1 0 0 0 0 0 
0 0 0 0 1 1 1 0 0 0 
0 0 0 1 0 0 0 1 0 0 
0 0 0 1 0 1 1 1 0 0 
0 0 0 1 1 0 0 0 0 0 
0 0 0 1 1 1 1 0 0 0 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 0 0 1 0 
1 0 0 0 1 0 0 0 0 0 
1 0 0 0 1 1 1 0 0 0 
1 0 0 1 0 0 1 1 0 0 
1 0 0 1 0 1 0 0 1 0 
1 0 0 1 1 0 0 0 0 1 
1 0 0 1 1 1 1 0 0 1 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 1 1 0 0 
0 1 0 0 1 0 0 0 0 0 
0 1 0 0 1 1 1 0 0 0 
0 1 0 1 0 0 0 0 1 0 
0 1 0 1 0 1 0 0 1 0 
0 1 0 1 1 0 0 0 1 0 
0 1 0 1 1 1 0 0 1 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 1 0 
1 1 0 0 1 0 0 0 0 1 
1 1 0 0 1 1 1 0 0 1 
1 1 0 1 0 0 0 0 1 0 
1 1 0 1 0 1 0 0 1 0 
1 1 0 1 1 0 0 0 1 0 
1 1 0 1 1 1 0 0 1 0 
.end

.model jand_clk_a_b
.inputs clk a b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 clk a b -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 1 0 0 
0 0 0 0 1 0 1 0 0 0 
0 0 0 0 1 1 1 1 0 0 
0 0 0 1 0 0 0 0 0 0 
0 0 0 1 0 1 0 1 0 0 
0 0 0 1 1 0 1 0 0 0 
0 0 0 1 1 1 1 1 0 0 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 1 1 0 0 
1 0 0 0 1 0 0 0 1 0 
1 0 0 0 1 1 0 0 1 0 
1 0 0 1 0 0 0 0 0 0 
1 0 0 1 0 1 0 1 0 0 
1 0 0 1 1 0 1 0 0 0 
1 0 0 1 1 1 1 1 0 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 0 1 0 
0 1 0 0 1 0 1 1 0 0 
0 1 0 0 1 1 0 0 1 0 
0 1 0 1 0 0 0 0 0 0 
0 1 0 1 0 1 0 1 0 0 
0 1 0 1 1 0 1 0 0 0 
0 1 0 1 1 1 1 1 0 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 1 0 
1 1 0 0 1 0 0 0 1 0 
1 1 0 0 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 0 1 
1 1 0 1 0 1 0 1 0 1 
1 1 0 1 1 0 1 0 0 1 
1 1 0 1 1 1 1 1 0 1 
.end

.model jand_clk_b_a
.inputs clk b a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 clk b a -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 0 
0 0 0 0 1 0 0 1 0 0 
0 0 0 0 1 1 1 1 0 0 
0 0 0 1 0 0 0 0 0 0 
0 0 0 1 0 1 1 0 0 0 
0 0 0 1 1 0 0 1 0 0 
0 0 0 1 1 1 1 1 0 0 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 0 0 1 0 
1 0 0 0 1 0 1 1 0 0 
1 0 0 0 1 1 0 0 1 0 
1 0 0 1 0 0 0 0 0 0 
1 0 0 1 0 1 1 0 0 0 
1 0 0 1 1 0 0 1 0 0 
1 0 0 1 1 1 1 1 0 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 1 1 0 0 
0 1 0 0 1 0 0 0 1 0 
0 1 0 0 1 1 0 0 1 0 
0 1 0 1 0 0 0 0 0 0 
0 1 0 1 0 1 1 0 0 0 
0 1 0 1 1 0 0 1 0 0 
0 1 0 1 1 1 1 1 0 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 1 0 
1 1 0 0 1 0 0 0 1 0 
1 1 0 0 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 0 1 
1 1 0 1 0 1 1 0 0 1 
1 1 0 1 1 0 0 1 0 1 
1 1 0 1 1 1 1 1 0 1 
.end

.model jande_a_b_clk
.inputs a b clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 a b clk -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 0 
0 0 0 0 1 0 0 1 0 0 
0 0 0 0 1 1 0 0 0 0 
0 0 0 1 0 0 1 0 0 0 
0 0 0 1 0 1 0 0 0 0 
0 0 0 1 1 0 1 1 0 0 
0 0 0 1 1 1 0 0 0 1 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 0 0 0 0 
1 0 0 0 1 0 1 1 0 0 
1 0 0 0 1 1 0 0 0 1 
1 0 0 1 0 0 1 0 0 0 
1 0 0 1 0 1 0 0 0 0 
1 0 0 1 1 0 1 1 0 0 
1 0 0 1 1 1 0 0 0 1 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 0 0 0 
0 1 0 0 1 0 0 1 0 0 
0 1 0 0 1 1 0 0 0 0 
0 1 0 1 0 0 1 1 0 0 
0 1 0 1 0 1 0 0 0 1 
0 1 0 1 1 0 1 1 0 0 
0 1 0 1 1 1 0 0 0 1 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 0 1 
1 1 0 0 1 0 1 1 0 0 
1 1 0 0 1 1 0 0 0 1 
1 1 0 1 0 0 1 1 0 0 
1 1 0 1 0 1 0 0 0 1 
1 1 0 1 1 0 1 1 0 0 
1 1 0 1 1 1 0 0 0 1 
.end

.model jande_a_clk_b
.inputs a clk b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 a clk b -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 1 0 0 
0 0 0 0 1 0 0 0 0 0 
0 0 0 0 1 1 0 1 0 0 
0 0 0 1 0 0 1 0 0 0 
0 0 0 1 0 1 1 1 0 0 
0 0 0 1 1 0 0 0 0 0 
0 0 0 1 1 1 0 1 0 0 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 1 1 0 0 
1 0 0 0 1 0 0 0 0 0 
1 0 0 0 1 1 0 1 0 0 
1 0 0 1 0 0 1 0 0 0 
1 0 0 1 0 1 1 1 0 0 
1 0 0 1 1 0 0 0 0 0 
1 0 0 1 1 1 0 1 0 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 1 0 0 
0 1 0 0 1 0 0 0 0 0 
0 1 0 0 1 1 0 1 0 0 
0 1 0 1 0 0 1 1 0 0 
0 1 0 1 0 1 1 1 0 0 
0 1 0 1 1 0 0 0 0 1 
0 1 0 1 1 1 0 1 0 1 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 1 1 0 0 
1 1 0 0 1 0 0 0 0 1 
1 1 0 0 1 1 0 1 0 1 
1 1 0 1 0 0 1 1 0 0 
1 1 0 1 0 1 1 1 0 0 
1 1 0 1 1 0 0 0 0 1 
1 1 0 1 1 1 0 1 0 1 
.end

.model jande_b_a_clk
.inputs b a clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 b a clk -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 0 
0 0 0 0 1 0 1 0 0 0 
0 0 0 0 1 1 0 0 0 0 
0 0 0 1 0 0 0 1 0 0 
0 0 0 1 0 1 0 0 0 0 
0 0 0 1 1 0 1 1 0 0 
0 0 0 1 1 1 0 0 0 1 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 0 0 0 0 
1 0 0 0 1 0 1 0 0 0 
1 0 0 0 1 1 0 0 0 0 
1 0 0 1 0 0 1 1 0 0 
1 0 0 1 0 1 0 0 0 1 
1 0 0 1 1 0 1 1 0 0 
1 0 0 1 1 1 0 0 0 1 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 0 0 0 
0 1 0 0 1 0 1 1 0 0 
0 1 0 0 1 1 0 0 0 1 
0 1 0 1 0 0 0 1 0 0 
0 1 0 1 0 1 0 0 0 0 
0 1 0 1 1 0 1 1 0 0 
0 1 0 1 1 1 0 0 0 1 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 0 1 
1 1 0 0 1 0 1 1 0 0 
1 1 0 0 1 1 0 0 0 1 
1 1 0 1 0 0 1 1 0 0 
1 1 0 1 0 1 0 0 0 1 
1 1 0 1 1 0 1 1 0 0 
1 1 0 1 1 1 0 0 0 1 
.end

.model jande_b_clk_a
.inputs b clk a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 b clk a -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 0 
0 0 0 0 1 0 0 0 0 0 
0 0 0 0 1 1 1 0 0 0 
0 0 0 1 0 0 0 1 0 0 
0 0 0 1 0 1 1 1 0 0 
0 0 0 1 1 0 0 0 0 0 
0 0 0 1 1 1 1 0 0 0 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 1 0 0 0 
1 0 0 0 1 0 0 0 0 0 
1 0 0 0 1 1 1 0 0 0 
1 0 0 1 0 0 1 1 0 0 
1 0 0 1 0 1 1 1 0 0 
1 0 0 1 1 0 0 0 0 1 
1 0 0 1 1 1 1 0 0 1 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 1 1 0 0 
0 1 0 0 1 0 0 0 0 0 
0 1 0 0 1 1 1 0 0 0 
0 1 0 1 0 0 0 1 0 0 
0 1 0 1 0 1 1 1 0 0 
0 1 0 1 1 0 0 0 0 0 
0 1 0 1 1 1 1 0 0 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 1 1 0 0 
1 1 0 0 1 0 0 0 0 1 
1 1 0 0 1 1 1 0 0 1 
1 1 0 1 0 0 1 1 0 0 
1 1 0 1 0 1 1 1 0 0 
1 1 0 1 1 0 0 0 0 1 
1 1 0 1 1 1 1 0 0 1 
.end

.model jande_clk_a_b
.inputs clk a b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 clk a b -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 1 0 0 
0 0 0 0 1 0 1 0 0 0 
0 0 0 0 1 1 1 1 0 0 
0 0 0 1 0 0 0 0 0 0 
0 0 0 1 0 1 0 1 0 0 
0 0 0 1 1 0 1 0 0 0 
0 0 0 1 1 1 1 1 0 0 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 1 1 0 0 
1 0 0 0 1 0 1 0 0 0 
1 0 0 0 1 1 1 1 0 0 
1 0 0 1 0 0 0 0 0 0 
1 0 0 1 0 1 0 1 0 0 
1 0 0 1 1 0 1 0 0 0 
1 0 0 1 1 1 1 1 0 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 1 0 0 
0 1 0 0 1 0 1 1 0 0 
0 1 0 0 1 1 1 1 0 0 
0 1 0 1 0 0 0 0 0 0 
0 1 0 1 0 1 0 1 0 0 
0 1 0 1 1 0 1 0 0 0 
0 1 0 1 1 1 1 1 0 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 1 1 0 0 
1 1 0 0 1 0 1 1 0 0 
1 1 0 0 1 1 1 1 0 0 
1 1 0 1 0 0 0 0 0 1 
1 1 0 1 0 1 0 1 0 1 
1 1 0 1 1 0 1 0 0 1 
1 1 0 1 1 1 1 1 0 1 
.end

.model jande_clk_b_a
.inputs clk b a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 clk b a -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 0 
0 0 0 0 1 0 0 1 0 0 
0 0 0 0 1 1 1 1 0 0 
0 0 0 1 0 0 0 0 0 0 
0 0 0 1 0 1 1 0 0 0 
0 0 0 1 1 0 0 1 0 0 
0 0 0 1 1 1 1 1 0 0 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 1 0 0 0 
1 0 0 0 1 0 1 1 0 0 
1 0 0 0 1 1 1 1 0 0 
1 0 0 1 0 0 0 0 0 0 
1 0 0 1 0 1 1 0 0 0 
1 0 0 1 1 0 0 1 0 0 
1 0 0 1 1 1 1 1 0 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 1 1 0 0 
0 1 0 0 1 0 0 1 0 0 
0 1 0 0 1 1 1 1 0 0 
0 1 0 1 0 0 0 0 0 0 
0 1 0 1 0 1 1 0 0 0 
0 1 0 1 1 0 0 1 0 0 
0 1 0 1 1 1 1 1 0 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 1 1 0 0 
1 1 0 0 1 0 1 1 0 0 
1 1 0 0 1 1 1 1 0 0 
1 1 0 1 0 0 0 0 0 1 
1 1 0 1 0 1 1 0 0 1 
1 1 0 1 1 0 0 1 0 1 
1 1 0 1 1 1 1 1 0 1 
.end

.model jandf_a_b_clk
.inputs a b clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 a b clk -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 0 
0 0 0 0 1 0 0 1 0 1 
0 0 0 0 1 1 0 0 0 1 
0 0 0 1 0 0 1 0 0 0 
0 0 0 1 0 1 0 0 0 0 
0 0 0 1 1 0 1 1 0 1 
0 0 0 1 1 1 0 1 0 1 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 0 0 0 0 
1 0 0 0 1 0 1 1 0 1 
1 0 0 0 1 1 0 1 0 1 
1 0 0 1 0 0 0 0 1 0 
1 0 0 1 0 1 0 0 1 0 
1 0 0 1 1 0 0 0 1 0 
1 0 0 1 1 1 0 0 1 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 0 0 0 
0 1 0 0 1 0 0 0 1 0 
0 1 0 0 1 1 0 0 1 0 
0 1 0 1 0 0 1 1 0 0 
0 1 0 1 0 1 0 1 0 1 
0 1 0 1 1 0 0 0 1 0 
0 1 0 1 1 1 0 0 1 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 1 0 1 
1 1 0 0 1 0 0 0 1 0 
1 1 0 0 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 1 0 
1 1 0 1 0 1 0 0 1 0 
1 1 0 1 1 0 0 0 1 0 
1 1 0 1 1 1 0 0 1 0 
.end

.model jandf_a_clk_b
.inputs a clk b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 a clk b -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 1 0 1 
0 0 0 0 1 0 0 0 0 0 
0 0 0 0 1 1 0 1 0 1 
0 0 0 1 0 0 1 0 0 0 
0 0 0 1 0 1 1 1 0 1 
0 0 0 1 1 0 0 0 0 0 
0 0 0 1 1 1 0 1 0 1 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 1 1 0 1 
1 0 0 0 1 0 0 0 0 0 
1 0 0 0 1 1 0 1 0 1 
1 0 0 1 0 0 0 0 1 0 
1 0 0 1 0 1 0 0 1 0 
1 0 0 1 1 0 0 0 1 0 
1 0 0 1 1 1 0 0 1 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 0 1 0 
0 1 0 0 1 0 0 0 0 0 
0 1 0 0 1 1 0 1 0 1 
0 1 0 1 0 0 1 1 0 0 
0 1 0 1 0 1 0 0 1 0 
0 1 0 1 1 0 0 1 0 1 
0 1 0 1 1 1 0 0 1 1 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 1 0 
1 1 0 0 1 0 0 1 0 1 
1 1 0 0 1 1 0 0 1 1 
1 1 0 1 0 0 0 0 1 0 
1 1 0 1 0 1 0 0 1 0 
1 1 0 1 1 0 0 0 1 0 
1 1 0 1 1 1 0 0 1 0 
.end

.model jandf_b_a_clk
.inputs b a clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 b a clk -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 0 
0 0 0 0 1 0 1 0 0 0 
0 0 0 0 1 1 0 0 0 0 
0 0 0 1 0 0 0 1 0 1 
0 0 0 1 0 1 0 0 0 1 
0 0 0 1 1 0 1 1 0 1 
0 0 0 1 1 1 0 1 0 1 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 0 0 0 0 
1 0 0 0 1 0 0 0 1 0 
1 0 0 0 1 1 0 0 1 0 
1 0 0 1 0 0 1 1 0 1 
1 0 0 1 0 1 0 1 0 1 
1 0 0 1 1 0 0 0 1 1 
1 0 0 1 1 1 0 0 1 1 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 0 0 0 
0 1 0 0 1 0 1 1 0 0 
0 1 0 0 1 1 0 1 0 1 
0 1 0 1 0 0 0 0 1 0 
0 1 0 1 0 1 0 0 1 0 
0 1 0 1 1 0 0 0 1 0 
0 1 0 1 1 1 0 0 1 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 1 0 1 
1 1 0 0 1 0 0 0 1 0 
1 1 0 0 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 1 0 
1 1 0 1 0 1 0 0 1 0 
1 1 0 1 1 0 0 0 1 0 
1 1 0 1 1 1 0 0 1 0 
.end

.model jandf_b_clk_a
.inputs b clk a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 b clk a -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 0 
0 0 0 0 1 0 0 0 0 0 
0 0 0 0 1 1 1 0 0 0 
0 0 0 1 0 0 0 1 0 1 
0 0 0 1 0 1 1 1 0 1 
0 0 0 1 1 0 0 0 0 1 
0 0 0 1 1 1 1 0 0 1 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 0 0 1 0 
1 0 0 0 1 0 0 0 0 0 
1 0 0 0 1 1 1 0 0 0 
1 0 0 1 0 0 1 1 0 1 
1 0 0 1 0 1 0 0 1 1 
1 0 0 1 1 0 0 1 0 1 
1 0 0 1 1 1 1 1 0 1 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 1 1 0 0 
0 1 0 0 1 0 0 0 0 0 
0 1 0 0 1 1 1 0 0 0 
0 1 0 1 0 0 0 0 1 0 
0 1 0 1 0 1 0 0 1 0 
0 1 0 1 1 0 0 0 1 0 
0 1 0 1 1 1 0 0 1 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 1 0 
1 1 0 0 1 0 0 1 0 1 
1 1 0 0 1 1 1 1 0 1 
1 1 0 1 0 0 0 0 1 0 
1 1 0 1 0 1 0 0 1 0 
1 1 0 1 1 0 0 0 1 0 
1 1 0 1 1 1 0 0 1 0 
.end

.model jandf_clk_a_b
.inputs clk a b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 clk a b -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 1 0 1 
0 0 0 0 1 0 1 0 0 0 
0 0 0 0 1 1 1 1 0 1 
0 0 0 1 0 0 0 0 0 0 
0 0 0 1 0 1 0 1 0 1 
0 0 0 1 1 0 1 0 0 0 
0 0 0 1 1 1 1 1 0 1 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 1 1 0 1 
1 0 0 0 1 0 0 0 1 0 
1 0 0 0 1 1 0 0 1 0 
1 0 0 1 0 0 0 0 0 0 
1 0 0 1 0 1 0 1 0 1 
1 0 0 1 1 0 1 0 0 0 
1 0 0 1 1 1 1 1 0 1 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 0 1 0 
0 1 0 0 1 0 1 1 0 0 
0 1 0 0 1 1 0 0 1 0 
0 1 0 1 0 0 0 0 0 0 
0 1 0 1 0 1 0 1 0 1 
0 1 0 1 1 0 1 0 0 0 
0 1 0 1 1 1 1 1 0 1 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 1 0 
1 1 0 0 1 0 0 0 1 0 
1 1 0 0 1 1 0 0 1 0 
1 1 0 1 0 0 0 1 0 1 
1 1 0 1 0 1 0 0 1 1 
1 1 0 1 1 0 1 1 0 1 
1 1 0 1 1 1 0 0 1 1 
.end

.model jandf_clk_b_a
.inputs clk b a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 clk b a -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 0 
0 0 0 0 1 0 0 1 0 1 
0 0 0 0 1 1 1 1 0 1 
0 0 0 1 0 0 0 0 0 0 
0 0 0 1 0 1 1 0 0 0 
0 0 0 1 1 0 0 1 0 1 
0 0 0 1 1 1 1 1 0 1 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 0 0 1 0 
1 0 0 0 1 0 1 1 0 1 
1 0 0 0 1 1 0 0 1 1 
1 0 0 1 0 0 0 0 0 0 
1 0 0 1 0 1 1 0 0 0 
1 0 0 1 1 0 0 1 0 1 
1 0 0 1 1 1 1 1 0 1 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 1 1 0 0 
0 1 0 0 1 0 0 0 1 0 
0 1 0 0 1 1 0 0 1 0 
0 1 0 1 0 0 0 0 0 0 
0 1 0 1 0 1 1 0 0 0 
0 1 0 1 1 0 0 1 0 1 
0 1 0 1 1 1 1 1 0 1 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 1 0 
1 1 0 0 1 0 0 0 1 0 
1 1 0 0 1 1 0 0 1 0 
1 1 0 1 0 0 0 1 0 1 
1 1 0 1 0 1 1 1 0 1 
1 1 0 1 1 0 0 0 1 1 
1 1 0 1 1 1 0 0 1 1 
.end

.model jnand_a_b_clk
.inputs a b clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 a b clk -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 1 
0 0 0 0 1 0 0 1 0 0 
0 0 0 0 1 1 0 0 0 1 
0 0 0 1 0 0 1 0 0 0 
0 0 0 1 0 1 0 0 0 1 
0 0 0 1 1 0 1 1 0 0 
0 0 0 1 1 1 0 0 0 0 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 0 0 0 1 
1 0 0 0 1 0 1 1 0 0 
1 0 0 0 1 1 0 0 0 0 
1 0 0 1 0 0 0 0 1 0 
1 0 0 1 0 1 0 0 1 0 
1 0 0 1 1 0 0 0 1 0 
1 0 0 1 1 1 0 0 1 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 0 0 1 
0 1 0 0 1 0 0 0 1 0 
0 1 0 0 1 1 0 0 1 0 
0 1 0 1 0 0 1 1 0 0 
0 1 0 1 0 1 0 0 0 0 
0 1 0 1 1 0 0 0 1 0 
0 1 0 1 1 1 0 0 1 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 0 0 
1 1 0 0 1 0 0 0 1 0 
1 1 0 0 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 1 0 
1 1 0 1 0 1 0 0 1 0 
1 1 0 1 1 0 0 0 1 0 
1 1 0 1 1 1 0 0 1 0 
.end

.model jnand_a_clk_b
.inputs a clk b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 a clk b -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 1 0 0 
0 0 0 0 1 0 0 0 0 1 
0 0 0 0 1 1 0 1 0 1 
0 0 0 1 0 0 1 0 0 0 
0 0 0 1 0 1 1 1 0 0 
0 0 0 1 1 0 0 0 0 1 
0 0 0 1 1 1 0 1 0 1 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 1 1 0 0 
1 0 0 0 1 0 0 0 0 1 
1 0 0 0 1 1 0 1 0 1 
1 0 0 1 0 0 0 0 1 0 
1 0 0 1 0 1 0 0 1 0 
1 0 0 1 1 0 0 0 1 0 
1 0 0 1 1 1 0 0 1 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 0 1 0 
0 1 0 0 1 0 0 0 0 1 
0 1 0 0 1 1 0 1 0 1 
0 1 0 1 0 0 1 1 0 0 
0 1 0 1 0 1 0 0 1 0 
0 1 0 1 1 0 0 0 0 0 
0 1 0 1 1 1 0 1 0 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 1 0 
1 1 0 0 1 0 0 0 0 0 
1 1 0 0 1 1 0 1 0 0 
1 1 0 1 0 0 0 0 1 0 
1 1 0 1 0 1 0 0 1 0 
1 1 0 1 1 0 0 0 1 0 
1 1 0 1 1 1 0 0 1 0 
.end

.model jnand_b_a_clk
.inputs b a clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 b a clk -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 1 
0 0 0 0 1 0 1 0 0 0 
0 0 0 0 1 1 0 0 0 1 
0 0 0 1 0 0 0 1 0 0 
0 0 0 1 0 1 0 0 0 1 
0 0 0 1 1 0 1 1 0 0 
0 0 0 1 1 1 0 0 0 0 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 0 0 0 1 
1 0 0 0 1 0 0 0 1 0 
1 0 0 0 1 1 0 0 1 0 
1 0 0 1 0 0 1 1 0 0 
1 0 0 1 0 1 0 0 0 0 
1 0 0 1 1 0 0 0 1 0 
1 0 0 1 1 1 0 0 1 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 0 0 1 
0 1 0 0 1 0 1 1 0 0 
0 1 0 0 1 1 0 0 0 0 
0 1 0 1 0 0 0 0 1 0 
0 1 0 1 0 1 0 0 1 0 
0 1 0 1 1 0 0 0 1 0 
0 1 0 1 1 1 0 0 1 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 0 0 
1 1 0 0 1 0 0 0 1 0 
1 1 0 0 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 1 0 
1 1 0 1 0 1 0 0 1 0 
1 1 0 1 1 0 0 0 1 0 
1 1 0 1 1 1 0 0 1 0 
.end

.model jnand_b_clk_a
.inputs b clk a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 b clk a -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 0 
0 0 0 0 1 0 0 0 0 1 
0 0 0 0 1 1 1 0 0 1 
0 0 0 1 0 0 0 1 0 0 
0 0 0 1 0 1 1 1 0 0 
0 0 0 1 1 0 0 0 0 1 
0 0 0 1 1 1 1 0 0 1 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 0 0 1 0 
1 0 0 0 1 0 0 0 0 1 
1 0 0 0 1 1 1 0 0 1 
1 0 0 1 0 0 1 1 0 0 
1 0 0 1 0 1 0 0 1 0 
1 0 0 1 1 0 0 0 0 0 
1 0 0 1 1 1 1 0 0 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 1 1 0 0 
0 1 0 0 1 0 0 0 0 1 
0 1 0 0 1 1 1 0 0 1 
0 1 0 1 0 0 0 0 1 0 
0 1 0 1 0 1 0 0 1 0 
0 1 0 1 1 0 0 0 1 0 
0 1 0 1 1 1 0 0 1 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 1 0 
1 1 0 0 1 0 0 0 0 0 
1 1 0 0 1 1 1 0 0 0 
1 1 0 1 0 0 0 0 1 0 
1 1 0 1 0 1 0 0 1 0 
1 1 0 1 1 0 0 0 1 0 
1 1 0 1 1 1 0 0 1 0 
.end

.model jnand_clk_a_b
.inputs clk a b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 clk a b -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 1 0 0 
0 0 0 0 1 0 1 0 0 0 
0 0 0 0 1 1 1 1 0 0 
0 0 0 1 0 0 0 0 0 1 
0 0 0 1 0 1 0 1 0 1 
0 0 0 1 1 0 1 0 0 1 
0 0 0 1 1 1 1 1 0 1 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 1 1 0 0 
1 0 0 0 1 0 0 0 1 0 
1 0 0 0 1 1 0 0 1 0 
1 0 0 1 0 0 0 0 0 1 
1 0 0 1 0 1 0 1 0 1 
1 0 0 1 1 0 1 0 0 1 
1 0 0 1 1 1 1 1 0 1 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 0 1 0 
0 1 0 0 1 0 1 1 0 0 
0 1 0 0 1 1 0 0 1 0 
0 1 0 1 0 0 0 0 0 1 
0 1 0 1 0 1 0 1 0 1 
0 1 0 1 1 0 1 0 0 1 
0 1 0 1 1 1 1 1 0 1 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 1 0 
1 1 0 0 1 0 0 0 1 0 
1 1 0 0 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 0 0 
1 1 0 1 0 1 0 1 0 0 
1 1 0 1 1 0 1 0 0 0 
1 1 0 1 1 1 1 1 0 0 
.end

.model jnand_clk_b_a
.inputs clk b a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 clk b a -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 0 
0 0 0 0 1 0 0 1 0 0 
0 0 0 0 1 1 1 1 0 0 
0 0 0 1 0 0 0 0 0 1 
0 0 0 1 0 1 1 0 0 1 
0 0 0 1 1 0 0 1 0 1 
0 0 0 1 1 1 1 1 0 1 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 0 0 1 0 
1 0 0 0 1 0 1 1 0 0 
1 0 0 0 1 1 0 0 1 0 
1 0 0 1 0 0 0 0 0 1 
1 0 0 1 0 1 1 0 0 1 
1 0 0 1 1 0 0 1 0 1 
1 0 0 1 1 1 1 1 0 1 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 1 1 0 0 
0 1 0 0 1 0 0 0 1 0 
0 1 0 0 1 1 0 0 1 0 
0 1 0 1 0 0 0 0 0 1 
0 1 0 1 0 1 1 0 0 1 
0 1 0 1 1 0 0 1 0 1 
0 1 0 1 1 1 1 1 0 1 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 1 0 
1 1 0 0 1 0 0 0 1 0 
1 1 0 0 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 0 0 
1 1 0 1 0 1 1 0 0 0 
1 1 0 1 1 0 0 1 0 0 
1 1 0 1 1 1 1 1 0 0 
.end

.model jnor_a_b_clk
.inputs a b clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 a b clk -> si0 si1 c 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 1 
0 0 0 1 0 1 0 0 
0 0 0 1 1 0 0 0 
0 0 1 0 0 1 0 0 
0 0 1 0 1 0 0 0 
0 0 1 1 0 1 0 0 
0 0 1 1 1 0 0 0 
1 0 0 0 0 1 0 0 
1 0 0 0 1 0 0 0 
1 0 0 1 0 1 0 0 
1 0 0 1 1 0 0 0 
1 0 1 0 0 1 0 0 
1 0 1 0 1 0 0 0 
1 0 1 1 0 1 0 0 
1 0 1 1 1 0 0 0 
.end

.model jnor_a_clk_b
.inputs a clk b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 a clk b -> si0 si1 c 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 
0 0 0 1 0 0 0 1 
0 0 0 1 1 1 0 1 
0 0 1 0 0 1 0 0 
0 0 1 0 1 1 0 0 
0 0 1 1 0 0 0 0 
0 0 1 1 1 1 0 0 
1 0 0 0 0 1 0 0 
1 0 0 0 1 1 0 0 
1 0 0 1 0 0 0 0 
1 0 0 1 1 1 0 0 
1 0 1 0 0 1 0 0 
1 0 1 0 1 1 0 0 
1 0 1 1 0 0 0 0 
1 0 1 1 1 1 0 0 
.end

.model jnor_b_a_clk
.inputs b a clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 b a clk -> si0 si1 c 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 1 
0 0 0 1 0 1 0 0 
0 0 0 1 1 0 0 0 
0 0 1 0 0 1 0 0 
0 0 1 0 1 0 0 0 
0 0 1 1 0 1 0 0 
0 0 1 1 1 0 0 0 
1 0 0 0 0 1 0 0 
1 0 0 0 1 0 0 0 
1 0 0 1 0 1 0 0 
1 0 0 1 1 0 0 0 
1 0 1 0 0 1 0 0 
1 0 1 0 1 0 0 0 
1 0 1 1 0 1 0 0 
1 0 1 1 1 0 0 0 
.end

.model jnor_b_clk_a
.inputs b clk a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 b clk a -> si0 si1 c 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 
0 0 0 1 0 0 0 1 
0 0 0 1 1 1 0 1 
0 0 1 0 0 1 0 0 
0 0 1 0 1 1 0 0 
0 0 1 1 0 0 0 0 
0 0 1 1 1 1 0 0 
1 0 0 0 0 1 0 0 
1 0 0 0 1 1 0 0 
1 0 0 1 0 0 0 0 
1 0 0 1 1 1 0 0 
1 0 1 0 0 1 0 0 
1 0 1 0 1 1 0 0 
1 0 1 1 0 0 0 0 
1 0 1 1 1 1 0 0 
.end

.model jnor_clk_a_b
.inputs clk a b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clk a b -> si0 si1 c 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 
0 0 0 1 0 1 0 0 
0 0 0 1 1 1 0 0 
0 0 1 0 0 0 0 1 
0 0 1 0 1 1 0 1 
0 0 1 1 0 1 0 1 
0 0 1 1 1 1 0 1 
1 0 0 0 0 1 0 0 
1 0 0 0 1 1 0 0 
1 0 0 1 0 1 0 0 
1 0 0 1 1 1 0 0 
1 0 1 0 0 0 0 0 
1 0 1 0 1 1 0 0 
1 0 1 1 0 1 0 0 
1 0 1 1 1 1 0 0 
.end

.model jnor_clk_b_a
.inputs clk b a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clk b a -> si0 si1 c 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 
0 0 0 1 0 1 0 0 
0 0 0 1 1 1 0 0 
0 0 1 0 0 0 0 1 
0 0 1 0 1 1 0 1 
0 0 1 1 0 1 0 1 
0 0 1 1 1 1 0 1 
1 0 0 0 0 1 0 0 
1 0 0 0 1 1 0 0 
1 0 0 1 0 1 0 0 
1 0 0 1 1 1 0 0 
1 0 1 0 0 0 0 0 
1 0 1 0 1 1 0 0 
1 0 1 1 0 1 0 0 
1 0 1 1 1 1 0 0 
.end

.model jnot_a_clk
.inputs a clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 a clk -> si0 si1 c 
.default 0 1 0 
0 0 0 0 0 0 0 
0 0 0 1 0 0 1 
0 0 1 0 1 0 0 
0 0 1 1 0 0 0 
1 0 0 0 1 0 0 
1 0 0 1 0 0 0 
1 0 1 0 0 1 0 
1 0 1 1 0 1 0 
.end

.model jnot_clk_a
.inputs clk a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clk a -> si0 si1 c 
.default 0 1 0 
0 0 0 0 0 0 0 
0 0 0 1 1 0 0 
0 0 1 0 0 0 1 
0 0 1 1 1 0 1 
1 0 0 0 1 0 0 
1 0 0 1 0 1 0 
1 0 1 0 0 0 0 
1 0 1 1 1 0 0 
.end

.model jnote_a_clk
.inputs a clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 a clk -> si0 si1 c 
.default 0 1 0 
0 0 0 0 0 0 0 
0 0 0 1 0 0 1 
0 0 1 0 1 0 0 
0 0 1 1 0 0 0 
1 0 0 0 1 0 0 
1 0 0 1 0 0 0 
1 0 1 0 1 0 0 
1 0 1 1 0 0 0 
.end

.model jnote_clk_a
.inputs clk a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clk a -> si0 si1 c 
.default 0 1 0 
0 0 0 0 0 0 0 
0 0 0 1 1 0 0 
0 0 1 0 0 0 1 
0 0 1 1 1 0 1 
1 0 0 0 1 0 0 
1 0 0 1 1 0 0 
1 0 1 0 0 0 0 
1 0 1 1 1 0 0 
.end

.model jor_a_b_clk
.inputs a b clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 a b clk -> si0 si1 c 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 
0 0 0 1 0 1 0 0 
0 0 0 1 1 0 0 1 
0 0 1 0 0 1 0 0 
0 0 1 0 1 0 0 1 
0 0 1 1 0 1 0 0 
0 0 1 1 1 0 0 1 
1 0 0 0 0 1 0 0 
1 0 0 0 1 0 0 1 
1 0 0 1 0 1 0 0 
1 0 0 1 1 0 0 1 
1 0 1 0 0 1 0 0 
1 0 1 0 1 0 0 1 
1 0 1 1 0 1 0 0 
1 0 1 1 1 0 0 1 
.end

.model jor_a_clk_b
.inputs a clk b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 a clk b -> si0 si1 c 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 
0 0 0 1 0 0 0 0 
0 0 0 1 1 1 0 0 
0 0 1 0 0 1 0 0 
0 0 1 0 1 1 0 0 
0 0 1 1 0 0 0 1 
0 0 1 1 1 1 0 1 
1 0 0 0 0 1 0 0 
1 0 0 0 1 1 0 0 
1 0 0 1 0 0 0 1 
1 0 0 1 1 1 0 1 
1 0 1 0 0 1 0 0 
1 0 1 0 1 1 0 0 
1 0 1 1 0 0 0 1 
1 0 1 1 1 1 0 1 
.end

.model jor_b_a_clk
.inputs b a clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 b a clk -> si0 si1 c 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 
0 0 0 1 0 1 0 0 
0 0 0 1 1 0 0 1 
0 0 1 0 0 1 0 0 
0 0 1 0 1 0 0 1 
0 0 1 1 0 1 0 0 
0 0 1 1 1 0 0 1 
1 0 0 0 0 1 0 0 
1 0 0 0 1 0 0 1 
1 0 0 1 0 1 0 0 
1 0 0 1 1 0 0 1 
1 0 1 0 0 1 0 0 
1 0 1 0 1 0 0 1 
1 0 1 1 0 1 0 0 
1 0 1 1 1 0 0 1 
.end

.model jor_b_clk_a
.inputs b clk a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 b clk a -> si0 si1 c 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 
0 0 0 1 0 0 0 0 
0 0 0 1 1 1 0 0 
0 0 1 0 0 1 0 0 
0 0 1 0 1 1 0 0 
0 0 1 1 0 0 0 1 
0 0 1 1 1 1 0 1 
1 0 0 0 0 1 0 0 
1 0 0 0 1 1 0 0 
1 0 0 1 0 0 0 1 
1 0 0 1 1 1 0 1 
1 0 1 0 0 1 0 0 
1 0 1 0 1 1 0 0 
1 0 1 1 0 0 0 1 
1 0 1 1 1 1 0 1 
.end

.model jor_clk_a_b
.inputs clk a b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clk a b -> si0 si1 c 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 
0 0 0 1 0 1 0 0 
0 0 0 1 1 1 0 0 
0 0 1 0 0 0 0 0 
0 0 1 0 1 1 0 0 
0 0 1 1 0 1 0 0 
0 0 1 1 1 1 0 0 
1 0 0 0 0 1 0 0 
1 0 0 0 1 1 0 0 
1 0 0 1 0 1 0 0 
1 0 0 1 1 1 0 0 
1 0 1 0 0 0 0 1 
1 0 1 0 1 1 0 1 
1 0 1 1 0 1 0 1 
1 0 1 1 1 1 0 1 
.end

.model jor_clk_b_a
.inputs clk b a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clk b a -> si0 si1 c 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 
0 0 0 1 0 1 0 0 
0 0 0 1 1 1 0 0 
0 0 1 0 0 0 0 0 
0 0 1 0 1 1 0 0 
0 0 1 1 0 1 0 0 
0 0 1 1 1 1 0 0 
1 0 0 0 0 1 0 0 
1 0 0 0 1 1 0 0 
1 0 0 1 0 1 0 0 
1 0 0 1 1 1 0 0 
1 0 1 0 0 0 0 1 
1 0 1 0 1 1 0 1 
1 0 1 1 0 1 0 1 
1 0 1 1 1 1 0 1 
.end

.model jxor_a_b_clk
.inputs a b clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 a b clk -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 0 
0 0 0 0 1 0 0 1 0 0 
0 0 0 0 1 1 0 0 0 1 
0 0 0 1 0 0 1 0 0 0 
0 0 0 1 0 1 0 0 0 1 
0 0 0 1 1 0 1 1 0 0 
0 0 0 1 1 1 0 0 0 0 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 0 0 0 1 
1 0 0 0 1 0 1 1 0 0 
1 0 0 0 1 1 0 0 0 0 
1 0 0 1 0 0 0 0 1 0 
1 0 0 1 0 1 0 0 1 0 
1 0 0 1 1 0 0 0 1 0 
1 0 0 1 1 1 0 0 1 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 0 0 1 
0 1 0 0 1 0 0 0 1 0 
0 1 0 0 1 1 0 0 1 0 
0 1 0 1 0 0 1 1 0 0 
0 1 0 1 0 1 0 0 0 0 
0 1 0 1 1 0 0 0 1 0 
0 1 0 1 1 1 0 0 1 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 0 0 
1 1 0 0 1 0 0 0 1 0 
1 1 0 0 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 1 0 
1 1 0 1 0 1 0 0 1 0 
1 1 0 1 1 0 0 0 1 0 
1 1 0 1 1 1 0 0 1 0 
.end

.model jxor_a_clk_b
.inputs a clk b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 a clk b -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 1 0 0 
0 0 0 0 1 0 0 0 0 0 
0 0 0 0 1 1 0 1 0 0 
0 0 0 1 0 0 1 0 0 0 
0 0 0 1 0 1 1 1 0 0 
0 0 0 1 1 0 0 0 0 1 
0 0 0 1 1 1 0 1 0 1 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 1 1 0 0 
1 0 0 0 1 0 0 0 0 1 
1 0 0 0 1 1 0 1 0 1 
1 0 0 1 0 0 0 0 1 0 
1 0 0 1 0 1 0 0 1 0 
1 0 0 1 1 0 0 0 1 0 
1 0 0 1 1 1 0 0 1 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 0 1 0 
0 1 0 0 1 0 0 0 0 1 
0 1 0 0 1 1 0 1 0 1 
0 1 0 1 0 0 1 1 0 0 
0 1 0 1 0 1 0 0 1 0 
0 1 0 1 1 0 0 0 0 0 
0 1 0 1 1 1 0 1 0 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 1 0 
1 1 0 0 1 0 0 0 0 0 
1 1 0 0 1 1 0 1 0 0 
1 1 0 1 0 0 0 0 1 0 
1 1 0 1 0 1 0 0 1 0 
1 1 0 1 1 0 0 0 1 0 
1 1 0 1 1 1 0 0 1 0 
.end

.model jxor_b_a_clk
.inputs b a clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 b a clk -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 0 
0 0 0 0 1 0 1 0 0 0 
0 0 0 0 1 1 0 0 0 1 
0 0 0 1 0 0 0 1 0 0 
0 0 0 1 0 1 0 0 0 1 
0 0 0 1 1 0 1 1 0 0 
0 0 0 1 1 1 0 0 0 0 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 0 0 0 1 
1 0 0 0 1 0 0 0 1 0 
1 0 0 0 1 1 0 0 1 0 
1 0 0 1 0 0 1 1 0 0 
1 0 0 1 0 1 0 0 0 0 
1 0 0 1 1 0 0 0 1 0 
1 0 0 1 1 1 0 0 1 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 0 0 1 
0 1 0 0 1 0 1 1 0 0 
0 1 0 0 1 1 0 0 0 0 
0 1 0 1 0 0 0 0 1 0 
0 1 0 1 0 1 0 0 1 0 
0 1 0 1 1 0 0 0 1 0 
0 1 0 1 1 1 0 0 1 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 0 0 
1 1 0 0 1 0 0 0 1 0 
1 1 0 0 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 1 0 
1 1 0 1 0 1 0 0 1 0 
1 1 0 1 1 0 0 0 1 0 
1 1 0 1 1 1 0 0 1 0 
.end

.model jxor_b_clk_a
.inputs b clk a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 b clk a -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 0 
0 0 0 0 1 0 0 0 0 0 
0 0 0 0 1 1 1 0 0 0 
0 0 0 1 0 0 0 1 0 0 
0 0 0 1 0 1 1 1 0 0 
0 0 0 1 1 0 0 0 0 1 
0 0 0 1 1 1 1 0 0 1 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 0 0 1 0 
1 0 0 0 1 0 0 0 0 1 
1 0 0 0 1 1 1 0 0 1 
1 0 0 1 0 0 1 1 0 0 
1 0 0 1 0 1 0 0 1 0 
1 0 0 1 1 0 0 0 0 0 
1 0 0 1 1 1 1 0 0 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 1 1 0 0 
0 1 0 0 1 0 0 0 0 1 
0 1 0 0 1 1 1 0 0 1 
0 1 0 1 0 0 0 0 1 0 
0 1 0 1 0 1 0 0 1 0 
0 1 0 1 1 0 0 0 1 0 
0 1 0 1 1 1 0 0 1 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 1 0 
1 1 0 0 1 0 0 0 0 0 
1 1 0 0 1 1 1 0 0 0 
1 1 0 1 0 0 0 0 1 0 
1 1 0 1 0 1 0 0 1 0 
1 1 0 1 1 0 0 0 1 0 
1 1 0 1 1 1 0 0 1 0 
.end

.model jxor_clk_a_b
.inputs clk a b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 clk a b -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 1 0 0 
0 0 0 0 1 0 1 0 0 0 
0 0 0 0 1 1 1 1 0 0 
0 0 0 1 0 0 0 0 0 0 
0 0 0 1 0 1 0 1 0 0 
0 0 0 1 1 0 1 0 0 0 
0 0 0 1 1 1 1 1 0 0 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 1 1 0 0 
1 0 0 0 1 0 0 0 1 0 
1 0 0 0 1 1 0 0 1 0 
1 0 0 1 0 0 0 0 0 1 
1 0 0 1 0 1 0 1 0 1 
1 0 0 1 1 0 1 0 0 1 
1 0 0 1 1 1 1 1 0 1 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 0 1 0 
0 1 0 0 1 0 1 1 0 0 
0 1 0 0 1 1 0 0 1 0 
0 1 0 1 0 0 0 0 0 1 
0 1 0 1 0 1 0 1 0 1 
0 1 0 1 1 0 1 0 0 1 
0 1 0 1 1 1 1 1 0 1 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 1 0 
1 1 0 0 1 0 0 0 1 0 
1 1 0 0 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 0 0 
1 1 0 1 0 1 0 1 0 0 
1 1 0 1 1 0 1 0 0 0 
1 1 0 1 1 1 1 1 0 0 
.end

.model jxor_clk_b_a
.inputs clk b a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 clk b a -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 0 
0 0 0 0 1 0 0 1 0 0 
0 0 0 0 1 1 1 1 0 0 
0 0 0 1 0 0 0 0 0 0 
0 0 0 1 0 1 1 0 0 0 
0 0 0 1 1 0 0 1 0 0 
0 0 0 1 1 1 1 1 0 0 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 0 0 1 0 
1 0 0 0 1 0 1 1 0 0 
1 0 0 0 1 1 0 0 1 0 
1 0 0 1 0 0 0 0 0 1 
1 0 0 1 0 1 1 0 0 1 
1 0 0 1 1 0 0 1 0 1 
1 0 0 1 1 1 1 1 0 1 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 1 1 0 0 
0 1 0 0 1 0 0 0 1 0 
0 1 0 0 1 1 0 0 1 0 
0 1 0 1 0 0 0 0 0 1 
0 1 0 1 0 1 1 0 0 1 
0 1 0 1 1 0 0 1 0 1 
0 1 0 1 1 1 1 1 0 1 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 1 0 
1 1 0 0 1 0 0 0 1 0 
1 1 0 0 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 0 0 
1 1 0 1 0 1 1 0 0 0 
1 1 0 1 1 0 0 1 0 0 
1 1 0 1 1 1 1 1 0 0 
.end

.model jxore_a_b_clk
.inputs a b clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 a b clk -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 0 
0 0 0 0 1 0 0 1 0 0 
0 0 0 0 1 1 0 0 0 1 
0 0 0 1 0 0 1 0 0 0 
0 0 0 1 0 1 0 0 0 1 
0 0 0 1 1 0 1 1 0 0 
0 0 0 1 1 1 0 0 0 0 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 0 0 0 1 
1 0 0 0 1 0 1 1 0 0 
1 0 0 0 1 1 0 0 0 0 
1 0 0 1 0 0 1 0 0 0 
1 0 0 1 0 1 0 0 0 1 
1 0 0 1 1 0 1 1 0 0 
1 0 0 1 1 1 0 0 0 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 0 0 1 
0 1 0 0 1 0 0 1 0 0 
0 1 0 0 1 1 0 0 0 1 
0 1 0 1 0 0 1 1 0 0 
0 1 0 1 0 1 0 0 0 0 
0 1 0 1 1 0 1 1 0 0 
0 1 0 1 1 1 0 0 0 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 0 0 
1 1 0 0 1 0 1 1 0 0 
1 1 0 0 1 1 0 0 0 0 
1 1 0 1 0 0 1 1 0 0 
1 1 0 1 0 1 0 0 0 0 
1 1 0 1 1 0 1 1 0 0 
1 1 0 1 1 1 0 0 0 0 
.end

.model jxore_a_clk_b
.inputs a clk b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 a clk b -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 1 0 0 
0 0 0 0 1 0 0 0 0 0 
0 0 0 0 1 1 0 1 0 0 
0 0 0 1 0 0 1 0 0 0 
0 0 0 1 0 1 1 1 0 0 
0 0 0 1 1 0 0 0 0 1 
0 0 0 1 1 1 0 1 0 1 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 1 1 0 0 
1 0 0 0 1 0 0 0 0 1 
1 0 0 0 1 1 0 1 0 1 
1 0 0 1 0 0 1 0 0 0 
1 0 0 1 0 1 1 1 0 0 
1 0 0 1 1 0 0 0 0 1 
1 0 0 1 1 1 0 1 0 1 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 1 0 0 
0 1 0 0 1 0 0 0 0 1 
0 1 0 0 1 1 0 1 0 1 
0 1 0 1 0 0 1 1 0 0 
0 1 0 1 0 1 1 1 0 0 
0 1 0 1 1 0 0 0 0 0 
0 1 0 1 1 1 0 1 0 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 1 1 0 0 
1 1 0 0 1 0 0 0 0 0 
1 1 0 0 1 1 0 1 0 0 
1 1 0 1 0 0 1 1 0 0 
1 1 0 1 0 1 1 1 0 0 
1 1 0 1 1 0 0 0 0 0 
1 1 0 1 1 1 0 1 0 0 
.end

.model jxore_b_a_clk
.inputs b a clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 b a clk -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 0 
0 0 0 0 1 0 1 0 0 0 
0 0 0 0 1 1 0 0 0 1 
0 0 0 1 0 0 0 1 0 0 
0 0 0 1 0 1 0 0 0 1 
0 0 0 1 1 0 1 1 0 0 
0 0 0 1 1 1 0 0 0 0 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 0 0 0 1 
1 0 0 0 1 0 1 0 0 0 
1 0 0 0 1 1 0 0 0 1 
1 0 0 1 0 0 1 1 0 0 
1 0 0 1 0 1 0 0 0 0 
1 0 0 1 1 0 1 1 0 0 
1 0 0 1 1 1 0 0 0 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 0 0 1 
0 1 0 0 1 0 1 1 0 0 
0 1 0 0 1 1 0 0 0 0 
0 1 0 1 0 0 0 1 0 0 
0 1 0 1 0 1 0 0 0 1 
0 1 0 1 1 0 1 1 0 0 
0 1 0 1 1 1 0 0 0 0 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 0 0 0 0 
1 1 0 0 1 0 1 1 0 0 
1 1 0 0 1 1 0 0 0 0 
1 1 0 1 0 0 1 1 0 0 
1 1 0 1 0 1 0 0 0 0 
1 1 0 1 1 0 1 1 0 0 
1 1 0 1 1 1 0 0 0 0 
.end

.model jxore_b_clk_a
.inputs b clk a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 b clk a -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 0 
0 0 0 0 1 0 0 0 0 0 
0 0 0 0 1 1 1 0 0 0 
0 0 0 1 0 0 0 1 0 0 
0 0 0 1 0 1 1 1 0 0 
0 0 0 1 1 0 0 0 0 1 
0 0 0 1 1 1 1 0 0 1 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 1 0 0 0 
1 0 0 0 1 0 0 0 0 1 
1 0 0 0 1 1 1 0 0 1 
1 0 0 1 0 0 1 1 0 0 
1 0 0 1 0 1 1 1 0 0 
1 0 0 1 1 0 0 0 0 0 
1 0 0 1 1 1 1 0 0 0 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 1 1 0 0 
0 1 0 0 1 0 0 0 0 1 
0 1 0 0 1 1 1 0 0 1 
0 1 0 1 0 0 0 1 0 0 
0 1 0 1 0 1 1 1 0 0 
0 1 0 1 1 0 0 0 0 1 
0 1 0 1 1 1 1 0 0 1 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 1 1 0 0 
1 1 0 0 1 0 0 0 0 0 
1 1 0 0 1 1 1 0 0 0 
1 1 0 1 0 0 1 1 0 0 
1 1 0 1 0 1 1 1 0 0 
1 1 0 1 1 0 0 0 0 0 
1 1 0 1 1 1 1 0 0 0 
.end

.model jxore_clk_a_b
.inputs clk a b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 clk a b -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 1 0 0 
0 0 0 0 1 0 1 0 0 0 
0 0 0 0 1 1 1 1 0 0 
0 0 0 1 0 0 0 0 0 0 
0 0 0 1 0 1 0 1 0 0 
0 0 0 1 1 0 1 0 0 0 
0 0 0 1 1 1 1 1 0 0 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 1 1 0 0 
1 0 0 0 1 0 1 0 0 0 
1 0 0 0 1 1 1 1 0 0 
1 0 0 1 0 0 0 0 0 1 
1 0 0 1 0 1 0 1 0 1 
1 0 0 1 1 0 1 0 0 1 
1 0 0 1 1 1 1 1 0 1 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 0 1 0 0 
0 1 0 0 1 0 1 1 0 0 
0 1 0 0 1 1 1 1 0 0 
0 1 0 1 0 0 0 0 0 1 
0 1 0 1 0 1 0 1 0 1 
0 1 0 1 1 0 1 0 0 1 
0 1 0 1 1 1 1 1 0 1 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 1 1 0 0 
1 1 0 0 1 0 1 1 0 0 
1 1 0 0 1 1 1 1 0 0 
1 1 0 1 0 0 0 0 0 0 
1 1 0 1 0 1 0 1 0 0 
1 1 0 1 1 0 1 0 0 0 
1 1 0 1 1 1 1 1 0 0 
.end

.model jxore_clk_b_a
.inputs clk b a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 clk b a -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 0 
0 0 0 0 1 0 0 1 0 0 
0 0 0 0 1 1 1 1 0 0 
0 0 0 1 0 0 0 0 0 0 
0 0 0 1 0 1 1 0 0 0 
0 0 0 1 1 0 0 1 0 0 
0 0 0 1 1 1 1 1 0 0 
1 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 1 1 0 0 0 
1 0 0 0 1 0 1 1 0 0 
1 0 0 0 1 1 1 1 0 0 
1 0 0 1 0 0 0 0 0 1 
1 0 0 1 0 1 1 0 0 1 
1 0 0 1 1 0 0 1 0 1 
1 0 0 1 1 1 1 1 0 1 
0 1 0 0 0 0 0 1 0 0 
0 1 0 0 0 1 1 1 0 0 
0 1 0 0 1 0 0 1 0 0 
0 1 0 0 1 1 1 1 0 0 
0 1 0 1 0 0 0 0 0 1 
0 1 0 1 0 1 1 0 0 1 
0 1 0 1 1 0 0 1 0 1 
0 1 0 1 1 1 1 1 0 1 
1 1 0 0 0 0 1 1 0 0 
1 1 0 0 0 1 1 1 0 0 
1 1 0 0 1 0 1 1 0 0 
1 1 0 0 1 1 1 1 0 0 
1 1 0 1 0 0 0 0 0 0 
1 1 0 1 0 1 1 0 0 0 
1 1 0 1 1 0 0 1 0 0 
1 1 0 1 1 1 1 1 0 0 
.end

.model mullerc_a_b
.inputs a b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 a b -> si0 si1 c 
.default 1 1 0 
0 0 0 0 0 0 0 
0 0 0 1 0 1 0 
0 0 1 0 1 0 0 
0 0 1 1 0 0 1 
1 0 0 0 1 0 0 
1 0 0 1 0 0 1 
1 0 1 0 1 0 0 
1 0 1 1 0 0 1 
0 1 0 0 0 1 0 
0 1 0 1 0 1 0 
0 1 1 0 0 0 1 
0 1 1 1 0 1 1 
.end

.model mullerc_b_a
.inputs b a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 b a -> si0 si1 c 
.default 1 1 0 
0 0 0 0 0 0 0 
0 0 0 1 1 0 0 
0 0 1 0 0 1 0 
0 0 1 1 0 0 1 
1 0 0 0 1 0 0 
1 0 0 1 1 0 0 
1 0 1 0 0 0 1 
1 0 1 1 1 0 1 
0 1 0 0 0 1 0 
0 1 0 1 0 0 1 
0 1 1 0 0 1 0 
0 1 1 1 0 0 1 
.end

.model ndro_clk_din_reset
.inputs clk din reset
.outputs dout
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clk din reset -> si0 si1 dout 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 
0 0 0 1 0 1 0 0 
0 0 0 1 1 0 0 0 
0 0 1 0 0 0 0 0 
0 0 1 0 1 0 0 0 
0 0 1 1 0 1 0 0 
0 0 1 1 1 0 0 0 
1 0 0 0 0 1 0 0 
1 0 0 0 1 0 0 0 
1 0 0 1 0 1 0 0 
1 0 0 1 1 0 0 0 
1 0 1 0 0 1 0 1 
1 0 1 0 1 0 0 1 
1 0 1 1 0 1 0 1 
1 0 1 1 1 0 0 1 
.end

.model ndro_clk_reset_din
.inputs clk reset din
.outputs dout
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clk reset din -> si0 si1 dout 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 
0 0 0 1 0 0 0 0 
0 0 0 1 1 1 0 0 
0 0 1 0 0 0 0 0 
0 0 1 0 1 1 0 0 
0 0 1 1 0 0 0 0 
0 0 1 1 1 1 0 0 
1 0 0 0 0 1 0 0 
1 0 0 0 1 1 0 0 
1 0 0 1 0 0 0 0 
1 0 0 1 1 1 0 0 
1 0 1 0 0 1 0 1 
1 0 1 0 1 1 0 1 
1 0 1 1 0 0 0 1 
1 0 1 1 1 1 0 1 
.end

.model ndro_din_clk_reset
.inputs din clk reset
.outputs dout
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 din clk reset -> si0 si1 dout 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 
0 0 0 1 0 0 0 0 
0 0 0 1 1 0 0 0 
0 0 1 0 0 1 0 0 
0 0 1 0 1 0 0 0 
0 0 1 1 0 1 0 1 
0 0 1 1 1 0 0 1 
1 0 0 0 0 1 0 0 
1 0 0 0 1 0 0 0 
1 0 0 1 0 1 0 1 
1 0 0 1 1 0 0 1 
1 0 1 0 0 1 0 0 
1 0 1 0 1 0 0 0 
1 0 1 1 0 1 0 1 
1 0 1 1 1 0 0 1 
.end

.model ndro_din_reset_clk
.inputs din reset clk
.outputs dout
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 din reset clk -> si0 si1 dout 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 
0 0 0 1 0 0 0 0 
0 0 0 1 1 0 0 0 
0 0 1 0 0 1 0 0 
0 0 1 0 1 1 0 1 
0 0 1 1 0 0 0 0 
0 0 1 1 1 0 0 0 
1 0 0 0 0 1 0 0 
1 0 0 0 1 1 0 1 
1 0 0 1 0 0 0 0 
1 0 0 1 1 0 0 0 
1 0 1 0 0 1 0 0 
1 0 1 0 1 1 0 1 
1 0 1 1 0 0 0 0 
1 0 1 1 1 0 0 0 
.end

.model ndro_reset_clk_din
.inputs reset clk din
.outputs dout
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 reset clk din -> si0 si1 dout 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 
0 0 0 1 0 0 0 0 
0 0 0 1 1 1 0 0 
0 0 1 0 0 0 0 0 
0 0 1 0 1 1 0 0 
0 0 1 1 0 0 0 0 
0 0 1 1 1 1 0 0 
1 0 0 0 0 1 0 0 
1 0 0 0 1 1 0 0 
1 0 0 1 0 1 0 1 
1 0 0 1 1 1 0 1 
1 0 1 0 0 0 0 0 
1 0 1 0 1 1 0 0 
1 0 1 1 0 0 0 0 
1 0 1 1 1 1 0 0 
.end

.model ndro_reset_din_clk
.inputs reset din clk
.outputs dout
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 reset din clk -> si0 si1 dout 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 
0 0 0 1 0 1 0 0 
0 0 0 1 1 1 0 1 
0 0 1 0 0 0 0 0 
0 0 1 0 1 0 0 0 
0 0 1 1 0 1 0 0 
0 0 1 1 1 1 0 1 
1 0 0 0 0 1 0 0 
1 0 0 0 1 1 0 1 
1 0 0 1 0 1 0 0 
1 0 0 1 1 1 0 1 
1 0 1 0 0 0 0 0 
1 0 1 0 1 0 0 0 
1 0 1 1 0 1 0 0 
1 0 1 1 1 1 0 1 
.end

.model ndroc_clk_din_reset
.inputs clk din reset
.outputs dout doutc
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clk din reset -> si0 si1 dout doutc 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 1 0 1 0 0 0 
0 0 0 1 1 0 0 0 0 
0 0 1 0 0 0 0 0 1 
0 0 1 0 1 0 0 0 1 
0 0 1 1 0 1 0 0 1 
0 0 1 1 1 0 0 0 1 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 0 0 0 0 
1 0 0 1 0 1 0 0 0 
1 0 0 1 1 0 0 0 0 
1 0 1 0 0 1 0 1 0 
1 0 1 0 1 0 0 1 0 
1 0 1 1 0 1 0 1 0 
1 0 1 1 1 0 0 1 0 
.end

.model ndroc_clk_reset_din
.inputs clk reset din
.outputs dout doutc
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clk reset din -> si0 si1 dout doutc 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 0 
0 0 0 1 0 0 0 0 0 
0 0 0 1 1 1 0 0 0 
0 0 1 0 0 0 0 0 1 
0 0 1 0 1 1 0 0 1 
0 0 1 1 0 0 0 0 1 
0 0 1 1 1 1 0 0 1 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 1 0 0 0 
1 0 0 1 0 0 0 0 0 
1 0 0 1 1 1 0 0 0 
1 0 1 0 0 1 0 1 0 
1 0 1 0 1 1 0 1 0 
1 0 1 1 0 0 0 1 0 
1 0 1 1 1 1 0 1 0 
.end

.model ndroc_din_clk_reset
.inputs din clk reset
.outputs dout doutc
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 din clk reset -> si0 si1 dout doutc 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 1 0 0 0 0 1 
0 0 0 1 1 0 0 0 1 
0 0 1 0 0 1 0 0 0 
0 0 1 0 1 0 0 0 0 
0 0 1 1 0 1 0 1 0 
0 0 1 1 1 0 0 1 0 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 0 0 0 0 
1 0 0 1 0 1 0 1 0 
1 0 0 1 1 0 0 1 0 
1 0 1 0 0 1 0 0 0 
1 0 1 0 1 0 0 0 0 
1 0 1 1 0 1 0 1 0 
1 0 1 1 1 0 0 1 0 
.end

.model ndroc_din_reset_clk
.inputs din reset clk
.outputs dout doutc
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 din reset clk -> si0 si1 dout doutc 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 1 
0 0 0 1 0 0 0 0 0 
0 0 0 1 1 0 0 0 1 
0 0 1 0 0 1 0 0 0 
0 0 1 0 1 1 0 1 0 
0 0 1 1 0 0 0 0 0 
0 0 1 1 1 0 0 0 1 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 1 0 1 0 
1 0 0 1 0 0 0 0 0 
1 0 0 1 1 0 0 0 1 
1 0 1 0 0 1 0 0 0 
1 0 1 0 1 1 0 1 0 
1 0 1 1 0 0 0 0 0 
1 0 1 1 1 0 0 0 1 
.end

.model ndroc_reset_clk_din
.inputs reset clk din
.outputs dout doutc
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 reset clk din -> si0 si1 dout doutc 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 0 
0 0 0 1 0 0 0 0 1 
0 0 0 1 1 1 0 0 1 
0 0 1 0 0 0 0 0 0 
0 0 1 0 1 1 0 0 0 
0 0 1 1 0 0 0 0 1 
0 0 1 1 1 1 0 0 1 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 1 0 0 0 
1 0 0 1 0 1 0 1 0 
1 0 0 1 1 1 0 1 0 
1 0 1 0 0 0 0 0 0 
1 0 1 0 1 1 0 0 0 
1 0 1 1 0 0 0 0 1 
1 0 1 1 1 1 0 0 1 
.end

.model ndroc_reset_din_clk
.inputs reset din clk
.outputs dout doutc
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 reset din clk -> si0 si1 dout doutc 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 1 
0 0 0 1 0 1 0 0 0 
0 0 0 1 1 1 0 1 0 
0 0 1 0 0 0 0 0 0 
0 0 1 0 1 0 0 0 1 
0 0 1 1 0 1 0 0 0 
0 0 1 1 1 1 0 1 0 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 1 0 1 0 
1 0 0 1 0 1 0 0 0 
1 0 0 1 1 1 0 1 0 
1 0 1 0 0 0 0 0 0 
1 0 1 0 1 0 0 0 1 
1 0 1 1 0 1 0 0 0 
1 0 1 1 1 1 0 1 0 
.end

.model rdff_clock_in_reset
.inputs clock in reset
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clock in reset -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 
0 0 0 1 0 1 0 0 
0 0 0 1 1 0 0 0 
0 0 1 0 0 0 0 0 
0 0 1 0 1 0 0 0 
0 0 1 1 0 1 0 0 
0 0 1 1 1 0 0 0 
1 0 0 0 0 1 0 0 
1 0 0 0 1 0 0 0 
1 0 0 1 0 0 1 0 
1 0 0 1 1 0 1 0 
1 0 1 0 0 0 0 1 
1 0 1 0 1 0 0 1 
1 0 1 1 0 1 0 1 
1 0 1 1 1 0 0 1 
.end

.model rdff_clock_reset_in
.inputs clock reset in
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clock reset in -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 
0 0 0 1 0 0 0 0 
0 0 0 1 1 1 0 0 
0 0 1 0 0 0 0 0 
0 0 1 0 1 1 0 0 
0 0 1 1 0 0 0 0 
0 0 1 1 1 1 0 0 
1 0 0 0 0 1 0 0 
1 0 0 0 1 0 1 0 
1 0 0 1 0 0 0 0 
1 0 0 1 1 1 0 0 
1 0 1 0 0 0 0 1 
1 0 1 0 1 1 0 1 
1 0 1 1 0 0 0 1 
1 0 1 1 1 1 0 1 
.end

.model rdff_in_clock_reset
.inputs in clock reset
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 in clock reset -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 
0 0 0 1 0 0 0 0 
0 0 0 1 1 0 0 0 
0 0 1 0 0 1 0 0 
0 0 1 0 1 0 0 0 
0 0 1 1 0 0 0 1 
0 0 1 1 1 0 0 1 
1 0 0 0 0 1 0 0 
1 0 0 0 1 0 0 0 
1 0 0 1 0 0 0 1 
1 0 0 1 1 0 0 1 
1 0 1 0 0 0 1 0 
1 0 1 0 1 0 1 0 
1 0 1 1 0 0 1 0 
1 0 1 1 1 0 1 0 
.end

.model rdff_in_reset_clock
.inputs in reset clock
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 in reset clock -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 
0 0 0 1 0 0 0 0 
0 0 0 1 1 0 0 0 
0 0 1 0 0 1 0 0 
0 0 1 0 1 0 0 1 
0 0 1 1 0 0 0 0 
0 0 1 1 1 0 0 0 
1 0 0 0 0 1 0 0 
1 0 0 0 1 0 0 1 
1 0 0 1 0 0 0 0 
1 0 0 1 1 0 0 0 
1 0 1 0 0 0 1 0 
1 0 1 0 1 0 1 0 
1 0 1 1 0 0 1 0 
1 0 1 1 1 0 1 0 
.end

.model rdff_reset_clock_in
.inputs reset clock in
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 reset clock in -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 
0 0 0 1 0 0 0 0 
0 0 0 1 1 1 0 0 
0 0 1 0 0 0 0 0 
0 0 1 0 1 1 0 0 
0 0 1 1 0 0 0 0 
0 0 1 1 1 1 0 0 
1 0 0 0 0 1 0 0 
1 0 0 0 1 0 1 0 
1 0 0 1 0 0 0 1 
1 0 0 1 1 1 0 1 
1 0 1 0 0 0 0 0 
1 0 1 0 1 1 0 0 
1 0 1 1 0 0 0 0 
1 0 1 1 1 1 0 0 
.end

.model rdff_reset_in_clock
.inputs reset in clock
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 reset in clock -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 0 
0 0 0 1 0 1 0 0 
0 0 0 1 1 0 0 1 
0 0 1 0 0 0 0 0 
0 0 1 0 1 0 0 0 
0 0 1 1 0 1 0 0 
0 0 1 1 1 0 0 1 
1 0 0 0 0 1 0 0 
1 0 0 0 1 0 0 1 
1 0 0 1 0 0 1 0 
1 0 0 1 1 0 1 0 
1 0 1 0 0 0 0 0 
1 0 1 0 1 0 0 0 
1 0 1 1 0 1 0 0 
1 0 1 1 1 0 0 1 
.end

.model rdff2_clock_in1_in2_reset
.inputs clock in1 in2 reset
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clock in1 in2 reset -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 
0 0 0 0 1 0 1 0 0 
0 0 0 0 1 1 0 0 0 
0 0 0 1 0 0 1 0 0 
0 0 0 1 0 1 0 0 0 
0 0 0 1 1 0 0 1 0 
0 0 0 1 1 1 0 1 0 
0 0 1 0 0 0 0 0 0 
0 0 1 0 0 1 0 0 0 
0 0 1 0 1 0 1 0 0 
0 0 1 0 1 1 0 0 0 
0 0 1 1 0 0 1 0 0 
0 0 1 1 0 1 0 0 0 
0 0 1 1 1 0 0 1 0 
0 0 1 1 1 1 0 1 0 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 0 0 1 0 
1 0 0 0 1 1 0 1 0 
1 0 0 1 0 0 0 1 0 
1 0 0 1 0 1 0 1 0 
1 0 0 1 1 0 0 1 0 
1 0 0 1 1 1 0 1 0 
1 0 1 0 0 0 0 0 1 
1 0 1 0 0 1 0 0 1 
1 0 1 0 1 0 1 0 1 
1 0 1 0 1 1 0 0 1 
1 0 1 1 0 0 1 0 1 
1 0 1 1 0 1 0 0 1 
1 0 1 1 1 0 0 1 1 
1 0 1 1 1 1 0 1 1 
.end

.model rdff2_clock_in1_reset_in2
.inputs clock in1 reset in2
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clock in1 reset in2 -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 0 1 1 1 0 0 
0 0 0 1 0 0 1 0 0 
0 0 0 1 0 1 0 1 0 
0 0 0 1 1 0 0 0 0 
0 0 0 1 1 1 1 0 0 
0 0 1 0 0 0 0 0 0 
0 0 1 0 0 1 1 0 0 
0 0 1 0 1 0 0 0 0 
0 0 1 0 1 1 1 0 0 
0 0 1 1 0 0 1 0 0 
0 0 1 1 0 1 0 1 0 
0 0 1 1 1 0 0 0 0 
0 0 1 1 1 1 1 0 0 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 1 0 
1 0 0 0 1 0 0 0 0 
1 0 0 0 1 1 1 0 0 
1 0 0 1 0 0 0 1 0 
1 0 0 1 0 1 0 1 0 
1 0 0 1 1 0 0 1 0 
1 0 0 1 1 1 0 1 0 
1 0 1 0 0 0 0 0 1 
1 0 1 0 0 1 1 0 1 
1 0 1 0 1 0 0 0 1 
1 0 1 0 1 1 1 0 1 
1 0 1 1 0 0 1 0 1 
1 0 1 1 0 1 0 1 1 
1 0 1 1 1 0 0 0 1 
1 0 1 1 1 1 1 0 1 
.end

.model rdff2_clock_in2_in1_reset
.inputs clock in2 in1 reset
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clock in2 in1 reset -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 
0 0 0 0 1 0 1 0 0 
0 0 0 0 1 1 0 0 0 
0 0 0 1 0 0 1 0 0 
0 0 0 1 0 1 0 0 0 
0 0 0 1 1 0 0 1 0 
0 0 0 1 1 1 0 1 0 
0 0 1 0 0 0 0 0 0 
0 0 1 0 0 1 0 0 0 
0 0 1 0 1 0 1 0 0 
0 0 1 0 1 1 0 0 0 
0 0 1 1 0 0 1 0 0 
0 0 1 1 0 1 0 0 0 
0 0 1 1 1 0 0 1 0 
0 0 1 1 1 1 0 1 0 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 0 0 1 0 
1 0 0 0 1 1 0 1 0 
1 0 0 1 0 0 0 1 0 
1 0 0 1 0 1 0 1 0 
1 0 0 1 1 0 0 1 0 
1 0 0 1 1 1 0 1 0 
1 0 1 0 0 0 0 0 1 
1 0 1 0 0 1 0 0 1 
1 0 1 0 1 0 1 0 1 
1 0 1 0 1 1 0 0 1 
1 0 1 1 0 0 1 0 1 
1 0 1 1 0 1 0 0 1 
1 0 1 1 1 0 0 1 1 
1 0 1 1 1 1 0 1 1 
.end

.model rdff2_clock_in2_reset_in1
.inputs clock in2 reset in1
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clock in2 reset in1 -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 0 1 1 1 0 0 
0 0 0 1 0 0 1 0 0 
0 0 0 1 0 1 0 1 0 
0 0 0 1 1 0 0 0 0 
0 0 0 1 1 1 1 0 0 
0 0 1 0 0 0 0 0 0 
0 0 1 0 0 1 1 0 0 
0 0 1 0 1 0 0 0 0 
0 0 1 0 1 1 1 0 0 
0 0 1 1 0 0 1 0 0 
0 0 1 1 0 1 0 1 0 
0 0 1 1 1 0 0 0 0 
0 0 1 1 1 1 1 0 0 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 1 0 
1 0 0 0 1 0 0 0 0 
1 0 0 0 1 1 1 0 0 
1 0 0 1 0 0 0 1 0 
1 0 0 1 0 1 0 1 0 
1 0 0 1 1 0 0 1 0 
1 0 0 1 1 1 0 1 0 
1 0 1 0 0 0 0 0 1 
1 0 1 0 0 1 1 0 1 
1 0 1 0 1 0 0 0 1 
1 0 1 0 1 1 1 0 1 
1 0 1 1 0 0 1 0 1 
1 0 1 1 0 1 0 1 1 
1 0 1 1 1 0 0 0 1 
1 0 1 1 1 1 1 0 1 
.end

.model rdff2_clock_reset_in1_in2
.inputs clock reset in1 in2
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clock reset in1 in2 -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 
0 0 0 0 1 0 1 0 0 
0 0 0 0 1 1 0 1 0 
0 0 0 1 0 0 0 0 0 
0 0 0 1 0 1 1 0 0 
0 0 0 1 1 0 1 0 0 
0 0 0 1 1 1 0 1 0 
0 0 1 0 0 0 0 0 0 
0 0 1 0 0 1 1 0 0 
0 0 1 0 1 0 1 0 0 
0 0 1 0 1 1 0 1 0 
0 0 1 1 0 0 0 0 0 
0 0 1 1 0 1 1 0 0 
0 0 1 1 1 0 1 0 0 
0 0 1 1 1 1 0 1 0 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 1 0 
1 0 0 0 1 0 0 1 0 
1 0 0 0 1 1 0 1 0 
1 0 0 1 0 0 0 0 0 
1 0 0 1 0 1 1 0 0 
1 0 0 1 1 0 1 0 0 
1 0 0 1 1 1 0 1 0 
1 0 1 0 0 0 0 0 1 
1 0 1 0 0 1 1 0 1 
1 0 1 0 1 0 1 0 1 
1 0 1 0 1 1 0 1 1 
1 0 1 1 0 0 0 0 1 
1 0 1 1 0 1 1 0 1 
1 0 1 1 1 0 1 0 1 
1 0 1 1 1 1 0 1 1 
.end

.model rdff2_clock_reset_in2_in1
.inputs clock reset in2 in1
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clock reset in2 in1 -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 
0 0 0 0 1 0 1 0 0 
0 0 0 0 1 1 0 1 0 
0 0 0 1 0 0 0 0 0 
0 0 0 1 0 1 1 0 0 
0 0 0 1 1 0 1 0 0 
0 0 0 1 1 1 0 1 0 
0 0 1 0 0 0 0 0 0 
0 0 1 0 0 1 1 0 0 
0 0 1 0 1 0 1 0 0 
0 0 1 0 1 1 0 1 0 
0 0 1 1 0 0 0 0 0 
0 0 1 1 0 1 1 0 0 
0 0 1 1 1 0 1 0 0 
0 0 1 1 1 1 0 1 0 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 1 0 
1 0 0 0 1 0 0 1 0 
1 0 0 0 1 1 0 1 0 
1 0 0 1 0 0 0 0 0 
1 0 0 1 0 1 1 0 0 
1 0 0 1 1 0 1 0 0 
1 0 0 1 1 1 0 1 0 
1 0 1 0 0 0 0 0 1 
1 0 1 0 0 1 1 0 1 
1 0 1 0 1 0 1 0 1 
1 0 1 0 1 1 0 1 1 
1 0 1 1 0 0 0 0 1 
1 0 1 1 0 1 1 0 1 
1 0 1 1 1 0 1 0 1 
1 0 1 1 1 1 0 1 1 
.end

.model rdff2_in1_clock_in2_reset
.inputs in1 clock in2 reset
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 in1 clock in2 reset -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 
0 0 0 0 1 0 1 0 0 
0 0 0 0 1 1 0 0 0 
0 0 0 1 0 0 0 0 0 
0 0 0 1 0 1 0 0 0 
0 0 0 1 1 0 1 0 0 
0 0 0 1 1 1 0 0 0 
0 0 1 0 0 0 1 0 0 
0 0 1 0 0 1 0 0 0 
0 0 1 0 1 0 0 1 0 
0 0 1 0 1 1 0 1 0 
0 0 1 1 0 0 0 0 1 
0 0 1 1 0 1 0 0 1 
0 0 1 1 1 0 1 0 1 
0 0 1 1 1 1 0 0 1 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 0 0 1 0 
1 0 0 0 1 1 0 1 0 
1 0 0 1 0 0 0 0 1 
1 0 0 1 0 1 0 0 1 
1 0 0 1 1 0 1 0 1 
1 0 0 1 1 1 0 0 1 
1 0 1 0 0 0 0 1 0 
1 0 1 0 0 1 0 1 0 
1 0 1 0 1 0 0 1 0 
1 0 1 0 1 1 0 1 0 
1 0 1 1 0 0 0 1 0 
1 0 1 1 0 1 0 1 0 
1 0 1 1 1 0 0 1 0 
1 0 1 1 1 1 0 1 0 
.end

.model rdff2_in1_clock_reset_in2
.inputs in1 clock reset in2
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 in1 clock reset in2 -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 0 1 1 1 0 0 
0 0 0 1 0 0 0 0 0 
0 0 0 1 0 1 1 0 0 
0 0 0 1 1 0 0 0 0 
0 0 0 1 1 1 1 0 0 
0 0 1 0 0 0 1 0 0 
0 0 1 0 0 1 0 1 0 
0 0 1 0 1 0 0 0 0 
0 0 1 0 1 1 1 0 0 
0 0 1 1 0 0 0 0 1 
0 0 1 1 0 1 1 0 1 
0 0 1 1 1 0 0 0 1 
0 0 1 1 1 1 1 0 1 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 1 0 
1 0 0 0 1 0 0 0 0 
1 0 0 0 1 1 1 0 0 
1 0 0 1 0 0 0 0 1 
1 0 0 1 0 1 1 0 1 
1 0 0 1 1 0 0 0 1 
1 0 0 1 1 1 1 0 1 
1 0 1 0 0 0 0 1 0 
1 0 1 0 0 1 0 1 0 
1 0 1 0 1 0 0 1 0 
1 0 1 0 1 1 0 1 0 
1 0 1 1 0 0 0 1 0 
1 0 1 1 0 1 0 1 0 
1 0 1 1 1 0 0 1 0 
1 0 1 1 1 1 0 1 0 
.end

.model rdff2_in1_in2_clock_reset
.inputs in1 in2 clock reset
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 in1 in2 clock reset -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 0 1 1 0 0 0 
0 0 0 1 0 0 1 0 0 
0 0 0 1 0 1 0 0 0 
0 0 0 1 1 0 0 0 1 
0 0 0 1 1 1 0 0 1 
0 0 1 0 0 0 1 0 0 
0 0 1 0 0 1 0 0 0 
0 0 1 0 1 0 0 0 1 
0 0 1 0 1 1 0 0 1 
0 0 1 1 0 0 0 1 0 
0 0 1 1 0 1 0 1 0 
0 0 1 1 1 0 0 1 0 
0 0 1 1 1 1 0 1 0 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 0 0 0 1 
1 0 0 0 1 1 0 0 1 
1 0 0 1 0 0 0 1 0 
1 0 0 1 0 1 0 1 0 
1 0 0 1 1 0 0 1 0 
1 0 0 1 1 1 0 1 0 
1 0 1 0 0 0 0 1 0 
1 0 1 0 0 1 0 1 0 
1 0 1 0 1 0 0 1 0 
1 0 1 0 1 1 0 1 0 
1 0 1 1 0 0 0 1 0 
1 0 1 1 0 1 0 1 0 
1 0 1 1 1 0 0 1 0 
1 0 1 1 1 1 0 1 0 
.end

.model rdff2_in1_in2_reset_clock
.inputs in1 in2 reset clock
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 in1 in2 reset clock -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 0 1 1 0 0 0 
0 0 0 1 0 0 1 0 0 
0 0 0 1 0 1 0 0 1 
0 0 0 1 1 0 0 0 0 
0 0 0 1 1 1 0 0 0 
0 0 1 0 0 0 1 0 0 
0 0 1 0 0 1 0 0 1 
0 0 1 0 1 0 0 0 0 
0 0 1 0 1 1 0 0 0 
0 0 1 1 0 0 0 1 0 
0 0 1 1 0 1 0 1 0 
0 0 1 1 1 0 0 1 0 
0 0 1 1 1 1 0 1 0 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 0 1 
1 0 0 0 1 0 0 0 0 
1 0 0 0 1 1 0 0 0 
1 0 0 1 0 0 0 1 0 
1 0 0 1 0 1 0 1 0 
1 0 0 1 1 0 0 1 0 
1 0 0 1 1 1 0 1 0 
1 0 1 0 0 0 0 1 0 
1 0 1 0 0 1 0 1 0 
1 0 1 0 1 0 0 1 0 
1 0 1 0 1 1 0 1 0 
1 0 1 1 0 0 0 1 0 
1 0 1 1 0 1 0 1 0 
1 0 1 1 1 0 0 1 0 
1 0 1 1 1 1 0 1 0 
.end

.model rdff2_in1_reset_clock_in2
.inputs in1 reset clock in2
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 in1 reset clock in2 -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 0 1 1 1 0 0 
0 0 0 1 0 0 0 0 0 
0 0 0 1 0 1 1 0 0 
0 0 0 1 1 0 0 0 0 
0 0 0 1 1 1 1 0 0 
0 0 1 0 0 0 1 0 0 
0 0 1 0 0 1 0 1 0 
0 0 1 0 1 0 0 0 1 
0 0 1 0 1 1 1 0 1 
0 0 1 1 0 0 0 0 0 
0 0 1 1 0 1 1 0 0 
0 0 1 1 1 0 0 0 0 
0 0 1 1 1 1 1 0 0 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 1 0 
1 0 0 0 1 0 0 0 1 
1 0 0 0 1 1 1 0 1 
1 0 0 1 0 0 0 0 0 
1 0 0 1 0 1 1 0 0 
1 0 0 1 1 0 0 0 0 
1 0 0 1 1 1 1 0 0 
1 0 1 0 0 0 0 1 0 
1 0 1 0 0 1 0 1 0 
1 0 1 0 1 0 0 1 0 
1 0 1 0 1 1 0 1 0 
1 0 1 1 0 0 0 1 0 
1 0 1 1 0 1 0 1 0 
1 0 1 1 1 0 0 1 0 
1 0 1 1 1 1 0 1 0 
.end

.model rdff2_in1_reset_in2_clock
.inputs in1 reset in2 clock
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 in1 reset in2 clock -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 
0 0 0 0 1 0 1 0 0 
0 0 0 0 1 1 0 0 1 
0 0 0 1 0 0 0 0 0 
0 0 0 1 0 1 0 0 0 
0 0 0 1 1 0 1 0 0 
0 0 0 1 1 1 0 0 1 
0 0 1 0 0 0 1 0 0 
0 0 1 0 0 1 0 0 1 
0 0 1 0 1 0 0 1 0 
0 0 1 0 1 1 0 1 0 
0 0 1 1 0 0 0 0 0 
0 0 1 1 0 1 0 0 0 
0 0 1 1 1 0 1 0 0 
0 0 1 1 1 1 0 0 1 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 0 1 
1 0 0 0 1 0 0 1 0 
1 0 0 0 1 1 0 1 0 
1 0 0 1 0 0 0 0 0 
1 0 0 1 0 1 0 0 0 
1 0 0 1 1 0 1 0 0 
1 0 0 1 1 1 0 0 1 
1 0 1 0 0 0 0 1 0 
1 0 1 0 0 1 0 1 0 
1 0 1 0 1 0 0 1 0 
1 0 1 0 1 1 0 1 0 
1 0 1 1 0 0 0 1 0 
1 0 1 1 0 1 0 1 0 
1 0 1 1 1 0 0 1 0 
1 0 1 1 1 1 0 1 0 
.end

.model rdff2_in2_clock_in1_reset
.inputs in2 clock in1 reset
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 in2 clock in1 reset -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 
0 0 0 0 1 0 1 0 0 
0 0 0 0 1 1 0 0 0 
0 0 0 1 0 0 0 0 0 
0 0 0 1 0 1 0 0 0 
0 0 0 1 1 0 1 0 0 
0 0 0 1 1 1 0 0 0 
0 0 1 0 0 0 1 0 0 
0 0 1 0 0 1 0 0 0 
0 0 1 0 1 0 0 1 0 
0 0 1 0 1 1 0 1 0 
0 0 1 1 0 0 0 0 1 
0 0 1 1 0 1 0 0 1 
0 0 1 1 1 0 1 0 1 
0 0 1 1 1 1 0 0 1 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 0 0 1 0 
1 0 0 0 1 1 0 1 0 
1 0 0 1 0 0 0 0 1 
1 0 0 1 0 1 0 0 1 
1 0 0 1 1 0 1 0 1 
1 0 0 1 1 1 0 0 1 
1 0 1 0 0 0 0 1 0 
1 0 1 0 0 1 0 1 0 
1 0 1 0 1 0 0 1 0 
1 0 1 0 1 1 0 1 0 
1 0 1 1 0 0 0 1 0 
1 0 1 1 0 1 0 1 0 
1 0 1 1 1 0 0 1 0 
1 0 1 1 1 1 0 1 0 
.end

.model rdff2_in2_clock_reset_in1
.inputs in2 clock reset in1
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 in2 clock reset in1 -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 0 1 1 1 0 0 
0 0 0 1 0 0 0 0 0 
0 0 0 1 0 1 1 0 0 
0 0 0 1 1 0 0 0 0 
0 0 0 1 1 1 1 0 0 
0 0 1 0 0 0 1 0 0 
0 0 1 0 0 1 0 1 0 
0 0 1 0 1 0 0 0 0 
0 0 1 0 1 1 1 0 0 
0 0 1 1 0 0 0 0 1 
0 0 1 1 0 1 1 0 1 
0 0 1 1 1 0 0 0 1 
0 0 1 1 1 1 1 0 1 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 1 0 
1 0 0 0 1 0 0 0 0 
1 0 0 0 1 1 1 0 0 
1 0 0 1 0 0 0 0 1 
1 0 0 1 0 1 1 0 1 
1 0 0 1 1 0 0 0 1 
1 0 0 1 1 1 1 0 1 
1 0 1 0 0 0 0 1 0 
1 0 1 0 0 1 0 1 0 
1 0 1 0 1 0 0 1 0 
1 0 1 0 1 1 0 1 0 
1 0 1 1 0 0 0 1 0 
1 0 1 1 0 1 0 1 0 
1 0 1 1 1 0 0 1 0 
1 0 1 1 1 1 0 1 0 
.end

.model rdff2_in2_in1_clock_reset
.inputs in2 in1 clock reset
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 in2 in1 clock reset -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 0 1 1 0 0 0 
0 0 0 1 0 0 1 0 0 
0 0 0 1 0 1 0 0 0 
0 0 0 1 1 0 0 0 1 
0 0 0 1 1 1 0 0 1 
0 0 1 0 0 0 1 0 0 
0 0 1 0 0 1 0 0 0 
0 0 1 0 1 0 0 0 1 
0 0 1 0 1 1 0 0 1 
0 0 1 1 0 0 0 1 0 
0 0 1 1 0 1 0 1 0 
0 0 1 1 1 0 0 1 0 
0 0 1 1 1 1 0 1 0 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 0 0 0 1 
1 0 0 0 1 1 0 0 1 
1 0 0 1 0 0 0 1 0 
1 0 0 1 0 1 0 1 0 
1 0 0 1 1 0 0 1 0 
1 0 0 1 1 1 0 1 0 
1 0 1 0 0 0 0 1 0 
1 0 1 0 0 1 0 1 0 
1 0 1 0 1 0 0 1 0 
1 0 1 0 1 1 0 1 0 
1 0 1 1 0 0 0 1 0 
1 0 1 1 0 1 0 1 0 
1 0 1 1 1 0 0 1 0 
1 0 1 1 1 1 0 1 0 
.end

.model rdff2_in2_in1_reset_clock
.inputs in2 in1 reset clock
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 in2 in1 reset clock -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 0 1 1 0 0 0 
0 0 0 1 0 0 1 0 0 
0 0 0 1 0 1 0 0 1 
0 0 0 1 1 0 0 0 0 
0 0 0 1 1 1 0 0 0 
0 0 1 0 0 0 1 0 0 
0 0 1 0 0 1 0 0 1 
0 0 1 0 1 0 0 0 0 
0 0 1 0 1 1 0 0 0 
0 0 1 1 0 0 0 1 0 
0 0 1 1 0 1 0 1 0 
0 0 1 1 1 0 0 1 0 
0 0 1 1 1 1 0 1 0 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 0 1 
1 0 0 0 1 0 0 0 0 
1 0 0 0 1 1 0 0 0 
1 0 0 1 0 0 0 1 0 
1 0 0 1 0 1 0 1 0 
1 0 0 1 1 0 0 1 0 
1 0 0 1 1 1 0 1 0 
1 0 1 0 0 0 0 1 0 
1 0 1 0 0 1 0 1 0 
1 0 1 0 1 0 0 1 0 
1 0 1 0 1 1 0 1 0 
1 0 1 1 0 0 0 1 0 
1 0 1 1 0 1 0 1 0 
1 0 1 1 1 0 0 1 0 
1 0 1 1 1 1 0 1 0 
.end

.model rdff2_in2_reset_clock_in1
.inputs in2 reset clock in1
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 in2 reset clock in1 -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 0 1 1 1 0 0 
0 0 0 1 0 0 0 0 0 
0 0 0 1 0 1 1 0 0 
0 0 0 1 1 0 0 0 0 
0 0 0 1 1 1 1 0 0 
0 0 1 0 0 0 1 0 0 
0 0 1 0 0 1 0 1 0 
0 0 1 0 1 0 0 0 1 
0 0 1 0 1 1 1 0 1 
0 0 1 1 0 0 0 0 0 
0 0 1 1 0 1 1 0 0 
0 0 1 1 1 0 0 0 0 
0 0 1 1 1 1 1 0 0 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 1 0 
1 0 0 0 1 0 0 0 1 
1 0 0 0 1 1 1 0 1 
1 0 0 1 0 0 0 0 0 
1 0 0 1 0 1 1 0 0 
1 0 0 1 1 0 0 0 0 
1 0 0 1 1 1 1 0 0 
1 0 1 0 0 0 0 1 0 
1 0 1 0 0 1 0 1 0 
1 0 1 0 1 0 0 1 0 
1 0 1 0 1 1 0 1 0 
1 0 1 1 0 0 0 1 0 
1 0 1 1 0 1 0 1 0 
1 0 1 1 1 0 0 1 0 
1 0 1 1 1 1 0 1 0 
.end

.model rdff2_in2_reset_in1_clock
.inputs in2 reset in1 clock
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 in2 reset in1 clock -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 
0 0 0 0 1 0 1 0 0 
0 0 0 0 1 1 0 0 1 
0 0 0 1 0 0 0 0 0 
0 0 0 1 0 1 0 0 0 
0 0 0 1 1 0 1 0 0 
0 0 0 1 1 1 0 0 1 
0 0 1 0 0 0 1 0 0 
0 0 1 0 0 1 0 0 1 
0 0 1 0 1 0 0 1 0 
0 0 1 0 1 1 0 1 0 
0 0 1 1 0 0 0 0 0 
0 0 1 1 0 1 0 0 0 
0 0 1 1 1 0 1 0 0 
0 0 1 1 1 1 0 0 1 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 0 1 
1 0 0 0 1 0 0 1 0 
1 0 0 0 1 1 0 1 0 
1 0 0 1 0 0 0 0 0 
1 0 0 1 0 1 0 0 0 
1 0 0 1 1 0 1 0 0 
1 0 0 1 1 1 0 0 1 
1 0 1 0 0 0 0 1 0 
1 0 1 0 0 1 0 1 0 
1 0 1 0 1 0 0 1 0 
1 0 1 0 1 1 0 1 0 
1 0 1 1 0 0 0 1 0 
1 0 1 1 0 1 0 1 0 
1 0 1 1 1 0 0 1 0 
1 0 1 1 1 1 0 1 0 
.end

.model rdff2_reset_clock_in1_in2
.inputs reset clock in1 in2
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 reset clock in1 in2 -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 
0 0 0 0 1 0 1 0 0 
0 0 0 0 1 1 0 1 0 
0 0 0 1 0 0 0 0 0 
0 0 0 1 0 1 1 0 0 
0 0 0 1 1 0 1 0 0 
0 0 0 1 1 1 0 1 0 
0 0 1 0 0 0 0 0 0 
0 0 1 0 0 1 1 0 0 
0 0 1 0 1 0 1 0 0 
0 0 1 0 1 1 0 1 0 
0 0 1 1 0 0 0 0 0 
0 0 1 1 0 1 1 0 0 
0 0 1 1 1 0 1 0 0 
0 0 1 1 1 1 0 1 0 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 1 0 
1 0 0 0 1 0 0 1 0 
1 0 0 0 1 1 0 1 0 
1 0 0 1 0 0 0 0 1 
1 0 0 1 0 1 1 0 1 
1 0 0 1 1 0 1 0 1 
1 0 0 1 1 1 0 1 1 
1 0 1 0 0 0 0 0 0 
1 0 1 0 0 1 1 0 0 
1 0 1 0 1 0 1 0 0 
1 0 1 0 1 1 0 1 0 
1 0 1 1 0 0 0 0 0 
1 0 1 1 0 1 1 0 0 
1 0 1 1 1 0 1 0 0 
1 0 1 1 1 1 0 1 0 
.end

.model rdff2_reset_clock_in2_in1
.inputs reset clock in2 in1
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 reset clock in2 in1 -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 
0 0 0 0 1 0 1 0 0 
0 0 0 0 1 1 0 1 0 
0 0 0 1 0 0 0 0 0 
0 0 0 1 0 1 1 0 0 
0 0 0 1 1 0 1 0 0 
0 0 0 1 1 1 0 1 0 
0 0 1 0 0 0 0 0 0 
0 0 1 0 0 1 1 0 0 
0 0 1 0 1 0 1 0 0 
0 0 1 0 1 1 0 1 0 
0 0 1 1 0 0 0 0 0 
0 0 1 1 0 1 1 0 0 
0 0 1 1 1 0 1 0 0 
0 0 1 1 1 1 0 1 0 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 1 0 
1 0 0 0 1 0 0 1 0 
1 0 0 0 1 1 0 1 0 
1 0 0 1 0 0 0 0 1 
1 0 0 1 0 1 1 0 1 
1 0 0 1 1 0 1 0 1 
1 0 0 1 1 1 0 1 1 
1 0 1 0 0 0 0 0 0 
1 0 1 0 0 1 1 0 0 
1 0 1 0 1 0 1 0 0 
1 0 1 0 1 1 0 1 0 
1 0 1 1 0 0 0 0 0 
1 0 1 1 0 1 1 0 0 
1 0 1 1 1 0 1 0 0 
1 0 1 1 1 1 0 1 0 
.end

.model rdff2_reset_in1_clock_in2
.inputs reset in1 clock in2
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 reset in1 clock in2 -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 0 1 1 1 0 0 
0 0 0 1 0 0 1 0 0 
0 0 0 1 0 1 0 1 0 
0 0 0 1 1 0 0 0 1 
0 0 0 1 1 1 1 0 1 
0 0 1 0 0 0 0 0 0 
0 0 1 0 0 1 1 0 0 
0 0 1 0 1 0 0 0 0 
0 0 1 0 1 1 1 0 0 
0 0 1 1 0 0 1 0 0 
0 0 1 1 0 1 0 1 0 
0 0 1 1 1 0 0 0 1 
0 0 1 1 1 1 1 0 1 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 1 0 
1 0 0 0 1 0 0 0 1 
1 0 0 0 1 1 1 0 1 
1 0 0 1 0 0 0 1 0 
1 0 0 1 0 1 0 1 0 
1 0 0 1 1 0 0 1 0 
1 0 0 1 1 1 0 1 0 
1 0 1 0 0 0 0 0 0 
1 0 1 0 0 1 1 0 0 
1 0 1 0 1 0 0 0 0 
1 0 1 0 1 1 1 0 0 
1 0 1 1 0 0 1 0 0 
1 0 1 1 0 1 0 1 0 
1 0 1 1 1 0 0 0 1 
1 0 1 1 1 1 1 0 1 
.end

.model rdff2_reset_in1_in2_clock
.inputs reset in1 in2 clock
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 reset in1 in2 clock -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 
0 0 0 0 1 0 1 0 0 
0 0 0 0 1 1 0 0 1 
0 0 0 1 0 0 1 0 0 
0 0 0 1 0 1 0 0 1 
0 0 0 1 1 0 0 1 0 
0 0 0 1 1 1 0 1 0 
0 0 1 0 0 0 0 0 0 
0 0 1 0 0 1 0 0 0 
0 0 1 0 1 0 1 0 0 
0 0 1 0 1 1 0 0 1 
0 0 1 1 0 0 1 0 0 
0 0 1 1 0 1 0 0 1 
0 0 1 1 1 0 0 1 0 
0 0 1 1 1 1 0 1 0 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 0 1 
1 0 0 0 1 0 0 1 0 
1 0 0 0 1 1 0 1 0 
1 0 0 1 0 0 0 1 0 
1 0 0 1 0 1 0 1 0 
1 0 0 1 1 0 0 1 0 
1 0 0 1 1 1 0 1 0 
1 0 1 0 0 0 0 0 0 
1 0 1 0 0 1 0 0 0 
1 0 1 0 1 0 1 0 0 
1 0 1 0 1 1 0 0 1 
1 0 1 1 0 0 1 0 0 
1 0 1 1 0 1 0 0 1 
1 0 1 1 1 0 0 1 0 
1 0 1 1 1 1 0 1 0 
.end

.model rdff2_reset_in2_clock_in1
.inputs reset in2 clock in1
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 reset in2 clock in1 -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 
0 0 0 0 1 0 0 0 0 
0 0 0 0 1 1 1 0 0 
0 0 0 1 0 0 1 0 0 
0 0 0 1 0 1 0 1 0 
0 0 0 1 1 0 0 0 1 
0 0 0 1 1 1 1 0 1 
0 0 1 0 0 0 0 0 0 
0 0 1 0 0 1 1 0 0 
0 0 1 0 1 0 0 0 0 
0 0 1 0 1 1 1 0 0 
0 0 1 1 0 0 1 0 0 
0 0 1 1 0 1 0 1 0 
0 0 1 1 1 0 0 0 1 
0 0 1 1 1 1 1 0 1 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 1 0 
1 0 0 0 1 0 0 0 1 
1 0 0 0 1 1 1 0 1 
1 0 0 1 0 0 0 1 0 
1 0 0 1 0 1 0 1 0 
1 0 0 1 1 0 0 1 0 
1 0 0 1 1 1 0 1 0 
1 0 1 0 0 0 0 0 0 
1 0 1 0 0 1 1 0 0 
1 0 1 0 1 0 0 0 0 
1 0 1 0 1 1 1 0 0 
1 0 1 1 0 0 1 0 0 
1 0 1 1 0 1 0 1 0 
1 0 1 1 1 0 0 0 1 
1 0 1 1 1 1 1 0 1 
.end

.model rdff2_reset_in2_in1_clock
.inputs reset in2 in1 clock
.outputs out
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 reset in2 in1 clock -> si0 si1 out 
.default 0 1 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 1 0 0 0 
0 0 0 0 1 0 1 0 0 
0 0 0 0 1 1 0 0 1 
0 0 0 1 0 0 1 0 0 
0 0 0 1 0 1 0 0 1 
0 0 0 1 1 0 0 1 0 
0 0 0 1 1 1 0 1 0 
0 0 1 0 0 0 0 0 0 
0 0 1 0 0 1 0 0 0 
0 0 1 0 1 0 1 0 0 
0 0 1 0 1 1 0 0 1 
0 0 1 1 0 0 1 0 0 
0 0 1 1 0 1 0 0 1 
0 0 1 1 1 0 0 1 0 
0 0 1 1 1 1 0 1 0 
1 0 0 0 0 0 1 0 0 
1 0 0 0 0 1 0 0 1 
1 0 0 0 1 0 0 1 0 
1 0 0 0 1 1 0 1 0 
1 0 0 1 0 0 0 1 0 
1 0 0 1 0 1 0 1 0 
1 0 0 1 1 0 0 1 0 
1 0 0 1 1 1 0 1 0 
1 0 1 0 0 0 0 0 0 
1 0 1 0 0 1 0 0 0 
1 0 1 0 1 0 1 0 0 
1 0 1 0 1 1 0 0 1 
1 0 1 1 0 0 1 0 0 
1 0 1 1 0 1 0 0 1 
1 0 1 1 1 0 0 1 0 
1 0 1 1 1 1 0 1 0 
.end

.model rjxor_a_b_clk_reset
.inputs a b clk reset
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 a b clk reset -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 0 0 0 0 
0 0 0 0 0 1 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 0 0 
0 0 0 0 1 0 0 0 1 0 0 
0 0 0 0 1 0 1 0 0 0 0 
0 0 0 0 1 1 0 0 0 0 1 
0 0 0 0 1 1 1 0 0 0 1 
0 0 0 1 0 0 0 1 0 0 0 
0 0 0 1 0 0 1 0 0 0 0 
0 0 0 1 0 1 0 0 0 0 1 
0 0 0 1 0 1 1 0 0 0 1 
0 0 0 1 1 0 0 1 1 0 0 
0 0 0 1 1 0 1 0 0 0 0 
0 0 0 1 1 1 0 0 0 0 0 
0 0 0 1 1 1 1 0 0 0 0 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 0 0 0 0 
1 0 0 0 0 1 0 0 0 0 1 
1 0 0 0 0 1 1 0 0 0 1 
1 0 0 0 1 0 0 1 1 0 0 
1 0 0 0 1 0 1 0 0 0 0 
1 0 0 0 1 1 0 0 0 0 0 
1 0 0 0 1 1 1 0 0 0 0 
1 0 0 1 0 0 0 0 0 1 0 
1 0 0 1 0 0 1 0 0 1 0 
1 0 0 1 0 1 0 0 0 1 0 
1 0 0 1 0 1 1 0 0 1 0 
1 0 0 1 1 0 0 0 0 1 0 
1 0 0 1 1 0 1 0 0 1 0 
1 0 0 1 1 1 0 0 0 1 0 
1 0 0 1 1 1 1 0 0 1 0 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 0 0 0 0 
0 1 0 0 0 1 0 0 0 0 1 
0 1 0 0 0 1 1 0 0 0 1 
0 1 0 0 1 0 0 0 0 1 0 
0 1 0 0 1 0 1 0 0 1 0 
0 1 0 0 1 1 0 0 0 1 0 
0 1 0 0 1 1 1 0 0 1 0 
0 1 0 1 0 0 0 1 1 0 0 
0 1 0 1 0 0 1 0 0 0 0 
0 1 0 1 0 1 0 0 0 0 0 
0 1 0 1 0 1 1 0 0 0 0 
0 1 0 1 1 0 0 0 0 1 0 
0 1 0 1 1 0 1 0 0 1 0 
0 1 0 1 1 1 0 0 0 1 0 
0 1 0 1 1 1 1 0 0 1 0 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 0 0 
1 1 0 0 0 1 0 0 0 0 0 
1 1 0 0 0 1 1 0 0 0 0 
1 1 0 0 1 0 0 0 0 1 0 
1 1 0 0 1 0 1 0 0 1 0 
1 1 0 0 1 1 0 0 0 1 0 
1 1 0 0 1 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 0 1 0 
1 1 0 1 0 0 1 0 0 1 0 
1 1 0 1 0 1 0 0 0 1 0 
1 1 0 1 0 1 1 0 0 1 0 
1 1 0 1 1 0 0 0 0 1 0 
1 1 0 1 1 0 1 0 0 1 0 
1 1 0 1 1 1 0 0 0 1 0 
1 1 0 1 1 1 1 0 0 1 0 
.end

.model rjxor_a_b_reset_clk
.inputs a b reset clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 a b reset clk -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 0 0 0 0 
0 0 0 0 0 1 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 0 0 
0 0 0 0 1 0 0 0 1 0 0 
0 0 0 0 1 0 1 0 0 0 1 
0 0 0 0 1 1 0 0 0 0 0 
0 0 0 0 1 1 1 0 0 0 0 
0 0 0 1 0 0 0 1 0 0 0 
0 0 0 1 0 0 1 0 0 0 1 
0 0 0 1 0 1 0 0 0 0 0 
0 0 0 1 0 1 1 0 0 0 0 
0 0 0 1 1 0 0 1 1 0 0 
0 0 0 1 1 0 1 0 0 0 0 
0 0 0 1 1 1 0 0 0 0 0 
0 0 0 1 1 1 1 0 0 0 0 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 0 0 0 1 
1 0 0 0 0 1 0 0 0 0 0 
1 0 0 0 0 1 1 0 0 0 0 
1 0 0 0 1 0 0 1 1 0 0 
1 0 0 0 1 0 1 0 0 0 0 
1 0 0 0 1 1 0 0 0 0 0 
1 0 0 0 1 1 1 0 0 0 0 
1 0 0 1 0 0 0 0 0 1 0 
1 0 0 1 0 0 1 0 0 1 0 
1 0 0 1 0 1 0 0 0 1 0 
1 0 0 1 0 1 1 0 0 1 0 
1 0 0 1 1 0 0 0 0 1 0 
1 0 0 1 1 0 1 0 0 1 0 
1 0 0 1 1 1 0 0 0 1 0 
1 0 0 1 1 1 1 0 0 1 0 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 0 0 0 1 
0 1 0 0 0 1 0 0 0 0 0 
0 1 0 0 0 1 1 0 0 0 0 
0 1 0 0 1 0 0 0 0 1 0 
0 1 0 0 1 0 1 0 0 1 0 
0 1 0 0 1 1 0 0 0 1 0 
0 1 0 0 1 1 1 0 0 1 0 
0 1 0 1 0 0 0 1 1 0 0 
0 1 0 1 0 0 1 0 0 0 0 
0 1 0 1 0 1 0 0 0 0 0 
0 1 0 1 0 1 1 0 0 0 0 
0 1 0 1 1 0 0 0 0 1 0 
0 1 0 1 1 0 1 0 0 1 0 
0 1 0 1 1 1 0 0 0 1 0 
0 1 0 1 1 1 1 0 0 1 0 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 0 0 
1 1 0 0 0 1 0 0 0 0 0 
1 1 0 0 0 1 1 0 0 0 0 
1 1 0 0 1 0 0 0 0 1 0 
1 1 0 0 1 0 1 0 0 1 0 
1 1 0 0 1 1 0 0 0 1 0 
1 1 0 0 1 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 0 1 0 
1 1 0 1 0 0 1 0 0 1 0 
1 1 0 1 0 1 0 0 0 1 0 
1 1 0 1 0 1 1 0 0 1 0 
1 1 0 1 1 0 0 0 0 1 0 
1 1 0 1 1 0 1 0 0 1 0 
1 1 0 1 1 1 0 0 0 1 0 
1 1 0 1 1 1 1 0 0 1 0 
.end

.model rjxor_a_clk_b_reset
.inputs a clk b reset
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 a clk b reset -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 0 0 0 0 
0 0 0 0 0 1 0 0 1 0 0 
0 0 0 0 0 1 1 0 0 0 0 
0 0 0 0 1 0 0 0 0 0 0 
0 0 0 0 1 0 1 0 0 0 0 
0 0 0 0 1 1 0 0 1 0 0 
0 0 0 0 1 1 1 0 0 0 0 
0 0 0 1 0 0 0 1 0 0 0 
0 0 0 1 0 0 1 0 0 0 0 
0 0 0 1 0 1 0 1 1 0 0 
0 0 0 1 0 1 1 0 0 0 0 
0 0 0 1 1 0 0 0 0 0 1 
0 0 0 1 1 0 1 0 0 0 1 
0 0 0 1 1 1 0 0 1 0 1 
0 0 0 1 1 1 1 0 0 0 1 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 0 0 0 0 
1 0 0 0 0 1 0 1 1 0 0 
1 0 0 0 0 1 1 0 0 0 0 
1 0 0 0 1 0 0 0 0 0 1 
1 0 0 0 1 0 1 0 0 0 1 
1 0 0 0 1 1 0 0 1 0 1 
1 0 0 0 1 1 1 0 0 0 1 
1 0 0 1 0 0 0 0 0 1 0 
1 0 0 1 0 0 1 0 0 1 0 
1 0 0 1 0 1 0 0 0 1 0 
1 0 0 1 0 1 1 0 0 1 0 
1 0 0 1 1 0 0 0 0 1 0 
1 0 0 1 1 0 1 0 0 1 0 
1 0 0 1 1 1 0 0 0 1 0 
1 0 0 1 1 1 1 0 0 1 0 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 0 0 0 0 
0 1 0 0 0 1 0 0 0 1 0 
0 1 0 0 0 1 1 0 0 1 0 
0 1 0 0 1 0 0 0 0 0 1 
0 1 0 0 1 0 1 0 0 0 1 
0 1 0 0 1 1 0 0 1 0 1 
0 1 0 0 1 1 1 0 0 0 1 
0 1 0 1 0 0 0 1 1 0 0 
0 1 0 1 0 0 1 0 0 0 0 
0 1 0 1 0 1 0 0 0 1 0 
0 1 0 1 0 1 1 0 0 1 0 
0 1 0 1 1 0 0 0 0 0 0 
0 1 0 1 1 0 1 0 0 0 0 
0 1 0 1 1 1 0 0 1 0 0 
0 1 0 1 1 1 1 0 0 0 0 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 0 0 
1 1 0 0 0 1 0 0 0 1 0 
1 1 0 0 0 1 1 0 0 1 0 
1 1 0 0 1 0 0 0 0 0 0 
1 1 0 0 1 0 1 0 0 0 0 
1 1 0 0 1 1 0 0 1 0 0 
1 1 0 0 1 1 1 0 0 0 0 
1 1 0 1 0 0 0 0 0 1 0 
1 1 0 1 0 0 1 0 0 1 0 
1 1 0 1 0 1 0 0 0 1 0 
1 1 0 1 0 1 1 0 0 1 0 
1 1 0 1 1 0 0 0 0 1 0 
1 1 0 1 1 0 1 0 0 1 0 
1 1 0 1 1 1 0 0 0 1 0 
1 1 0 1 1 1 1 0 0 1 0 
.end

.model rjxor_a_clk_reset_b
.inputs a clk reset b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 a clk reset b -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 0 1 0 0 
0 0 0 0 0 1 0 0 0 0 0 
0 0 0 0 0 1 1 0 1 0 0 
0 0 0 0 1 0 0 0 0 0 0 
0 0 0 0 1 0 1 0 1 0 0 
0 0 0 0 1 1 0 0 0 0 0 
0 0 0 0 1 1 1 0 1 0 0 
0 0 0 1 0 0 0 1 0 0 0 
0 0 0 1 0 0 1 1 1 0 0 
0 0 0 1 0 1 0 0 0 0 0 
0 0 0 1 0 1 1 0 1 0 0 
0 0 0 1 1 0 0 0 0 0 1 
0 0 0 1 1 0 1 0 1 0 1 
0 0 0 1 1 1 0 0 0 0 1 
0 0 0 1 1 1 1 0 1 0 1 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 1 1 0 0 
1 0 0 0 0 1 0 0 0 0 0 
1 0 0 0 0 1 1 0 1 0 0 
1 0 0 0 1 0 0 0 0 0 1 
1 0 0 0 1 0 1 0 1 0 1 
1 0 0 0 1 1 0 0 0 0 1 
1 0 0 0 1 1 1 0 1 0 1 
1 0 0 1 0 0 0 0 0 1 0 
1 0 0 1 0 0 1 0 0 1 0 
1 0 0 1 0 1 0 0 0 1 0 
1 0 0 1 0 1 1 0 0 1 0 
1 0 0 1 1 0 0 0 0 1 0 
1 0 0 1 1 0 1 0 0 1 0 
1 0 0 1 1 1 0 0 0 1 0 
1 0 0 1 1 1 1 0 0 1 0 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 0 0 1 0 
0 1 0 0 0 1 0 0 0 0 0 
0 1 0 0 0 1 1 0 1 0 0 
0 1 0 0 1 0 0 0 0 0 1 
0 1 0 0 1 0 1 0 1 0 1 
0 1 0 0 1 1 0 0 0 0 1 
0 1 0 0 1 1 1 0 1 0 1 
0 1 0 1 0 0 0 1 1 0 0 
0 1 0 1 0 0 1 0 0 1 0 
0 1 0 1 0 1 0 0 0 0 0 
0 1 0 1 0 1 1 0 1 0 0 
0 1 0 1 1 0 0 0 0 0 0 
0 1 0 1 1 0 1 0 1 0 0 
0 1 0 1 1 1 0 0 0 0 0 
0 1 0 1 1 1 1 0 1 0 0 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 1 0 
1 1 0 0 0 1 0 0 0 0 0 
1 1 0 0 0 1 1 0 1 0 0 
1 1 0 0 1 0 0 0 0 0 0 
1 1 0 0 1 0 1 0 1 0 0 
1 1 0 0 1 1 0 0 0 0 0 
1 1 0 0 1 1 1 0 1 0 0 
1 1 0 1 0 0 0 0 0 1 0 
1 1 0 1 0 0 1 0 0 1 0 
1 1 0 1 0 1 0 0 0 1 0 
1 1 0 1 0 1 1 0 0 1 0 
1 1 0 1 1 0 0 0 0 1 0 
1 1 0 1 1 0 1 0 0 1 0 
1 1 0 1 1 1 0 0 0 1 0 
1 1 0 1 1 1 1 0 0 1 0 
.end

.model rjxor_a_reset_b_clk
.inputs a reset b clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 a reset b clk -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 0 0 0 0 
0 0 0 0 0 1 0 0 1 0 0 
0 0 0 0 0 1 1 0 0 0 1 
0 0 0 0 1 0 0 0 0 0 0 
0 0 0 0 1 0 1 0 0 0 0 
0 0 0 0 1 1 0 0 1 0 0 
0 0 0 0 1 1 1 0 0 0 1 
0 0 0 1 0 0 0 1 0 0 0 
0 0 0 1 0 0 1 0 0 0 1 
0 0 0 1 0 1 0 1 1 0 0 
0 0 0 1 0 1 1 0 0 0 0 
0 0 0 1 1 0 0 0 0 0 0 
0 0 0 1 1 0 1 0 0 0 0 
0 0 0 1 1 1 0 0 1 0 0 
0 0 0 1 1 1 1 0 0 0 1 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 0 0 0 1 
1 0 0 0 0 1 0 1 1 0 0 
1 0 0 0 0 1 1 0 0 0 0 
1 0 0 0 1 0 0 0 0 0 0 
1 0 0 0 1 0 1 0 0 0 0 
1 0 0 0 1 1 0 0 1 0 0 
1 0 0 0 1 1 1 0 0 0 1 
1 0 0 1 0 0 0 0 0 1 0 
1 0 0 1 0 0 1 0 0 1 0 
1 0 0 1 0 1 0 0 0 1 0 
1 0 0 1 0 1 1 0 0 1 0 
1 0 0 1 1 0 0 0 0 1 0 
1 0 0 1 1 0 1 0 0 1 0 
1 0 0 1 1 1 0 0 0 1 0 
1 0 0 1 1 1 1 0 0 1 0 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 0 0 0 1 
0 1 0 0 0 1 0 0 0 1 0 
0 1 0 0 0 1 1 0 0 1 0 
0 1 0 0 1 0 0 0 0 0 0 
0 1 0 0 1 0 1 0 0 0 0 
0 1 0 0 1 1 0 0 1 0 0 
0 1 0 0 1 1 1 0 0 0 1 
0 1 0 1 0 0 0 1 1 0 0 
0 1 0 1 0 0 1 0 0 0 0 
0 1 0 1 0 1 0 0 0 1 0 
0 1 0 1 0 1 1 0 0 1 0 
0 1 0 1 1 0 0 0 0 0 0 
0 1 0 1 1 0 1 0 0 0 0 
0 1 0 1 1 1 0 0 1 0 0 
0 1 0 1 1 1 1 0 0 0 1 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 0 0 
1 1 0 0 0 1 0 0 0 1 0 
1 1 0 0 0 1 1 0 0 1 0 
1 1 0 0 1 0 0 0 0 0 0 
1 1 0 0 1 0 1 0 0 0 0 
1 1 0 0 1 1 0 0 1 0 0 
1 1 0 0 1 1 1 0 0 0 1 
1 1 0 1 0 0 0 0 0 1 0 
1 1 0 1 0 0 1 0 0 1 0 
1 1 0 1 0 1 0 0 0 1 0 
1 1 0 1 0 1 1 0 0 1 0 
1 1 0 1 1 0 0 0 0 1 0 
1 1 0 1 1 0 1 0 0 1 0 
1 1 0 1 1 1 0 0 0 1 0 
1 1 0 1 1 1 1 0 0 1 0 
.end

.model rjxor_a_reset_clk_b
.inputs a reset clk b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 a reset clk b -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 0 1 0 0 
0 0 0 0 0 1 0 0 0 0 0 
0 0 0 0 0 1 1 0 1 0 0 
0 0 0 0 1 0 0 0 0 0 0 
0 0 0 0 1 0 1 0 1 0 0 
0 0 0 0 1 1 0 0 0 0 0 
0 0 0 0 1 1 1 0 1 0 0 
0 0 0 1 0 0 0 1 0 0 0 
0 0 0 1 0 0 1 1 1 0 0 
0 0 0 1 0 1 0 0 0 0 1 
0 0 0 1 0 1 1 0 1 0 1 
0 0 0 1 1 0 0 0 0 0 0 
0 0 0 1 1 0 1 0 1 0 0 
0 0 0 1 1 1 0 0 0 0 0 
0 0 0 1 1 1 1 0 1 0 0 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 1 1 0 0 
1 0 0 0 0 1 0 0 0 0 1 
1 0 0 0 0 1 1 0 1 0 1 
1 0 0 0 1 0 0 0 0 0 0 
1 0 0 0 1 0 1 0 1 0 0 
1 0 0 0 1 1 0 0 0 0 0 
1 0 0 0 1 1 1 0 1 0 0 
1 0 0 1 0 0 0 0 0 1 0 
1 0 0 1 0 0 1 0 0 1 0 
1 0 0 1 0 1 0 0 0 1 0 
1 0 0 1 0 1 1 0 0 1 0 
1 0 0 1 1 0 0 0 0 1 0 
1 0 0 1 1 0 1 0 0 1 0 
1 0 0 1 1 1 0 0 0 1 0 
1 0 0 1 1 1 1 0 0 1 0 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 0 0 1 0 
0 1 0 0 0 1 0 0 0 0 1 
0 1 0 0 0 1 1 0 1 0 1 
0 1 0 0 1 0 0 0 0 0 0 
0 1 0 0 1 0 1 0 1 0 0 
0 1 0 0 1 1 0 0 0 0 0 
0 1 0 0 1 1 1 0 1 0 0 
0 1 0 1 0 0 0 1 1 0 0 
0 1 0 1 0 0 1 0 0 1 0 
0 1 0 1 0 1 0 0 0 0 0 
0 1 0 1 0 1 1 0 1 0 0 
0 1 0 1 1 0 0 0 0 0 0 
0 1 0 1 1 0 1 0 1 0 0 
0 1 0 1 1 1 0 0 0 0 0 
0 1 0 1 1 1 1 0 1 0 0 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 1 0 
1 1 0 0 0 1 0 0 0 0 0 
1 1 0 0 0 1 1 0 1 0 0 
1 1 0 0 1 0 0 0 0 0 0 
1 1 0 0 1 0 1 0 1 0 0 
1 1 0 0 1 1 0 0 0 0 0 
1 1 0 0 1 1 1 0 1 0 0 
1 1 0 1 0 0 0 0 0 1 0 
1 1 0 1 0 0 1 0 0 1 0 
1 1 0 1 0 1 0 0 0 1 0 
1 1 0 1 0 1 1 0 0 1 0 
1 1 0 1 1 0 0 0 0 1 0 
1 1 0 1 1 0 1 0 0 1 0 
1 1 0 1 1 1 0 0 0 1 0 
1 1 0 1 1 1 1 0 0 1 0 
.end

.model rjxor_b_a_clk_reset
.inputs b a clk reset
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 b a clk reset -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 0 0 0 0 
0 0 0 0 0 1 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 0 0 
0 0 0 0 1 0 0 1 0 0 0 
0 0 0 0 1 0 1 0 0 0 0 
0 0 0 0 1 1 0 0 0 0 1 
0 0 0 0 1 1 1 0 0 0 1 
0 0 0 1 0 0 0 0 1 0 0 
0 0 0 1 0 0 1 0 0 0 0 
0 0 0 1 0 1 0 0 0 0 1 
0 0 0 1 0 1 1 0 0 0 1 
0 0 0 1 1 0 0 1 1 0 0 
0 0 0 1 1 0 1 0 0 0 0 
0 0 0 1 1 1 0 0 0 0 0 
0 0 0 1 1 1 1 0 0 0 0 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 0 0 0 0 
1 0 0 0 0 1 0 0 0 0 1 
1 0 0 0 0 1 1 0 0 0 1 
1 0 0 0 1 0 0 0 0 1 0 
1 0 0 0 1 0 1 0 0 1 0 
1 0 0 0 1 1 0 0 0 1 0 
1 0 0 0 1 1 1 0 0 1 0 
1 0 0 1 0 0 0 1 1 0 0 
1 0 0 1 0 0 1 0 0 0 0 
1 0 0 1 0 1 0 0 0 0 0 
1 0 0 1 0 1 1 0 0 0 0 
1 0 0 1 1 0 0 0 0 1 0 
1 0 0 1 1 0 1 0 0 1 0 
1 0 0 1 1 1 0 0 0 1 0 
1 0 0 1 1 1 1 0 0 1 0 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 0 0 0 0 
0 1 0 0 0 1 0 0 0 0 1 
0 1 0 0 0 1 1 0 0 0 1 
0 1 0 0 1 0 0 1 1 0 0 
0 1 0 0 1 0 1 0 0 0 0 
0 1 0 0 1 1 0 0 0 0 0 
0 1 0 0 1 1 1 0 0 0 0 
0 1 0 1 0 0 0 0 0 1 0 
0 1 0 1 0 0 1 0 0 1 0 
0 1 0 1 0 1 0 0 0 1 0 
0 1 0 1 0 1 1 0 0 1 0 
0 1 0 1 1 0 0 0 0 1 0 
0 1 0 1 1 0 1 0 0 1 0 
0 1 0 1 1 1 0 0 0 1 0 
0 1 0 1 1 1 1 0 0 1 0 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 0 0 
1 1 0 0 0 1 0 0 0 0 0 
1 1 0 0 0 1 1 0 0 0 0 
1 1 0 0 1 0 0 0 0 1 0 
1 1 0 0 1 0 1 0 0 1 0 
1 1 0 0 1 1 0 0 0 1 0 
1 1 0 0 1 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 0 1 0 
1 1 0 1 0 0 1 0 0 1 0 
1 1 0 1 0 1 0 0 0 1 0 
1 1 0 1 0 1 1 0 0 1 0 
1 1 0 1 1 0 0 0 0 1 0 
1 1 0 1 1 0 1 0 0 1 0 
1 1 0 1 1 1 0 0 0 1 0 
1 1 0 1 1 1 1 0 0 1 0 
.end

.model rjxor_b_a_reset_clk
.inputs b a reset clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 b a reset clk -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 0 0 0 0 
0 0 0 0 0 1 0 0 0 0 0 
0 0 0 0 0 1 1 0 0 0 0 
0 0 0 0 1 0 0 1 0 0 0 
0 0 0 0 1 0 1 0 0 0 1 
0 0 0 0 1 1 0 0 0 0 0 
0 0 0 0 1 1 1 0 0 0 0 
0 0 0 1 0 0 0 0 1 0 0 
0 0 0 1 0 0 1 0 0 0 1 
0 0 0 1 0 1 0 0 0 0 0 
0 0 0 1 0 1 1 0 0 0 0 
0 0 0 1 1 0 0 1 1 0 0 
0 0 0 1 1 0 1 0 0 0 0 
0 0 0 1 1 1 0 0 0 0 0 
0 0 0 1 1 1 1 0 0 0 0 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 0 0 0 1 
1 0 0 0 0 1 0 0 0 0 0 
1 0 0 0 0 1 1 0 0 0 0 
1 0 0 0 1 0 0 0 0 1 0 
1 0 0 0 1 0 1 0 0 1 0 
1 0 0 0 1 1 0 0 0 1 0 
1 0 0 0 1 1 1 0 0 1 0 
1 0 0 1 0 0 0 1 1 0 0 
1 0 0 1 0 0 1 0 0 0 0 
1 0 0 1 0 1 0 0 0 0 0 
1 0 0 1 0 1 1 0 0 0 0 
1 0 0 1 1 0 0 0 0 1 0 
1 0 0 1 1 0 1 0 0 1 0 
1 0 0 1 1 1 0 0 0 1 0 
1 0 0 1 1 1 1 0 0 1 0 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 0 0 0 1 
0 1 0 0 0 1 0 0 0 0 0 
0 1 0 0 0 1 1 0 0 0 0 
0 1 0 0 1 0 0 1 1 0 0 
0 1 0 0 1 0 1 0 0 0 0 
0 1 0 0 1 1 0 0 0 0 0 
0 1 0 0 1 1 1 0 0 0 0 
0 1 0 1 0 0 0 0 0 1 0 
0 1 0 1 0 0 1 0 0 1 0 
0 1 0 1 0 1 0 0 0 1 0 
0 1 0 1 0 1 1 0 0 1 0 
0 1 0 1 1 0 0 0 0 1 0 
0 1 0 1 1 0 1 0 0 1 0 
0 1 0 1 1 1 0 0 0 1 0 
0 1 0 1 1 1 1 0 0 1 0 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 0 0 
1 1 0 0 0 1 0 0 0 0 0 
1 1 0 0 0 1 1 0 0 0 0 
1 1 0 0 1 0 0 0 0 1 0 
1 1 0 0 1 0 1 0 0 1 0 
1 1 0 0 1 1 0 0 0 1 0 
1 1 0 0 1 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 0 1 0 
1 1 0 1 0 0 1 0 0 1 0 
1 1 0 1 0 1 0 0 0 1 0 
1 1 0 1 0 1 1 0 0 1 0 
1 1 0 1 1 0 0 0 0 1 0 
1 1 0 1 1 0 1 0 0 1 0 
1 1 0 1 1 1 0 0 0 1 0 
1 1 0 1 1 1 1 0 0 1 0 
.end

.model rjxor_b_clk_a_reset
.inputs b clk a reset
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 b clk a reset -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 0 0 0 0 
0 0 0 0 0 1 0 1 0 0 0 
0 0 0 0 0 1 1 0 0 0 0 
0 0 0 0 1 0 0 0 0 0 0 
0 0 0 0 1 0 1 0 0 0 0 
0 0 0 0 1 1 0 1 0 0 0 
0 0 0 0 1 1 1 0 0 0 0 
0 0 0 1 0 0 0 0 1 0 0 
0 0 0 1 0 0 1 0 0 0 0 
0 0 0 1 0 1 0 1 1 0 0 
0 0 0 1 0 1 1 0 0 0 0 
0 0 0 1 1 0 0 0 0 0 1 
0 0 0 1 1 0 1 0 0 0 1 
0 0 0 1 1 1 0 1 0 0 1 
0 0 0 1 1 1 1 0 0 0 1 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 0 0 0 0 
1 0 0 0 0 1 0 0 0 1 0 
1 0 0 0 0 1 1 0 0 1 0 
1 0 0 0 1 0 0 0 0 0 1 
1 0 0 0 1 0 1 0 0 0 1 
1 0 0 0 1 1 0 1 0 0 1 
1 0 0 0 1 1 1 0 0 0 1 
1 0 0 1 0 0 0 1 1 0 0 
1 0 0 1 0 0 1 0 0 0 0 
1 0 0 1 0 1 0 0 0 1 0 
1 0 0 1 0 1 1 0 0 1 0 
1 0 0 1 1 0 0 0 0 0 0 
1 0 0 1 1 0 1 0 0 0 0 
1 0 0 1 1 1 0 1 0 0 0 
1 0 0 1 1 1 1 0 0 0 0 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 0 0 0 0 
0 1 0 0 0 1 0 1 1 0 0 
0 1 0 0 0 1 1 0 0 0 0 
0 1 0 0 1 0 0 0 0 0 1 
0 1 0 0 1 0 1 0 0 0 1 
0 1 0 0 1 1 0 1 0 0 1 
0 1 0 0 1 1 1 0 0 0 1 
0 1 0 1 0 0 0 0 0 1 0 
0 1 0 1 0 0 1 0 0 1 0 
0 1 0 1 0 1 0 0 0 1 0 
0 1 0 1 0 1 1 0 0 1 0 
0 1 0 1 1 0 0 0 0 1 0 
0 1 0 1 1 0 1 0 0 1 0 
0 1 0 1 1 1 0 0 0 1 0 
0 1 0 1 1 1 1 0 0 1 0 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 0 0 
1 1 0 0 0 1 0 0 0 1 0 
1 1 0 0 0 1 1 0 0 1 0 
1 1 0 0 1 0 0 0 0 0 0 
1 1 0 0 1 0 1 0 0 0 0 
1 1 0 0 1 1 0 1 0 0 0 
1 1 0 0 1 1 1 0 0 0 0 
1 1 0 1 0 0 0 0 0 1 0 
1 1 0 1 0 0 1 0 0 1 0 
1 1 0 1 0 1 0 0 0 1 0 
1 1 0 1 0 1 1 0 0 1 0 
1 1 0 1 1 0 0 0 0 1 0 
1 1 0 1 1 0 1 0 0 1 0 
1 1 0 1 1 1 0 0 0 1 0 
1 1 0 1 1 1 1 0 0 1 0 
.end

.model rjxor_b_clk_reset_a
.inputs b clk reset a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 b clk reset a -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 1 0 0 0 
0 0 0 0 0 1 0 0 0 0 0 
0 0 0 0 0 1 1 1 0 0 0 
0 0 0 0 1 0 0 0 0 0 0 
0 0 0 0 1 0 1 1 0 0 0 
0 0 0 0 1 1 0 0 0 0 0 
0 0 0 0 1 1 1 1 0 0 0 
0 0 0 1 0 0 0 0 1 0 0 
0 0 0 1 0 0 1 1 1 0 0 
0 0 0 1 0 1 0 0 0 0 0 
0 0 0 1 0 1 1 1 0 0 0 
0 0 0 1 1 0 0 0 0 0 1 
0 0 0 1 1 0 1 1 0 0 1 
0 0 0 1 1 1 0 0 0 0 1 
0 0 0 1 1 1 1 1 0 0 1 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 0 0 1 0 
1 0 0 0 0 1 0 0 0 0 0 
1 0 0 0 0 1 1 1 0 0 0 
1 0 0 0 1 0 0 0 0 0 1 
1 0 0 0 1 0 1 1 0 0 1 
1 0 0 0 1 1 0 0 0 0 1 
1 0 0 0 1 1 1 1 0 0 1 
1 0 0 1 0 0 0 1 1 0 0 
1 0 0 1 0 0 1 0 0 1 0 
1 0 0 1 0 1 0 0 0 0 0 
1 0 0 1 0 1 1 1 0 0 0 
1 0 0 1 1 0 0 0 0 0 0 
1 0 0 1 1 0 1 1 0 0 0 
1 0 0 1 1 1 0 0 0 0 0 
1 0 0 1 1 1 1 1 0 0 0 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 1 1 0 0 
0 1 0 0 0 1 0 0 0 0 0 
0 1 0 0 0 1 1 1 0 0 0 
0 1 0 0 1 0 0 0 0 0 1 
0 1 0 0 1 0 1 1 0 0 1 
0 1 0 0 1 1 0 0 0 0 1 
0 1 0 0 1 1 1 1 0 0 1 
0 1 0 1 0 0 0 0 0 1 0 
0 1 0 1 0 0 1 0 0 1 0 
0 1 0 1 0 1 0 0 0 1 0 
0 1 0 1 0 1 1 0 0 1 0 
0 1 0 1 1 0 0 0 0 1 0 
0 1 0 1 1 0 1 0 0 1 0 
0 1 0 1 1 1 0 0 0 1 0 
0 1 0 1 1 1 1 0 0 1 0 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 1 0 
1 1 0 0 0 1 0 0 0 0 0 
1 1 0 0 0 1 1 1 0 0 0 
1 1 0 0 1 0 0 0 0 0 0 
1 1 0 0 1 0 1 1 0 0 0 
1 1 0 0 1 1 0 0 0 0 0 
1 1 0 0 1 1 1 1 0 0 0 
1 1 0 1 0 0 0 0 0 1 0 
1 1 0 1 0 0 1 0 0 1 0 
1 1 0 1 0 1 0 0 0 1 0 
1 1 0 1 0 1 1 0 0 1 0 
1 1 0 1 1 0 0 0 0 1 0 
1 1 0 1 1 0 1 0 0 1 0 
1 1 0 1 1 1 0 0 0 1 0 
1 1 0 1 1 1 1 0 0 1 0 
.end

.model rjxor_b_reset_a_clk
.inputs b reset a clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 b reset a clk -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 0 0 0 0 
0 0 0 0 0 1 0 1 0 0 0 
0 0 0 0 0 1 1 0 0 0 1 
0 0 0 0 1 0 0 0 0 0 0 
0 0 0 0 1 0 1 0 0 0 0 
0 0 0 0 1 1 0 1 0 0 0 
0 0 0 0 1 1 1 0 0 0 1 
0 0 0 1 0 0 0 0 1 0 0 
0 0 0 1 0 0 1 0 0 0 1 
0 0 0 1 0 1 0 1 1 0 0 
0 0 0 1 0 1 1 0 0 0 0 
0 0 0 1 1 0 0 0 0 0 0 
0 0 0 1 1 0 1 0 0 0 0 
0 0 0 1 1 1 0 1 0 0 0 
0 0 0 1 1 1 1 0 0 0 1 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 0 0 0 1 
1 0 0 0 0 1 0 0 0 1 0 
1 0 0 0 0 1 1 0 0 1 0 
1 0 0 0 1 0 0 0 0 0 0 
1 0 0 0 1 0 1 0 0 0 0 
1 0 0 0 1 1 0 1 0 0 0 
1 0 0 0 1 1 1 0 0 0 1 
1 0 0 1 0 0 0 1 1 0 0 
1 0 0 1 0 0 1 0 0 0 0 
1 0 0 1 0 1 0 0 0 1 0 
1 0 0 1 0 1 1 0 0 1 0 
1 0 0 1 1 0 0 0 0 0 0 
1 0 0 1 1 0 1 0 0 0 0 
1 0 0 1 1 1 0 1 0 0 0 
1 0 0 1 1 1 1 0 0 0 1 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 0 0 0 1 
0 1 0 0 0 1 0 1 1 0 0 
0 1 0 0 0 1 1 0 0 0 0 
0 1 0 0 1 0 0 0 0 0 0 
0 1 0 0 1 0 1 0 0 0 0 
0 1 0 0 1 1 0 1 0 0 0 
0 1 0 0 1 1 1 0 0 0 1 
0 1 0 1 0 0 0 0 0 1 0 
0 1 0 1 0 0 1 0 0 1 0 
0 1 0 1 0 1 0 0 0 1 0 
0 1 0 1 0 1 1 0 0 1 0 
0 1 0 1 1 0 0 0 0 1 0 
0 1 0 1 1 0 1 0 0 1 0 
0 1 0 1 1 1 0 0 0 1 0 
0 1 0 1 1 1 1 0 0 1 0 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 0 0 
1 1 0 0 0 1 0 0 0 1 0 
1 1 0 0 0 1 1 0 0 1 0 
1 1 0 0 1 0 0 0 0 0 0 
1 1 0 0 1 0 1 0 0 0 0 
1 1 0 0 1 1 0 1 0 0 0 
1 1 0 0 1 1 1 0 0 0 1 
1 1 0 1 0 0 0 0 0 1 0 
1 1 0 1 0 0 1 0 0 1 0 
1 1 0 1 0 1 0 0 0 1 0 
1 1 0 1 0 1 1 0 0 1 0 
1 1 0 1 1 0 0 0 0 1 0 
1 1 0 1 1 0 1 0 0 1 0 
1 1 0 1 1 1 0 0 0 1 0 
1 1 0 1 1 1 1 0 0 1 0 
.end

.model rjxor_b_reset_clk_a
.inputs b reset clk a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 b reset clk a -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 1 0 0 0 
0 0 0 0 0 1 0 0 0 0 0 
0 0 0 0 0 1 1 1 0 0 0 
0 0 0 0 1 0 0 0 0 0 0 
0 0 0 0 1 0 1 1 0 0 0 
0 0 0 0 1 1 0 0 0 0 0 
0 0 0 0 1 1 1 1 0 0 0 
0 0 0 1 0 0 0 0 1 0 0 
0 0 0 1 0 0 1 1 1 0 0 
0 0 0 1 0 1 0 0 0 0 1 
0 0 0 1 0 1 1 1 0 0 1 
0 0 0 1 1 0 0 0 0 0 0 
0 0 0 1 1 0 1 1 0 0 0 
0 0 0 1 1 1 0 0 0 0 0 
0 0 0 1 1 1 1 1 0 0 0 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 0 0 1 0 
1 0 0 0 0 1 0 0 0 0 1 
1 0 0 0 0 1 1 1 0 0 1 
1 0 0 0 1 0 0 0 0 0 0 
1 0 0 0 1 0 1 1 0 0 0 
1 0 0 0 1 1 0 0 0 0 0 
1 0 0 0 1 1 1 1 0 0 0 
1 0 0 1 0 0 0 1 1 0 0 
1 0 0 1 0 0 1 0 0 1 0 
1 0 0 1 0 1 0 0 0 0 0 
1 0 0 1 0 1 1 1 0 0 0 
1 0 0 1 1 0 0 0 0 0 0 
1 0 0 1 1 0 1 1 0 0 0 
1 0 0 1 1 1 0 0 0 0 0 
1 0 0 1 1 1 1 1 0 0 0 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 1 1 0 0 
0 1 0 0 0 1 0 0 0 0 1 
0 1 0 0 0 1 1 1 0 0 1 
0 1 0 0 1 0 0 0 0 0 0 
0 1 0 0 1 0 1 1 0 0 0 
0 1 0 0 1 1 0 0 0 0 0 
0 1 0 0 1 1 1 1 0 0 0 
0 1 0 1 0 0 0 0 0 1 0 
0 1 0 1 0 0 1 0 0 1 0 
0 1 0 1 0 1 0 0 0 1 0 
0 1 0 1 0 1 1 0 0 1 0 
0 1 0 1 1 0 0 0 0 1 0 
0 1 0 1 1 0 1 0 0 1 0 
0 1 0 1 1 1 0 0 0 1 0 
0 1 0 1 1 1 1 0 0 1 0 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 1 0 
1 1 0 0 0 1 0 0 0 0 0 
1 1 0 0 0 1 1 1 0 0 0 
1 1 0 0 1 0 0 0 0 0 0 
1 1 0 0 1 0 1 1 0 0 0 
1 1 0 0 1 1 0 0 0 0 0 
1 1 0 0 1 1 1 1 0 0 0 
1 1 0 1 0 0 0 0 0 1 0 
1 1 0 1 0 0 1 0 0 1 0 
1 1 0 1 0 1 0 0 0 1 0 
1 1 0 1 0 1 1 0 0 1 0 
1 1 0 1 1 0 0 0 0 1 0 
1 1 0 1 1 0 1 0 0 1 0 
1 1 0 1 1 1 0 0 0 1 0 
1 1 0 1 1 1 1 0 0 1 0 
.end

.model rjxor_clk_a_b_reset
.inputs clk a b reset
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 clk a b reset -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 0 0 0 0 
0 0 0 0 0 1 0 0 1 0 0 
0 0 0 0 0 1 1 0 0 0 0 
0 0 0 0 1 0 0 1 0 0 0 
0 0 0 0 1 0 1 0 0 0 0 
0 0 0 0 1 1 0 1 1 0 0 
0 0 0 0 1 1 1 0 0 0 0 
0 0 0 1 0 0 0 0 0 0 0 
0 0 0 1 0 0 1 0 0 0 0 
0 0 0 1 0 1 0 0 1 0 0 
0 0 0 1 0 1 1 0 0 0 0 
0 0 0 1 1 0 0 1 0 0 0 
0 0 0 1 1 0 1 0 0 0 0 
0 0 0 1 1 1 0 1 1 0 0 
0 0 0 1 1 1 1 0 0 0 0 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 0 0 0 0 
1 0 0 0 0 1 0 1 1 0 0 
1 0 0 0 0 1 1 0 0 0 0 
1 0 0 0 1 0 0 0 0 1 0 
1 0 0 0 1 0 1 0 0 1 0 
1 0 0 0 1 1 0 0 0 1 0 
1 0 0 0 1 1 1 0 0 1 0 
1 0 0 1 0 0 0 0 0 0 1 
1 0 0 1 0 0 1 0 0 0 1 
1 0 0 1 0 1 0 0 1 0 1 
1 0 0 1 0 1 1 0 0 0 1 
1 0 0 1 1 0 0 1 0 0 1 
1 0 0 1 1 0 1 0 0 0 1 
1 0 0 1 1 1 0 1 1 0 1 
1 0 0 1 1 1 1 0 0 0 1 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 0 0 0 0 
0 1 0 0 0 1 0 0 0 1 0 
0 1 0 0 0 1 1 0 0 1 0 
0 1 0 0 1 0 0 1 1 0 0 
0 1 0 0 1 0 1 0 0 0 0 
0 1 0 0 1 1 0 0 0 1 0 
0 1 0 0 1 1 1 0 0 1 0 
0 1 0 1 0 0 0 0 0 0 1 
0 1 0 1 0 0 1 0 0 0 1 
0 1 0 1 0 1 0 0 1 0 1 
0 1 0 1 0 1 1 0 0 0 1 
0 1 0 1 1 0 0 1 0 0 1 
0 1 0 1 1 0 1 0 0 0 1 
0 1 0 1 1 1 0 1 1 0 1 
0 1 0 1 1 1 1 0 0 0 1 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 0 0 
1 1 0 0 0 1 0 0 0 1 0 
1 1 0 0 0 1 1 0 0 1 0 
1 1 0 0 1 0 0 0 0 1 0 
1 1 0 0 1 0 1 0 0 1 0 
1 1 0 0 1 1 0 0 0 1 0 
1 1 0 0 1 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 0 0 0 
1 1 0 1 0 0 1 0 0 0 0 
1 1 0 1 0 1 0 0 1 0 0 
1 1 0 1 0 1 1 0 0 0 0 
1 1 0 1 1 0 0 1 0 0 0 
1 1 0 1 1 0 1 0 0 0 0 
1 1 0 1 1 1 0 1 1 0 0 
1 1 0 1 1 1 1 0 0 0 0 
.end

.model rjxor_clk_a_reset_b
.inputs clk a reset b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 clk a reset b -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 0 1 0 0 
0 0 0 0 0 1 0 0 0 0 0 
0 0 0 0 0 1 1 0 1 0 0 
0 0 0 0 1 0 0 1 0 0 0 
0 0 0 0 1 0 1 1 1 0 0 
0 0 0 0 1 1 0 0 0 0 0 
0 0 0 0 1 1 1 0 1 0 0 
0 0 0 1 0 0 0 0 0 0 0 
0 0 0 1 0 0 1 0 1 0 0 
0 0 0 1 0 1 0 0 0 0 0 
0 0 0 1 0 1 1 0 1 0 0 
0 0 0 1 1 0 0 1 0 0 0 
0 0 0 1 1 0 1 1 1 0 0 
0 0 0 1 1 1 0 0 0 0 0 
0 0 0 1 1 1 1 0 1 0 0 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 1 1 0 0 
1 0 0 0 0 1 0 0 0 0 0 
1 0 0 0 0 1 1 0 1 0 0 
1 0 0 0 1 0 0 0 0 1 0 
1 0 0 0 1 0 1 0 0 1 0 
1 0 0 0 1 1 0 0 0 1 0 
1 0 0 0 1 1 1 0 0 1 0 
1 0 0 1 0 0 0 0 0 0 1 
1 0 0 1 0 0 1 0 1 0 1 
1 0 0 1 0 1 0 0 0 0 1 
1 0 0 1 0 1 1 0 1 0 1 
1 0 0 1 1 0 0 1 0 0 1 
1 0 0 1 1 0 1 1 1 0 1 
1 0 0 1 1 1 0 0 0 0 1 
1 0 0 1 1 1 1 0 1 0 1 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 0 0 1 0 
0 1 0 0 0 1 0 0 0 0 0 
0 1 0 0 0 1 1 0 1 0 0 
0 1 0 0 1 0 0 1 1 0 0 
0 1 0 0 1 0 1 0 0 1 0 
0 1 0 0 1 1 0 0 0 0 0 
0 1 0 0 1 1 1 0 1 0 0 
0 1 0 1 0 0 0 0 0 0 1 
0 1 0 1 0 0 1 0 1 0 1 
0 1 0 1 0 1 0 0 0 0 1 
0 1 0 1 0 1 1 0 1 0 1 
0 1 0 1 1 0 0 1 0 0 1 
0 1 0 1 1 0 1 1 1 0 1 
0 1 0 1 1 1 0 0 0 0 1 
0 1 0 1 1 1 1 0 1 0 1 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 1 0 
1 1 0 0 0 1 0 0 0 0 0 
1 1 0 0 0 1 1 0 1 0 0 
1 1 0 0 1 0 0 0 0 1 0 
1 1 0 0 1 0 1 0 0 1 0 
1 1 0 0 1 1 0 0 0 1 0 
1 1 0 0 1 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 0 0 0 
1 1 0 1 0 0 1 0 1 0 0 
1 1 0 1 0 1 0 0 0 0 0 
1 1 0 1 0 1 1 0 1 0 0 
1 1 0 1 1 0 0 1 0 0 0 
1 1 0 1 1 0 1 1 1 0 0 
1 1 0 1 1 1 0 0 0 0 0 
1 1 0 1 1 1 1 0 1 0 0 
.end

.model rjxor_clk_b_a_reset
.inputs clk b a reset
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 clk b a reset -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 0 0 0 0 
0 0 0 0 0 1 0 1 0 0 0 
0 0 0 0 0 1 1 0 0 0 0 
0 0 0 0 1 0 0 0 1 0 0 
0 0 0 0 1 0 1 0 0 0 0 
0 0 0 0 1 1 0 1 1 0 0 
0 0 0 0 1 1 1 0 0 0 0 
0 0 0 1 0 0 0 0 0 0 0 
0 0 0 1 0 0 1 0 0 0 0 
0 0 0 1 0 1 0 1 0 0 0 
0 0 0 1 0 1 1 0 0 0 0 
0 0 0 1 1 0 0 0 1 0 0 
0 0 0 1 1 0 1 0 0 0 0 
0 0 0 1 1 1 0 1 1 0 0 
0 0 0 1 1 1 1 0 0 0 0 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 0 0 0 0 
1 0 0 0 0 1 0 0 0 1 0 
1 0 0 0 0 1 1 0 0 1 0 
1 0 0 0 1 0 0 1 1 0 0 
1 0 0 0 1 0 1 0 0 0 0 
1 0 0 0 1 1 0 0 0 1 0 
1 0 0 0 1 1 1 0 0 1 0 
1 0 0 1 0 0 0 0 0 0 1 
1 0 0 1 0 0 1 0 0 0 1 
1 0 0 1 0 1 0 1 0 0 1 
1 0 0 1 0 1 1 0 0 0 1 
1 0 0 1 1 0 0 0 1 0 1 
1 0 0 1 1 0 1 0 0 0 1 
1 0 0 1 1 1 0 1 1 0 1 
1 0 0 1 1 1 1 0 0 0 1 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 0 0 0 0 
0 1 0 0 0 1 0 1 1 0 0 
0 1 0 0 0 1 1 0 0 0 0 
0 1 0 0 1 0 0 0 0 1 0 
0 1 0 0 1 0 1 0 0 1 0 
0 1 0 0 1 1 0 0 0 1 0 
0 1 0 0 1 1 1 0 0 1 0 
0 1 0 1 0 0 0 0 0 0 1 
0 1 0 1 0 0 1 0 0 0 1 
0 1 0 1 0 1 0 1 0 0 1 
0 1 0 1 0 1 1 0 0 0 1 
0 1 0 1 1 0 0 0 1 0 1 
0 1 0 1 1 0 1 0 0 0 1 
0 1 0 1 1 1 0 1 1 0 1 
0 1 0 1 1 1 1 0 0 0 1 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 0 0 
1 1 0 0 0 1 0 0 0 1 0 
1 1 0 0 0 1 1 0 0 1 0 
1 1 0 0 1 0 0 0 0 1 0 
1 1 0 0 1 0 1 0 0 1 0 
1 1 0 0 1 1 0 0 0 1 0 
1 1 0 0 1 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 0 0 0 
1 1 0 1 0 0 1 0 0 0 0 
1 1 0 1 0 1 0 1 0 0 0 
1 1 0 1 0 1 1 0 0 0 0 
1 1 0 1 1 0 0 0 1 0 0 
1 1 0 1 1 0 1 0 0 0 0 
1 1 0 1 1 1 0 1 1 0 0 
1 1 0 1 1 1 1 0 0 0 0 
.end

.model rjxor_clk_b_reset_a
.inputs clk b reset a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 clk b reset a -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 1 0 0 0 
0 0 0 0 0 1 0 0 0 0 0 
0 0 0 0 0 1 1 1 0 0 0 
0 0 0 0 1 0 0 0 1 0 0 
0 0 0 0 1 0 1 1 1 0 0 
0 0 0 0 1 1 0 0 0 0 0 
0 0 0 0 1 1 1 1 0 0 0 
0 0 0 1 0 0 0 0 0 0 0 
0 0 0 1 0 0 1 1 0 0 0 
0 0 0 1 0 1 0 0 0 0 0 
0 0 0 1 0 1 1 1 0 0 0 
0 0 0 1 1 0 0 0 1 0 0 
0 0 0 1 1 0 1 1 1 0 0 
0 0 0 1 1 1 0 0 0 0 0 
0 0 0 1 1 1 1 1 0 0 0 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 0 0 1 0 
1 0 0 0 0 1 0 0 0 0 0 
1 0 0 0 0 1 1 1 0 0 0 
1 0 0 0 1 0 0 1 1 0 0 
1 0 0 0 1 0 1 0 0 1 0 
1 0 0 0 1 1 0 0 0 0 0 
1 0 0 0 1 1 1 1 0 0 0 
1 0 0 1 0 0 0 0 0 0 1 
1 0 0 1 0 0 1 1 0 0 1 
1 0 0 1 0 1 0 0 0 0 1 
1 0 0 1 0 1 1 1 0 0 1 
1 0 0 1 1 0 0 0 1 0 1 
1 0 0 1 1 0 1 1 1 0 1 
1 0 0 1 1 1 0 0 0 0 1 
1 0 0 1 1 1 1 1 0 0 1 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 1 1 0 0 
0 1 0 0 0 1 0 0 0 0 0 
0 1 0 0 0 1 1 1 0 0 0 
0 1 0 0 1 0 0 0 0 1 0 
0 1 0 0 1 0 1 0 0 1 0 
0 1 0 0 1 1 0 0 0 1 0 
0 1 0 0 1 1 1 0 0 1 0 
0 1 0 1 0 0 0 0 0 0 1 
0 1 0 1 0 0 1 1 0 0 1 
0 1 0 1 0 1 0 0 0 0 1 
0 1 0 1 0 1 1 1 0 0 1 
0 1 0 1 1 0 0 0 1 0 1 
0 1 0 1 1 0 1 1 1 0 1 
0 1 0 1 1 1 0 0 0 0 1 
0 1 0 1 1 1 1 1 0 0 1 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 1 0 
1 1 0 0 0 1 0 0 0 0 0 
1 1 0 0 0 1 1 1 0 0 0 
1 1 0 0 1 0 0 0 0 1 0 
1 1 0 0 1 0 1 0 0 1 0 
1 1 0 0 1 1 0 0 0 1 0 
1 1 0 0 1 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 0 0 0 
1 1 0 1 0 0 1 1 0 0 0 
1 1 0 1 0 1 0 0 0 0 0 
1 1 0 1 0 1 1 1 0 0 0 
1 1 0 1 1 0 0 0 1 0 0 
1 1 0 1 1 0 1 1 1 0 0 
1 1 0 1 1 1 0 0 0 0 0 
1 1 0 1 1 1 1 1 0 0 0 
.end

.model rjxor_clk_reset_a_b
.inputs clk reset a b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 clk reset a b -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 0 1 0 0 
0 0 0 0 0 1 0 1 0 0 0 
0 0 0 0 0 1 1 1 1 0 0 
0 0 0 0 1 0 0 0 0 0 0 
0 0 0 0 1 0 1 0 1 0 0 
0 0 0 0 1 1 0 1 0 0 0 
0 0 0 0 1 1 1 1 1 0 0 
0 0 0 1 0 0 0 0 0 0 0 
0 0 0 1 0 0 1 0 1 0 0 
0 0 0 1 0 1 0 1 0 0 0 
0 0 0 1 0 1 1 1 1 0 0 
0 0 0 1 1 0 0 0 0 0 0 
0 0 0 1 1 0 1 0 1 0 0 
0 0 0 1 1 1 0 1 0 0 0 
0 0 0 1 1 1 1 1 1 0 0 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 1 1 0 0 
1 0 0 0 0 1 0 0 0 1 0 
1 0 0 0 0 1 1 0 0 1 0 
1 0 0 0 1 0 0 0 0 0 0 
1 0 0 0 1 0 1 0 1 0 0 
1 0 0 0 1 1 0 1 0 0 0 
1 0 0 0 1 1 1 1 1 0 0 
1 0 0 1 0 0 0 0 0 0 1 
1 0 0 1 0 0 1 0 1 0 1 
1 0 0 1 0 1 0 1 0 0 1 
1 0 0 1 0 1 1 1 1 0 1 
1 0 0 1 1 0 0 0 0 0 1 
1 0 0 1 1 0 1 0 1 0 1 
1 0 0 1 1 1 0 1 0 0 1 
1 0 0 1 1 1 1 1 1 0 1 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 0 0 1 0 
0 1 0 0 0 1 0 1 1 0 0 
0 1 0 0 0 1 1 0 0 1 0 
0 1 0 0 1 0 0 0 0 0 0 
0 1 0 0 1 0 1 0 1 0 0 
0 1 0 0 1 1 0 1 0 0 0 
0 1 0 0 1 1 1 1 1 0 0 
0 1 0 1 0 0 0 0 0 0 1 
0 1 0 1 0 0 1 0 1 0 1 
0 1 0 1 0 1 0 1 0 0 1 
0 1 0 1 0 1 1 1 1 0 1 
0 1 0 1 1 0 0 0 0 0 1 
0 1 0 1 1 0 1 0 1 0 1 
0 1 0 1 1 1 0 1 0 0 1 
0 1 0 1 1 1 1 1 1 0 1 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 1 0 
1 1 0 0 0 1 0 0 0 1 0 
1 1 0 0 0 1 1 0 0 1 0 
1 1 0 0 1 0 0 0 0 0 0 
1 1 0 0 1 0 1 0 1 0 0 
1 1 0 0 1 1 0 1 0 0 0 
1 1 0 0 1 1 1 1 1 0 0 
1 1 0 1 0 0 0 0 0 0 0 
1 1 0 1 0 0 1 0 1 0 0 
1 1 0 1 0 1 0 1 0 0 0 
1 1 0 1 0 1 1 1 1 0 0 
1 1 0 1 1 0 0 0 0 0 0 
1 1 0 1 1 0 1 0 1 0 0 
1 1 0 1 1 1 0 1 0 0 0 
1 1 0 1 1 1 1 1 1 0 0 
.end

.model rjxor_clk_reset_b_a
.inputs clk reset b a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 clk reset b a -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 1 0 0 0 
0 0 0 0 0 1 0 0 1 0 0 
0 0 0 0 0 1 1 1 1 0 0 
0 0 0 0 1 0 0 0 0 0 0 
0 0 0 0 1 0 1 1 0 0 0 
0 0 0 0 1 1 0 0 1 0 0 
0 0 0 0 1 1 1 1 1 0 0 
0 0 0 1 0 0 0 0 0 0 0 
0 0 0 1 0 0 1 1 0 0 0 
0 0 0 1 0 1 0 0 1 0 0 
0 0 0 1 0 1 1 1 1 0 0 
0 0 0 1 1 0 0 0 0 0 0 
0 0 0 1 1 0 1 1 0 0 0 
0 0 0 1 1 1 0 0 1 0 0 
0 0 0 1 1 1 1 1 1 0 0 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 0 0 1 0 
1 0 0 0 0 1 0 1 1 0 0 
1 0 0 0 0 1 1 0 0 1 0 
1 0 0 0 1 0 0 0 0 0 0 
1 0 0 0 1 0 1 1 0 0 0 
1 0 0 0 1 1 0 0 1 0 0 
1 0 0 0 1 1 1 1 1 0 0 
1 0 0 1 0 0 0 0 0 0 1 
1 0 0 1 0 0 1 1 0 0 1 
1 0 0 1 0 1 0 0 1 0 1 
1 0 0 1 0 1 1 1 1 0 1 
1 0 0 1 1 0 0 0 0 0 1 
1 0 0 1 1 0 1 1 0 0 1 
1 0 0 1 1 1 0 0 1 0 1 
1 0 0 1 1 1 1 1 1 0 1 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 1 1 0 0 
0 1 0 0 0 1 0 0 0 1 0 
0 1 0 0 0 1 1 0 0 1 0 
0 1 0 0 1 0 0 0 0 0 0 
0 1 0 0 1 0 1 1 0 0 0 
0 1 0 0 1 1 0 0 1 0 0 
0 1 0 0 1 1 1 1 1 0 0 
0 1 0 1 0 0 0 0 0 0 1 
0 1 0 1 0 0 1 1 0 0 1 
0 1 0 1 0 1 0 0 1 0 1 
0 1 0 1 0 1 1 1 1 0 1 
0 1 0 1 1 0 0 0 0 0 1 
0 1 0 1 1 0 1 1 0 0 1 
0 1 0 1 1 1 0 0 1 0 1 
0 1 0 1 1 1 1 1 1 0 1 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 1 0 
1 1 0 0 0 1 0 0 0 1 0 
1 1 0 0 0 1 1 0 0 1 0 
1 1 0 0 1 0 0 0 0 0 0 
1 1 0 0 1 0 1 1 0 0 0 
1 1 0 0 1 1 0 0 1 0 0 
1 1 0 0 1 1 1 1 1 0 0 
1 1 0 1 0 0 0 0 0 0 0 
1 1 0 1 0 0 1 1 0 0 0 
1 1 0 1 0 1 0 0 1 0 0 
1 1 0 1 0 1 1 1 1 0 0 
1 1 0 1 1 0 0 0 0 0 0 
1 1 0 1 1 0 1 1 0 0 0 
1 1 0 1 1 1 0 0 1 0 0 
1 1 0 1 1 1 1 1 1 0 0 
.end

.model rjxor_reset_a_b_clk
.inputs reset a b clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 reset a b clk -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 0 0 0 0 
0 0 0 0 0 1 0 0 1 0 0 
0 0 0 0 0 1 1 0 0 0 1 
0 0 0 0 1 0 0 1 0 0 0 
0 0 0 0 1 0 1 0 0 0 1 
0 0 0 0 1 1 0 1 1 0 0 
0 0 0 0 1 1 1 0 0 0 0 
0 0 0 1 0 0 0 0 0 0 0 
0 0 0 1 0 0 1 0 0 0 0 
0 0 0 1 0 1 0 0 1 0 0 
0 0 0 1 0 1 1 0 0 0 1 
0 0 0 1 1 0 0 1 0 0 0 
0 0 0 1 1 0 1 0 0 0 1 
0 0 0 1 1 1 0 1 1 0 0 
0 0 0 1 1 1 1 0 0 0 0 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 0 0 0 1 
1 0 0 0 0 1 0 1 1 0 0 
1 0 0 0 0 1 1 0 0 0 0 
1 0 0 0 1 0 0 0 0 1 0 
1 0 0 0 1 0 1 0 0 1 0 
1 0 0 0 1 1 0 0 0 1 0 
1 0 0 0 1 1 1 0 0 1 0 
1 0 0 1 0 0 0 0 0 0 0 
1 0 0 1 0 0 1 0 0 0 0 
1 0 0 1 0 1 0 0 1 0 0 
1 0 0 1 0 1 1 0 0 0 1 
1 0 0 1 1 0 0 1 0 0 0 
1 0 0 1 1 0 1 0 0 0 1 
1 0 0 1 1 1 0 1 1 0 0 
1 0 0 1 1 1 1 0 0 0 0 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 0 0 0 1 
0 1 0 0 0 1 0 0 0 1 0 
0 1 0 0 0 1 1 0 0 1 0 
0 1 0 0 1 0 0 1 1 0 0 
0 1 0 0 1 0 1 0 0 0 0 
0 1 0 0 1 1 0 0 0 1 0 
0 1 0 0 1 1 1 0 0 1 0 
0 1 0 1 0 0 0 0 0 0 0 
0 1 0 1 0 0 1 0 0 0 0 
0 1 0 1 0 1 0 0 1 0 0 
0 1 0 1 0 1 1 0 0 0 1 
0 1 0 1 1 0 0 1 0 0 0 
0 1 0 1 1 0 1 0 0 0 1 
0 1 0 1 1 1 0 1 1 0 0 
0 1 0 1 1 1 1 0 0 0 0 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 0 0 
1 1 0 0 0 1 0 0 0 1 0 
1 1 0 0 0 1 1 0 0 1 0 
1 1 0 0 1 0 0 0 0 1 0 
1 1 0 0 1 0 1 0 0 1 0 
1 1 0 0 1 1 0 0 0 1 0 
1 1 0 0 1 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 0 0 0 
1 1 0 1 0 0 1 0 0 0 0 
1 1 0 1 0 1 0 0 1 0 0 
1 1 0 1 0 1 1 0 0 0 1 
1 1 0 1 1 0 0 1 0 0 0 
1 1 0 1 1 0 1 0 0 0 1 
1 1 0 1 1 1 0 1 1 0 0 
1 1 0 1 1 1 1 0 0 0 0 
.end

.model rjxor_reset_a_clk_b
.inputs reset a clk b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 reset a clk b -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 0 1 0 0 
0 0 0 0 0 1 0 0 0 0 0 
0 0 0 0 0 1 1 0 1 0 0 
0 0 0 0 1 0 0 1 0 0 0 
0 0 0 0 1 0 1 1 1 0 0 
0 0 0 0 1 1 0 0 0 0 1 
0 0 0 0 1 1 1 0 1 0 1 
0 0 0 1 0 0 0 0 0 0 0 
0 0 0 1 0 0 1 0 1 0 0 
0 0 0 1 0 1 0 0 0 0 0 
0 0 0 1 0 1 1 0 1 0 0 
0 0 0 1 1 0 0 1 0 0 0 
0 0 0 1 1 0 1 1 1 0 0 
0 0 0 1 1 1 0 0 0 0 1 
0 0 0 1 1 1 1 0 1 0 1 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 1 1 0 0 
1 0 0 0 0 1 0 0 0 0 1 
1 0 0 0 0 1 1 0 1 0 1 
1 0 0 0 1 0 0 0 0 1 0 
1 0 0 0 1 0 1 0 0 1 0 
1 0 0 0 1 1 0 0 0 1 0 
1 0 0 0 1 1 1 0 0 1 0 
1 0 0 1 0 0 0 0 0 0 0 
1 0 0 1 0 0 1 0 1 0 0 
1 0 0 1 0 1 0 0 0 0 0 
1 0 0 1 0 1 1 0 1 0 0 
1 0 0 1 1 0 0 1 0 0 0 
1 0 0 1 1 0 1 1 1 0 0 
1 0 0 1 1 1 0 0 0 0 1 
1 0 0 1 1 1 1 0 1 0 1 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 0 0 1 0 
0 1 0 0 0 1 0 0 0 0 1 
0 1 0 0 0 1 1 0 1 0 1 
0 1 0 0 1 0 0 1 1 0 0 
0 1 0 0 1 0 1 0 0 1 0 
0 1 0 0 1 1 0 0 0 0 0 
0 1 0 0 1 1 1 0 1 0 0 
0 1 0 1 0 0 0 0 0 0 0 
0 1 0 1 0 0 1 0 1 0 0 
0 1 0 1 0 1 0 0 0 0 0 
0 1 0 1 0 1 1 0 1 0 0 
0 1 0 1 1 0 0 1 0 0 0 
0 1 0 1 1 0 1 1 1 0 0 
0 1 0 1 1 1 0 0 0 0 1 
0 1 0 1 1 1 1 0 1 0 1 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 1 0 
1 1 0 0 0 1 0 0 0 0 0 
1 1 0 0 0 1 1 0 1 0 0 
1 1 0 0 1 0 0 0 0 1 0 
1 1 0 0 1 0 1 0 0 1 0 
1 1 0 0 1 1 0 0 0 1 0 
1 1 0 0 1 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 0 0 0 
1 1 0 1 0 0 1 0 1 0 0 
1 1 0 1 0 1 0 0 0 0 0 
1 1 0 1 0 1 1 0 1 0 0 
1 1 0 1 1 0 0 1 0 0 0 
1 1 0 1 1 0 1 1 1 0 0 
1 1 0 1 1 1 0 0 0 0 1 
1 1 0 1 1 1 1 0 1 0 1 
.end

.model rjxor_reset_b_a_clk
.inputs reset b a clk
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 reset b a clk -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 0 0 0 0 
0 0 0 0 0 1 0 1 0 0 0 
0 0 0 0 0 1 1 0 0 0 1 
0 0 0 0 1 0 0 0 1 0 0 
0 0 0 0 1 0 1 0 0 0 1 
0 0 0 0 1 1 0 1 1 0 0 
0 0 0 0 1 1 1 0 0 0 0 
0 0 0 1 0 0 0 0 0 0 0 
0 0 0 1 0 0 1 0 0 0 0 
0 0 0 1 0 1 0 1 0 0 0 
0 0 0 1 0 1 1 0 0 0 1 
0 0 0 1 1 0 0 0 1 0 0 
0 0 0 1 1 0 1 0 0 0 1 
0 0 0 1 1 1 0 1 1 0 0 
0 0 0 1 1 1 1 0 0 0 0 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 0 0 0 1 
1 0 0 0 0 1 0 0 0 1 0 
1 0 0 0 0 1 1 0 0 1 0 
1 0 0 0 1 0 0 1 1 0 0 
1 0 0 0 1 0 1 0 0 0 0 
1 0 0 0 1 1 0 0 0 1 0 
1 0 0 0 1 1 1 0 0 1 0 
1 0 0 1 0 0 0 0 0 0 0 
1 0 0 1 0 0 1 0 0 0 0 
1 0 0 1 0 1 0 1 0 0 0 
1 0 0 1 0 1 1 0 0 0 1 
1 0 0 1 1 0 0 0 1 0 0 
1 0 0 1 1 0 1 0 0 0 1 
1 0 0 1 1 1 0 1 1 0 0 
1 0 0 1 1 1 1 0 0 0 0 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 0 0 0 1 
0 1 0 0 0 1 0 1 1 0 0 
0 1 0 0 0 1 1 0 0 0 0 
0 1 0 0 1 0 0 0 0 1 0 
0 1 0 0 1 0 1 0 0 1 0 
0 1 0 0 1 1 0 0 0 1 0 
0 1 0 0 1 1 1 0 0 1 0 
0 1 0 1 0 0 0 0 0 0 0 
0 1 0 1 0 0 1 0 0 0 0 
0 1 0 1 0 1 0 1 0 0 0 
0 1 0 1 0 1 1 0 0 0 1 
0 1 0 1 1 0 0 0 1 0 0 
0 1 0 1 1 0 1 0 0 0 1 
0 1 0 1 1 1 0 1 1 0 0 
0 1 0 1 1 1 1 0 0 0 0 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 0 0 
1 1 0 0 0 1 0 0 0 1 0 
1 1 0 0 0 1 1 0 0 1 0 
1 1 0 0 1 0 0 0 0 1 0 
1 1 0 0 1 0 1 0 0 1 0 
1 1 0 0 1 1 0 0 0 1 0 
1 1 0 0 1 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 0 0 0 
1 1 0 1 0 0 1 0 0 0 0 
1 1 0 1 0 1 0 1 0 0 0 
1 1 0 1 0 1 1 0 0 0 1 
1 1 0 1 1 0 0 0 1 0 0 
1 1 0 1 1 0 1 0 0 0 1 
1 1 0 1 1 1 0 1 1 0 0 
1 1 0 1 1 1 1 0 0 0 0 
.end

.model rjxor_reset_b_clk_a
.inputs reset b clk a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 reset b clk a -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 1 0 0 0 
0 0 0 0 0 1 0 0 0 0 0 
0 0 0 0 0 1 1 1 0 0 0 
0 0 0 0 1 0 0 0 1 0 0 
0 0 0 0 1 0 1 1 1 0 0 
0 0 0 0 1 1 0 0 0 0 1 
0 0 0 0 1 1 1 1 0 0 1 
0 0 0 1 0 0 0 0 0 0 0 
0 0 0 1 0 0 1 1 0 0 0 
0 0 0 1 0 1 0 0 0 0 0 
0 0 0 1 0 1 1 1 0 0 0 
0 0 0 1 1 0 0 0 1 0 0 
0 0 0 1 1 0 1 1 1 0 0 
0 0 0 1 1 1 0 0 0 0 1 
0 0 0 1 1 1 1 1 0 0 1 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 0 0 1 0 
1 0 0 0 0 1 0 0 0 0 1 
1 0 0 0 0 1 1 1 0 0 1 
1 0 0 0 1 0 0 1 1 0 0 
1 0 0 0 1 0 1 0 0 1 0 
1 0 0 0 1 1 0 0 0 0 0 
1 0 0 0 1 1 1 1 0 0 0 
1 0 0 1 0 0 0 0 0 0 0 
1 0 0 1 0 0 1 1 0 0 0 
1 0 0 1 0 1 0 0 0 0 0 
1 0 0 1 0 1 1 1 0 0 0 
1 0 0 1 1 0 0 0 1 0 0 
1 0 0 1 1 0 1 1 1 0 0 
1 0 0 1 1 1 0 0 0 0 1 
1 0 0 1 1 1 1 1 0 0 1 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 1 1 0 0 
0 1 0 0 0 1 0 0 0 0 1 
0 1 0 0 0 1 1 1 0 0 1 
0 1 0 0 1 0 0 0 0 1 0 
0 1 0 0 1 0 1 0 0 1 0 
0 1 0 0 1 1 0 0 0 1 0 
0 1 0 0 1 1 1 0 0 1 0 
0 1 0 1 0 0 0 0 0 0 0 
0 1 0 1 0 0 1 1 0 0 0 
0 1 0 1 0 1 0 0 0 0 0 
0 1 0 1 0 1 1 1 0 0 0 
0 1 0 1 1 0 0 0 1 0 0 
0 1 0 1 1 0 1 1 1 0 0 
0 1 0 1 1 1 0 0 0 0 1 
0 1 0 1 1 1 1 1 0 0 1 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 1 0 
1 1 0 0 0 1 0 0 0 0 0 
1 1 0 0 0 1 1 1 0 0 0 
1 1 0 0 1 0 0 0 0 1 0 
1 1 0 0 1 0 1 0 0 1 0 
1 1 0 0 1 1 0 0 0 1 0 
1 1 0 0 1 1 1 0 0 1 0 
1 1 0 1 0 0 0 0 0 0 0 
1 1 0 1 0 0 1 1 0 0 0 
1 1 0 1 0 1 0 0 0 0 0 
1 1 0 1 0 1 1 1 0 0 0 
1 1 0 1 1 0 0 0 1 0 0 
1 1 0 1 1 0 1 1 1 0 0 
1 1 0 1 1 1 0 0 0 0 1 
1 1 0 1 1 1 1 1 0 0 1 
.end

.model rjxor_reset_clk_a_b
.inputs reset clk a b
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 reset clk a b -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 0 1 0 0 
0 0 0 0 0 1 0 1 0 0 0 
0 0 0 0 0 1 1 1 1 0 0 
0 0 0 0 1 0 0 0 0 0 0 
0 0 0 0 1 0 1 0 1 0 0 
0 0 0 0 1 1 0 1 0 0 0 
0 0 0 0 1 1 1 1 1 0 0 
0 0 0 1 0 0 0 0 0 0 0 
0 0 0 1 0 0 1 0 1 0 0 
0 0 0 1 0 1 0 1 0 0 0 
0 0 0 1 0 1 1 1 1 0 0 
0 0 0 1 1 0 0 0 0 0 0 
0 0 0 1 1 0 1 0 1 0 0 
0 0 0 1 1 1 0 1 0 0 0 
0 0 0 1 1 1 1 1 1 0 0 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 1 1 0 0 
1 0 0 0 0 1 0 0 0 1 0 
1 0 0 0 0 1 1 0 0 1 0 
1 0 0 0 1 0 0 0 0 0 1 
1 0 0 0 1 0 1 0 1 0 1 
1 0 0 0 1 1 0 1 0 0 1 
1 0 0 0 1 1 1 1 1 0 1 
1 0 0 1 0 0 0 0 0 0 0 
1 0 0 1 0 0 1 0 1 0 0 
1 0 0 1 0 1 0 1 0 0 0 
1 0 0 1 0 1 1 1 1 0 0 
1 0 0 1 1 0 0 0 0 0 0 
1 0 0 1 1 0 1 0 1 0 0 
1 0 0 1 1 1 0 1 0 0 0 
1 0 0 1 1 1 1 1 1 0 0 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 0 0 1 0 
0 1 0 0 0 1 0 1 1 0 0 
0 1 0 0 0 1 1 0 0 1 0 
0 1 0 0 1 0 0 0 0 0 1 
0 1 0 0 1 0 1 0 1 0 1 
0 1 0 0 1 1 0 1 0 0 1 
0 1 0 0 1 1 1 1 1 0 1 
0 1 0 1 0 0 0 0 0 0 0 
0 1 0 1 0 0 1 0 1 0 0 
0 1 0 1 0 1 0 1 0 0 0 
0 1 0 1 0 1 1 1 1 0 0 
0 1 0 1 1 0 0 0 0 0 0 
0 1 0 1 1 0 1 0 1 0 0 
0 1 0 1 1 1 0 1 0 0 0 
0 1 0 1 1 1 1 1 1 0 0 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 1 0 
1 1 0 0 0 1 0 0 0 1 0 
1 1 0 0 0 1 1 0 0 1 0 
1 1 0 0 1 0 0 0 0 0 0 
1 1 0 0 1 0 1 0 1 0 0 
1 1 0 0 1 1 0 1 0 0 0 
1 1 0 0 1 1 1 1 1 0 0 
1 1 0 1 0 0 0 0 0 0 0 
1 1 0 1 0 0 1 0 1 0 0 
1 1 0 1 0 1 0 1 0 0 0 
1 1 0 1 0 1 1 1 1 0 0 
1 1 0 1 1 0 0 0 0 0 0 
1 1 0 1 1 0 1 0 1 0 0 
1 1 0 1 1 1 0 1 0 0 0 
1 1 0 1 1 1 1 1 1 0 0 
.end

.model rjxor_reset_clk_b_a
.inputs reset clk b a
.outputs c
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.latch si2 so2
.reset so2
0
.table so0 so1 so2 reset clk b a -> si0 si1 si2 c 
.default 0 0 1 0 
0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 1 1 0 0 0 
0 0 0 0 0 1 0 0 1 0 0 
0 0 0 0 0 1 1 1 1 0 0 
0 0 0 0 1 0 0 0 0 0 0 
0 0 0 0 1 0 1 1 0 0 0 
0 0 0 0 1 1 0 0 1 0 0 
0 0 0 0 1 1 1 1 1 0 0 
0 0 0 1 0 0 0 0 0 0 0 
0 0 0 1 0 0 1 1 0 0 0 
0 0 0 1 0 1 0 0 1 0 0 
0 0 0 1 0 1 1 1 1 0 0 
0 0 0 1 1 0 0 0 0 0 0 
0 0 0 1 1 0 1 1 0 0 0 
0 0 0 1 1 1 0 0 1 0 0 
0 0 0 1 1 1 1 1 1 0 0 
1 0 0 0 0 0 0 1 0 0 0 
1 0 0 0 0 0 1 0 0 1 0 
1 0 0 0 0 1 0 1 1 0 0 
1 0 0 0 0 1 1 0 0 1 0 
1 0 0 0 1 0 0 0 0 0 1 
1 0 0 0 1 0 1 1 0 0 1 
1 0 0 0 1 1 0 0 1 0 1 
1 0 0 0 1 1 1 1 1 0 1 
1 0 0 1 0 0 0 0 0 0 0 
1 0 0 1 0 0 1 1 0 0 0 
1 0 0 1 0 1 0 0 1 0 0 
1 0 0 1 0 1 1 1 1 0 0 
1 0 0 1 1 0 0 0 0 0 0 
1 0 0 1 1 0 1 1 0 0 0 
1 0 0 1 1 1 0 0 1 0 0 
1 0 0 1 1 1 1 1 1 0 0 
0 1 0 0 0 0 0 0 1 0 0 
0 1 0 0 0 0 1 1 1 0 0 
0 1 0 0 0 1 0 0 0 1 0 
0 1 0 0 0 1 1 0 0 1 0 
0 1 0 0 1 0 0 0 0 0 1 
0 1 0 0 1 0 1 1 0 0 1 
0 1 0 0 1 1 0 0 1 0 1 
0 1 0 0 1 1 1 1 1 0 1 
0 1 0 1 0 0 0 0 0 0 0 
0 1 0 1 0 0 1 1 0 0 0 
0 1 0 1 0 1 0 0 1 0 0 
0 1 0 1 0 1 1 1 1 0 0 
0 1 0 1 1 0 0 0 0 0 0 
0 1 0 1 1 0 1 1 0 0 0 
0 1 0 1 1 1 0 0 1 0 0 
0 1 0 1 1 1 1 1 1 0 0 
1 1 0 0 0 0 0 1 1 0 0 
1 1 0 0 0 0 1 0 0 1 0 
1 1 0 0 0 1 0 0 0 1 0 
1 1 0 0 0 1 1 0 0 1 0 
1 1 0 0 1 0 0 0 0 0 0 
1 1 0 0 1 0 1 1 0 0 0 
1 1 0 0 1 1 0 0 1 0 0 
1 1 0 0 1 1 1 1 1 0 0 
1 1 0 1 0 0 0 0 0 0 0 
1 1 0 1 0 0 1 1 0 0 0 
1 1 0 1 0 1 0 0 1 0 0 
1 1 0 1 0 1 1 1 1 0 0 
1 1 0 1 1 0 0 0 0 0 0 
1 1 0 1 1 0 1 1 0 0 0 
1 1 0 1 1 1 0 0 1 0 0 
1 1 0 1 1 1 1 1 1 0 0 
.end

#"cb" "spljtlx" "spl3jtlx" "source" "cbjtlx" "jtlsink" "jtlx" "jtlxx"

.model cb
.inputs a b 
.outputs c
.latch si0 so0
.reset so0
0
.table -> si0
0
.table a b -> c
0 0 0
0 1 1
1 0 1
1 1 1
.end

.model cb_timingViolation
.inputs a b 
.outputs c
.latch si0 so0
.reset so0
0
.table a b -> c
0 0 0
0 1 1
1 0 1
1 1 1
.table a b so0 -> si0
.default 1
0 0 0 0
0 1 0 0
1 0 0 0
.end

.model cbjtlx
.inputs a b d
.outputs c e
.latch si0 so0
.reset so0
0
.table -> si0
0
.table a b -> c
0 0 0
0 1 1
1 0 1
1 1 1
.table d -> e
- =d
.end

.model cbjtlx_timingViolation
.inputs a b d
.outputs c e
.latch si0 so0
.reset so0
0
.table a b so0 -> si0
.default 1
0 0 0 0
0 1 0 0
1 0 0 0
.table a b -> c
0 0 0
0 1 1
1 0 1
1 1 1
.table d -> e
- =d
.end

.model source
.outputs dout
.table -> dout
0
.end

.model spljtlx
.inputs a d
.outputs b c e
.table a -> b c
- =a =a
.table d -> e
- =d
.end

.model spl3jtlx
.inputs a e
.outputs b c d f
.table a -> b c d
- =a =a =a
.table e -> f
- =e
.end

.model jtlx
.inputs dina dinb
.outputs douta doutb
.table dina -> douta
- =dina
.table dinb -> doutb
- =dinb
.end

.model jtlxx
.inputs dina dinb dinc
.outputs douta doutb doutc
.table dina -> douta
- =dina
.table dinb -> doutb
- =dinb
.table dinc -> doutc
- =dinc
.end

.model jtlsink
.inputs dina dinb
.outputs douta
.table dina -> douta
- =dina
.end

.model t1_clock_data
.inputs clock data
.outputs carry sum
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 clock data -> si0 si1 carry sum 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 
0 0 0 1 1 0 0 0 
0 0 1 0 0 0 0 0 
0 0 1 1 1 0 0 0 
1 0 0 0 1 0 0 0 
1 0 0 1 0 0 1 0 
1 0 1 0 0 0 0 1 
1 0 1 1 1 0 0 1 
.end

.model t1_data_clock
.inputs data clock
.outputs carry sum
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 data clock -> si0 si1 carry sum 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 
0 0 0 1 0 0 0 0 
0 0 1 0 1 0 0 0 
0 0 1 1 0 0 0 1 
1 0 0 0 1 0 0 0 
1 0 0 1 0 0 0 1 
1 0 1 0 0 0 1 0 
1 0 1 1 0 0 1 0 
.end

.model tbina_r_s0_s1
.inputs r s0 s1
.outputs b0 b1
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 r s0 s1 -> si0 si1 b0 b1 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 0 
0 0 0 1 0 0 0 1 0 
0 0 0 1 1 1 0 1 0 
0 0 1 0 0 0 1 0 0 
0 0 1 0 1 0 1 0 0 
0 0 1 1 0 0 1 0 0 
0 0 1 1 1 0 1 0 0 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 1 0 0 0 
1 0 0 1 0 0 0 0 0 
1 0 0 1 1 1 0 0 0 
1 0 1 0 0 0 0 0 1 
1 0 1 0 1 1 0 0 1 
1 0 1 1 0 0 0 1 1 
1 0 1 1 1 1 0 1 1 
.end

.model tbina_r_s1_s0
.inputs r s1 s0
.outputs b0 b1
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 r s1 s0 -> si0 si1 b0 b1 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 1 0 
0 0 0 1 0 1 0 0 0 
0 0 0 1 1 0 0 0 0 
0 0 1 0 0 0 1 0 0 
0 0 1 0 1 0 1 0 0 
0 0 1 1 0 0 1 0 0 
0 0 1 1 1 0 1 0 0 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 0 0 0 0 
1 0 0 1 0 1 0 0 0 
1 0 0 1 1 0 0 0 0 
1 0 1 0 0 0 0 0 1 
1 0 1 0 1 0 0 1 1 
1 0 1 1 0 1 0 0 1 
1 0 1 1 1 0 0 0 1 
.end

.model tbina_s0_r_s1
.inputs s0 r s1
.outputs b0 b1
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 s0 r s1 -> si0 si1 b0 b1 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 1 0 0 0 
0 0 0 1 0 0 1 0 0 
0 0 0 1 1 0 1 0 0 
0 0 1 0 0 0 0 1 0 
0 0 1 0 1 1 0 1 0 
0 0 1 1 0 0 1 1 0 
0 0 1 1 1 0 1 1 0 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 1 0 0 0 
1 0 0 1 0 0 0 0 1 
1 0 0 1 1 1 0 0 1 
1 0 1 0 0 0 0 0 0 
1 0 1 0 1 1 0 0 0 
1 0 1 1 0 0 1 0 0 
1 0 1 1 1 0 1 0 0 
.end

.model tbina_s0_s1_r
.inputs s0 s1 r
.outputs b0 b1
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 s0 s1 r -> si0 si1 b0 b1 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 1 0 0 
0 0 0 1 0 1 0 0 0 
0 0 0 1 1 0 0 0 1 
0 0 1 0 0 0 0 1 0 
0 0 1 0 1 0 1 1 0 
0 0 1 1 0 1 0 1 0 
0 0 1 1 1 0 0 1 1 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 0 0 0 1 
1 0 0 1 0 1 0 0 0 
1 0 0 1 1 0 0 0 1 
1 0 1 0 0 0 0 0 0 
1 0 1 0 1 0 1 0 0 
1 0 1 1 0 1 0 0 0 
1 0 1 1 1 0 0 0 1 
.end

.model tbina_s1_r_s0
.inputs s1 r s0
.outputs b0 b1
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 s1 r s0 -> si0 si1 b0 b1 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 0 1 0 
0 0 0 1 0 0 1 0 0 
0 0 0 1 1 0 1 0 0 
0 0 1 0 0 1 0 0 0 
0 0 1 0 1 0 0 0 0 
0 0 1 1 0 0 0 0 1 
0 0 1 1 1 0 0 1 1 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 0 0 0 0 
1 0 0 1 0 0 0 0 1 
1 0 0 1 1 0 0 1 1 
1 0 1 0 0 1 0 0 0 
1 0 1 0 1 0 0 0 0 
1 0 1 1 0 0 0 0 1 
1 0 1 1 1 0 0 1 1 
.end

.model tbina_s1_s0_r
.inputs s1 s0 r
.outputs b0 b1
.latch si0 so0
.reset so0
0
.latch si1 so1
.reset so1
0
.table so0 so1 s1 s0 r -> si0 si1 b0 b1 
.default 0 1 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 1 0 1 0 0 
0 0 0 1 0 0 0 1 0 
0 0 0 1 1 0 1 1 0 
0 0 1 0 0 1 0 0 0 
0 0 1 0 1 0 0 0 1 
0 0 1 1 0 0 0 0 0 
0 0 1 1 1 0 1 0 0 
1 0 0 0 0 1 0 0 0 
1 0 0 0 1 0 0 0 1 
1 0 0 1 0 0 0 0 0 
1 0 0 1 1 0 1 0 0 
1 0 1 0 0 1 0 0 0 
1 0 1 0 1 0 0 0 1 
1 0 1 1 0 0 0 0 0 
1 0 1 1 1 0 1 0 0 
.end

