{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572447027514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572447027514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 15:50:27 2019 " "Processing started: Wed Oct 30 15:50:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572447027514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572447027514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SDRAM_Nios_Test -c DE0_NANO_SDRAM_Nios_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SDRAM_Nios_Test -c DE0_NANO_SDRAM_Nios_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572447027514 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1572447027879 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE0_NANO_SDRAM_Nios_Test DE0_NANO_SDRAM_Nios_Test.v(103) " "Verilog Module Declaration warning at DE0_NANO_SDRAM_Nios_Test.v(103): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE0_NANO_SDRAM_Nios_Test\"" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 103 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447027988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sdram_nios_test.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sdram_nios_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SDRAM_Nios_Test " "Found entity 1: DE0_NANO_SDRAM_Nios_Test" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447027988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447027988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/de0_nano_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/de0_nano_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS " "Found entity 1: DE0_NANO_QSYS" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_irq_mapper " "Found entity 1: DE0_NANO_QSYS_irq_mapper" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_irq_mapper.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028035 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_rsp_xbar_mux_001 " "Found entity 1: DE0_NANO_QSYS_rsp_xbar_mux_001" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_rsp_xbar_mux " "Found entity 1: DE0_NANO_QSYS_rsp_xbar_mux" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_rsp_xbar_mux.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_rsp_xbar_demux_002 " "Found entity 1: DE0_NANO_QSYS_rsp_xbar_demux_002" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_rsp_xbar_demux_002.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_rsp_xbar_demux " "Found entity 1: DE0_NANO_QSYS_rsp_xbar_demux" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_rsp_xbar_demux.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_cmd_xbar_mux " "Found entity 1: DE0_NANO_QSYS_cmd_xbar_mux" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_cmd_xbar_mux.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_cmd_xbar_demux_001 " "Found entity 1: DE0_NANO_QSYS_cmd_xbar_demux_001" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_cmd_xbar_demux " "Found entity 1: DE0_NANO_QSYS_cmd_xbar_demux" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_cmd_xbar_demux.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file de0_nano_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028082 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028082 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028082 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028082 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028082 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028082 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_NANO_QSYS_id_router_002.sv(48) " "Verilog HDL Declaration information at DE0_NANO_QSYS_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_002.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1572447028083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_NANO_QSYS_id_router_002.sv(49) " "Verilog HDL Declaration information at DE0_NANO_QSYS_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_002.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1572447028083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_id_router_002_default_decode " "Found entity 1: DE0_NANO_QSYS_id_router_002_default_decode" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_002.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028083 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_QSYS_id_router_002 " "Found entity 2: DE0_NANO_QSYS_id_router_002" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_002.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_NANO_QSYS_id_router_001.sv(48) " "Verilog HDL Declaration information at DE0_NANO_QSYS_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_001.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1572447028099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_NANO_QSYS_id_router_001.sv(49) " "Verilog HDL Declaration information at DE0_NANO_QSYS_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_001.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1572447028099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_id_router_001_default_decode " "Found entity 1: DE0_NANO_QSYS_id_router_001_default_decode" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_001.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028099 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_QSYS_id_router_001 " "Found entity 2: DE0_NANO_QSYS_id_router_001" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_001.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_NANO_QSYS_id_router.sv(48) " "Verilog HDL Declaration information at DE0_NANO_QSYS_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1572447028099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_NANO_QSYS_id_router.sv(49) " "Verilog HDL Declaration information at DE0_NANO_QSYS_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1572447028099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_id_router_default_decode " "Found entity 1: DE0_NANO_QSYS_id_router_default_decode" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028099 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_QSYS_id_router " "Found entity 2: DE0_NANO_QSYS_id_router" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_NANO_QSYS_addr_router_001.sv(48) " "Verilog HDL Declaration information at DE0_NANO_QSYS_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router_001.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1572447028099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_NANO_QSYS_addr_router_001.sv(49) " "Verilog HDL Declaration information at DE0_NANO_QSYS_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router_001.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1572447028099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_addr_router_001_default_decode " "Found entity 1: DE0_NANO_QSYS_addr_router_001_default_decode" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router_001.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028099 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_QSYS_addr_router_001 " "Found entity 2: DE0_NANO_QSYS_addr_router_001" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router_001.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_NANO_QSYS_addr_router.sv(48) " "Verilog HDL Declaration information at DE0_NANO_QSYS_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1572447028099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_NANO_QSYS_addr_router.sv(49) " "Verilog HDL Declaration information at DE0_NANO_QSYS_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1572447028099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_addr_router_default_decode " "Found entity 1: DE0_NANO_QSYS_addr_router_default_decode" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028099 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_QSYS_addr_router " "Found entity 2: DE0_NANO_QSYS_addr_router" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_altpll_dffpipe_l2c " "Found entity 1: DE0_NANO_QSYS_altpll_dffpipe_l2c" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028130 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_QSYS_altpll_stdsync_sv6 " "Found entity 2: DE0_NANO_QSYS_altpll_stdsync_sv6" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028130 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_NANO_QSYS_altpll_altpll_8ra2 " "Found entity 3: DE0_NANO_QSYS_altpll_altpll_8ra2" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028130 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_NANO_QSYS_altpll " "Found entity 4: DE0_NANO_QSYS_altpll" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_sdram_input_efifo_module " "Found entity 1: DE0_NANO_QSYS_sdram_input_efifo_module" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028146 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_QSYS_sdram " "Found entity 2: DE0_NANO_QSYS_sdram" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028146 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_NANO_QSYS_sdram_test_component.v(234) " "Verilog HDL warning at DE0_NANO_QSYS_sdram_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram_test_component.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1572447028146 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_NANO_QSYS_sdram_test_component.v(235) " "Verilog HDL warning at DE0_NANO_QSYS_sdram_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram_test_component.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1572447028146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_sdram_test_component_ram_module " "Found entity 1: DE0_NANO_QSYS_sdram_test_component_ram_module" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram_test_component.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028146 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_QSYS_sdram_test_component " "Found entity 2: DE0_NANO_QSYS_sdram_test_component" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram_test_component.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_key " "Found entity 1: DE0_NANO_QSYS_key" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_key.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE0_NANO_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028146 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE0_NANO_QSYS_jtag_uart_scfifo_w" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028146 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_NANO_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE0_NANO_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028146 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_NANO_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE0_NANO_QSYS_jtag_uart_scfifo_r" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028146 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_NANO_QSYS_jtag_uart " "Found entity 5: DE0_NANO_QSYS_jtag_uart" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_timer " "Found entity 1: DE0_NANO_QSYS_timer" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_timer.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_sysid_qsys " "Found entity 1: DE0_NANO_QSYS_sysid_qsys" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sysid_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys.v 27 27 " "Found 27 design units, including 27 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_nios2_qsys_ic_data_module " "Found entity 1: DE0_NANO_QSYS_nios2_qsys_ic_data_module" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_QSYS_nios2_qsys_ic_tag_module " "Found entity 2: DE0_NANO_QSYS_nios2_qsys_ic_tag_module" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_NANO_QSYS_nios2_qsys_bht_module " "Found entity 3: DE0_NANO_QSYS_nios2_qsys_bht_module" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_NANO_QSYS_nios2_qsys_register_bank_a_module " "Found entity 4: DE0_NANO_QSYS_nios2_qsys_register_bank_a_module" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_NANO_QSYS_nios2_qsys_register_bank_b_module " "Found entity 5: DE0_NANO_QSYS_nios2_qsys_register_bank_b_module" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE0_NANO_QSYS_nios2_qsys_dc_tag_module " "Found entity 6: DE0_NANO_QSYS_nios2_qsys_dc_tag_module" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE0_NANO_QSYS_nios2_qsys_dc_data_module " "Found entity 7: DE0_NANO_QSYS_nios2_qsys_dc_data_module" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE0_NANO_QSYS_nios2_qsys_dc_victim_module " "Found entity 8: DE0_NANO_QSYS_nios2_qsys_dc_victim_module" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 9: DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module " "Found entity 10: DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE0_NANO_QSYS_nios2_qsys_nios2_ocimem " "Found entity 11: DE0_NANO_QSYS_nios2_qsys_nios2_ocimem" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 12: DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE0_NANO_QSYS_nios2_qsys_nios2_oci_break " "Found entity 13: DE0_NANO_QSYS_nios2_qsys_nios2_oci_break" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 14: DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 15: DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 16: DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE0_NANO_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 17: DE0_NANO_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 18: DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE0_NANO_QSYS_nios2_qsys_nios2_oci_compute_tm_count " "Found entity 19: DE0_NANO_QSYS_nios2_qsys_nios2_oci_compute_tm_count" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifowp_inc " "Found entity 20: DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifowp_inc" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifocount_inc " "Found entity 21: DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifocount_inc" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 22: DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE0_NANO_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 23: DE0_NANO_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE0_NANO_QSYS_nios2_qsys_nios2_oci_im " "Found entity 24: DE0_NANO_QSYS_nios2_qsys_nios2_oci_im" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE0_NANO_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 25: DE0_NANO_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE0_NANO_QSYS_nios2_qsys_nios2_oci " "Found entity 26: DE0_NANO_QSYS_nios2_qsys_nios2_oci" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE0_NANO_QSYS_nios2_qsys " "Found entity 27: DE0_NANO_QSYS_nios2_qsys" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_nios2_qsys_mult_cell " "Found entity 1: DE0_NANO_QSYS_nios2_qsys_mult_cell" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_mult_cell.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: DE0_NANO_QSYS_nios2_qsys_oci_test_bench" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_oci_test_bench.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_QSYS_nios2_qsys_test_bench " "Found entity 1: DE0_NANO_QSYS_nios2_qsys_test_bench" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_test_bench.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447028807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447028807 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_NANO_QSYS_nios2_qsys.v(2074) " "Verilog HDL or VHDL warning at DE0_NANO_QSYS_nios2_qsys.v(2074): conditional expression evaluates to a constant" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1572447028823 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_NANO_QSYS_nios2_qsys.v(2076) " "Verilog HDL or VHDL warning at DE0_NANO_QSYS_nios2_qsys.v(2076): conditional expression evaluates to a constant" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1572447028823 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_NANO_QSYS_nios2_qsys.v(2232) " "Verilog HDL or VHDL warning at DE0_NANO_QSYS_nios2_qsys.v(2232): conditional expression evaluates to a constant" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1572447028823 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_NANO_QSYS_nios2_qsys.v(3060) " "Verilog HDL or VHDL warning at DE0_NANO_QSYS_nios2_qsys.v(3060): conditional expression evaluates to a constant" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1572447028823 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_NANO_QSYS_sdram.v(316) " "Verilog HDL or VHDL warning at DE0_NANO_QSYS_sdram.v(316): conditional expression evaluates to a constant" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1572447028823 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_NANO_QSYS_sdram.v(326) " "Verilog HDL or VHDL warning at DE0_NANO_QSYS_sdram.v(326): conditional expression evaluates to a constant" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1572447028823 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_NANO_QSYS_sdram.v(336) " "Verilog HDL or VHDL warning at DE0_NANO_QSYS_sdram.v(336): conditional expression evaluates to a constant" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1572447028823 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_NANO_QSYS_sdram.v(680) " "Verilog HDL or VHDL warning at DE0_NANO_QSYS_sdram.v(680): conditional expression evaluates to a constant" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1572447028838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO_SDRAM_Nios_Test " "Elaborating entity \"DE0_NANO_SDRAM_Nios_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572447028885 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED DE0_NANO_SDRAM_Nios_Test.v(118) " "Output port \"LED\" at DE0_NANO_SDRAM_Nios_Test.v(118) has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1572447028885 "|DE0_NANO_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO DE0_NANO_SDRAM_Nios_Test.v(139) " "Output port \"EPCS_ASDO\" at DE0_NANO_SDRAM_Nios_Test.v(139) has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1572447028885 "|DE0_NANO_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK DE0_NANO_SDRAM_Nios_Test.v(141) " "Output port \"EPCS_DCLK\" at DE0_NANO_SDRAM_Nios_Test.v(141) has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1572447028885 "|DE0_NANO_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO DE0_NANO_SDRAM_Nios_Test.v(142) " "Output port \"EPCS_NCSO\" at DE0_NANO_SDRAM_Nios_Test.v(142) has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1572447028885 "|DE0_NANO_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N DE0_NANO_SDRAM_Nios_Test.v(145) " "Output port \"G_SENSOR_CS_N\" at DE0_NANO_SDRAM_Nios_Test.v(145) has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 145 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1572447028885 "|DE0_NANO_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE0_NANO_SDRAM_Nios_Test.v(147) " "Output port \"I2C_SCLK\" at DE0_NANO_SDRAM_Nios_Test.v(147) has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 147 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1572447028885 "|DE0_NANO_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N DE0_NANO_SDRAM_Nios_Test.v(151) " "Output port \"ADC_CS_N\" at DE0_NANO_SDRAM_Nios_Test.v(151) has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1572447028885 "|DE0_NANO_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR DE0_NANO_SDRAM_Nios_Test.v(152) " "Output port \"ADC_SADDR\" at DE0_NANO_SDRAM_Nios_Test.v(152) has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1572447028885 "|DE0_NANO_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE0_NANO_SDRAM_Nios_Test.v(153) " "Output port \"ADC_SCLK\" at DE0_NANO_SDRAM_Nios_Test.v(153) has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1572447028885 "|DE0_NANO_SDRAM_Nios_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS DE0_NANO_QSYS:u0 " "Elaborating entity \"DE0_NANO_QSYS\" for hierarchy \"DE0_NANO_QSYS:u0\"" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "u0" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447028911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "nios2_qsys" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447029208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_test_bench DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_test_bench:the_DE0_NANO_QSYS_nios2_qsys_test_bench " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_test_bench\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_test_bench:the_DE0_NANO_QSYS_nios2_qsys_test_bench\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_DE0_NANO_QSYS_nios2_qsys_test_bench" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 6008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447029604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_ic_data_module DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_ic_data_module\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "DE0_NANO_QSYS_nios2_qsys_ic_data" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 7033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447029619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447029838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447029963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447029963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447029963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_ic_tag_module DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_ic_tag_module\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "DE0_NANO_QSYS_nios2_qsys_ic_tag" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 7099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447030105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447030184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8i1 " "Found entity 1: altsyncram_o8i1" {  } { { "db/altsyncram_o8i1.tdf" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_o8i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447030340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447030340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8i1 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_o8i1:auto_generated " "Elaborating entity \"altsyncram_o8i1\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_o8i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447030340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_bht_module DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_bht_module\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "DE0_NANO_QSYS_nios2_qsys_bht" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 7303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447030418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447030449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fsh1 " "Found entity 1: altsyncram_fsh1" {  } { { "db/altsyncram_fsh1.tdf" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_fsh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447030558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447030558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fsh1 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_fsh1:auto_generated " "Elaborating entity \"altsyncram_fsh1\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_fsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447030558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_register_bank_a_module DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_register_bank_a_module\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "DE0_NANO_QSYS_nios2_qsys_register_bank_a" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 7449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447030590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447030652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fah1 " "Found entity 1: altsyncram_fah1" {  } { { "db/altsyncram_fah1.tdf" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_fah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447030762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447030762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fah1 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fah1:auto_generated " "Elaborating entity \"altsyncram_fah1\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fah1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447030762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_register_bank_b_module DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_register_bank_b_module\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "DE0_NANO_QSYS_nios2_qsys_register_bank_b" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 7470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447030902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447030965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gah1 " "Found entity 1: altsyncram_gah1" {  } { { "db/altsyncram_gah1.tdf" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_gah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447031105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447031105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gah1 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gah1:auto_generated " "Elaborating entity \"altsyncram_gah1\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gah1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447031121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_dc_tag_module DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_dc_tag_module\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "DE0_NANO_QSYS_nios2_qsys_dc_tag" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 7903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447031274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447031321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dhh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dhh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dhh1 " "Found entity 1: altsyncram_dhh1" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_dhh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447031415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447031415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dhh1 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dhh1:auto_generated " "Elaborating entity \"altsyncram_dhh1\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dhh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447031415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_dc_data_module DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_dc_data_module\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "DE0_NANO_QSYS_nios2_qsys_dc_data" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 7957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447031478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447031524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447031634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447031634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447031649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_dc_victim_module DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_dc_victim_module\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "DE0_NANO_QSYS_nios2_qsys_dc_victim" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 8084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447031712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447031759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447031852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447031852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447031852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_mult_cell DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_mult_cell\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_DE0_NANO_QSYS_nios2_qsys_mult_cell" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 9762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447031899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altera_mult_add_q1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447032181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447032181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032227 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1572447032243 "|DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447032915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altera_mult_add_s1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447033071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447033071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447033071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447033102 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1572447033133 "|DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447033586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_nios2_oci DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_nios2_oci\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_DE0_NANO_QSYS_nios2_qsys_nios2_oci" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 10002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447033602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447033665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_altera_std_synchronizer" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447033774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_nios2_ocimem DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_nios2_ocimem\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447033789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem\|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem\|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447033821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem\|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem\|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447033920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ar81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ar81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ar81 " "Found entity 1: altsyncram_ar81" {  } { { "db/altsyncram_ar81.tdf" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_ar81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447034029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447034029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ar81 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem\|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ar81:auto_generated " "Elaborating entity \"altsyncram_ar81\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem\|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ar81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447034029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447034170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_nios2_oci_break DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_break " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_nios2_oci_break\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_break\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_break" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447034201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447034396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447034396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447034411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447034443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_nios2_oci_td_mode DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_td_mode:DE0_NANO_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_nios2_oci_td_mode\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_td_mode:DE0_NANO_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "DE0_NANO_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447034458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447034458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_nios2_oci_compute_tm_count DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_compute_tm_count:DE0_NANO_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_nios2_oci_compute_tm_count\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_compute_tm_count:DE0_NANO_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "DE0_NANO_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447034505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifowp_inc DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifowp_inc:DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifowp_inc\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifowp_inc:DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447034521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifocount_inc DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifocount_inc:DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifocount_inc\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifocount_inc:DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447034521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_oci_test_bench DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_NANO_QSYS_nios2_qsys_oci_test_bench:the_DE0_NANO_QSYS_nios2_qsys_oci_test_bench " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_oci_test_bench\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_NANO_QSYS_nios2_qsys_oci_test_bench:the_DE0_NANO_QSYS_nios2_qsys_oci_test_bench\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_DE0_NANO_QSYS_nios2_qsys_oci_test_bench" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447034536 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "DE0_NANO_QSYS_nios2_qsys_oci_test_bench " "Entity \"DE0_NANO_QSYS_nios2_qsys_oci_test_bench\" contains only dangling pins" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_DE0_NANO_QSYS_nios2_qsys_oci_test_bench" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 2582 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1572447034552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_nios2_oci_pib DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_pib:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_pib " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_nios2_oci_pib\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_pib:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_pib\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_pib" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447034552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_nios2_oci_im DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_im:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_im " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_nios2_oci_im\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_nios2_oci_im:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_im\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_im" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447034568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447034599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Elaborating entity \"DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_phy" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci\|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_sysid_qsys DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_sysid_qsys:sysid_qsys " "Elaborating entity \"DE0_NANO_QSYS_sysid_qsys\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_sysid_qsys:sysid_qsys\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "sysid_qsys" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_timer DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_timer:timer " "Elaborating entity \"DE0_NANO_QSYS_timer\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_timer:timer\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "timer" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_jtag_uart DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE0_NANO_QSYS_jtag_uart\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "jtag_uart" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_jtag_uart_scfifo_w DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE0_NANO_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" "the_DE0_NANO_QSYS_jtag_uart_scfifo_w" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" "wfifo" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447035576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035576 ""}  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1572447035576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447035639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447035639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447035670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447035670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447035686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447035686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447035764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447035764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447035873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447035873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447035951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447035951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447035951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447036029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447036029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_jtag_uart_scfifo_r DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE0_NANO_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" "the_DE0_NANO_QSYS_jtag_uart_scfifo_r" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" "DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447036331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036331 ""}  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1572447036331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_key DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_key:key " "Elaborating entity \"DE0_NANO_QSYS_key\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_key:key\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "key" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_sdram DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_sdram:sdram " "Elaborating entity \"DE0_NANO_QSYS_sdram\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_sdram:sdram\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "sdram" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_sdram_input_efifo_module DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_sdram:sdram\|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module " "Elaborating entity \"DE0_NANO_QSYS_sdram_input_efifo_module\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_sdram:sdram\|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" "the_DE0_NANO_QSYS_sdram_input_efifo_module" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_altpll DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll " "Elaborating entity \"DE0_NANO_QSYS_altpll\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "altpll" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_altpll_stdsync_sv6 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2 " "Elaborating entity \"DE0_NANO_QSYS_altpll_stdsync_sv6\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" "stdsync2" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_altpll_dffpipe_l2c DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2\|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE0_NANO_QSYS_altpll_dffpipe_l2c\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2\|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" "dffpipe3" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_altpll_altpll_8ra2 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1 " "Elaborating entity \"DE0_NANO_QSYS_altpll_altpll_8ra2\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_altpll:altpll\|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" "sd1" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_NANO_QSYS:u0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "nios2_qsys_instruction_master_translator" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_NANO_QSYS:u0\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "nios2_qsys_data_master_translator" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_NANO_QSYS:u0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "nios2_qsys_jtag_debug_module_translator" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_NANO_QSYS:u0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "sdram_s1_translator" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_NANO_QSYS:u0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "sysid_qsys_control_slave_translator" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_NANO_QSYS:u0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "timer_s1_translator" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_NANO_QSYS:u0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 1134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_NANO_QSYS:u0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "key_s1_translator" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_NANO_QSYS:u0\|altera_merlin_slave_translator:altpll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_merlin_slave_translator:altpll_pll_slave_translator\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "altpll_pll_slave_translator" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_NANO_QSYS:u0\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 1346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_NANO_QSYS:u0\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "nios2_qsys_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 1426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_NANO_QSYS:u0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 1507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_NANO_QSYS:u0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_NANO_QSYS:u0\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_NANO_QSYS:u0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_NANO_QSYS:u0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_NANO_QSYS:u0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 1670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447036957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_NANO_QSYS:u0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 1711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_NANO_QSYS:u0\|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 2362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_addr_router DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_addr_router:addr_router " "Elaborating entity \"DE0_NANO_QSYS_addr_router\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_addr_router:addr_router\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "addr_router" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 2378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_addr_router_default_decode DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_addr_router:addr_router\|DE0_NANO_QSYS_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE0_NANO_QSYS_addr_router_default_decode\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_addr_router:addr_router\|DE0_NANO_QSYS_addr_router_default_decode:the_default_decode\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router.sv" "the_default_decode" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_addr_router_001 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_addr_router_001:addr_router_001 " "Elaborating entity \"DE0_NANO_QSYS_addr_router_001\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_addr_router_001:addr_router_001\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "addr_router_001" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 2394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_addr_router_001_default_decode DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_addr_router_001:addr_router_001\|DE0_NANO_QSYS_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0_NANO_QSYS_addr_router_001_default_decode\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_addr_router_001:addr_router_001\|DE0_NANO_QSYS_addr_router_001_default_decode:the_default_decode\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_id_router DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_id_router:id_router " "Elaborating entity \"DE0_NANO_QSYS_id_router\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_id_router:id_router\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "id_router" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 2410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_id_router_default_decode DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_id_router:id_router\|DE0_NANO_QSYS_id_router_default_decode:the_default_decode " "Elaborating entity \"DE0_NANO_QSYS_id_router_default_decode\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_id_router:id_router\|DE0_NANO_QSYS_id_router_default_decode:the_default_decode\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router.sv" "the_default_decode" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_id_router_001 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_id_router_001:id_router_001 " "Elaborating entity \"DE0_NANO_QSYS_id_router_001\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_id_router_001:id_router_001\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "id_router_001" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 2426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_id_router_001_default_decode DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_id_router_001:id_router_001\|DE0_NANO_QSYS_id_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0_NANO_QSYS_id_router_001_default_decode\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_id_router_001:id_router_001\|DE0_NANO_QSYS_id_router_001_default_decode:the_default_decode\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_001.sv" "the_default_decode" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_id_router_002 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_id_router_002:id_router_002 " "Elaborating entity \"DE0_NANO_QSYS_id_router_002\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_id_router_002:id_router_002\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "id_router_002" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 2442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_id_router_002_default_decode DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_id_router_002:id_router_002\|DE0_NANO_QSYS_id_router_002_default_decode:the_default_decode " "Elaborating entity \"DE0_NANO_QSYS_id_router_002_default_decode\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_id_router_002:id_router_002\|DE0_NANO_QSYS_id_router_002_default_decode:the_default_decode\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_002.sv" "the_default_decode" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0_NANO_QSYS:u0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "limiter" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 2551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE0_NANO_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "burst_adapter" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 2644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE0_NANO_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_NANO_QSYS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_reset_controller:rst_controller\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "rst_controller" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 2671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_NANO_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_NANO_QSYS:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "rst_controller_001" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 2698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_cmd_xbar_demux DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE0_NANO_QSYS_cmd_xbar_demux\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "cmd_xbar_demux" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 2748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_cmd_xbar_demux_001 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"DE0_NANO_QSYS_cmd_xbar_demux_001\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "cmd_xbar_demux_001" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_cmd_xbar_mux DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"DE0_NANO_QSYS_cmd_xbar_mux\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "cmd_xbar_mux" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 2824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_rsp_xbar_demux DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"DE0_NANO_QSYS_rsp_xbar_demux\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "rsp_xbar_demux" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 2870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_rsp_xbar_demux_002 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"DE0_NANO_QSYS_rsp_xbar_demux_002\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "rsp_xbar_demux_002" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_rsp_xbar_mux DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE0_NANO_QSYS_rsp_xbar_mux\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "rsp_xbar_mux" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 3001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_rsp_xbar_mux_001 DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"DE0_NANO_QSYS_rsp_xbar_mux_001\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "rsp_xbar_mux_001" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 3054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_rsp_xbar_mux_001.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_NANO_QSYS:u0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "width_adapter" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 3112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_NANO_QSYS:u0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "width_adapter_001" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 3170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037926 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1572447037942 "|DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572447037942 "|DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572447037942 "|DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1572447037957 "|DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE0_NANO_QSYS:u0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "crosser" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 3204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447037989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE0_NANO_QSYS:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE0_NANO_QSYS:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447038020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_QSYS_irq_mapper DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE0_NANO_QSYS_irq_mapper\" for hierarchy \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" "irq_mapper" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v" 3247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447038067 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 3509 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1572447039636 "|DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE0_NANO_QSYS:u0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"DE0_NANO_QSYS:u0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "DE0_NANO_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1572447044972 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1572447044972 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|Add18 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|Add18\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "Add18" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 8668 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447047782 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447047782 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447047782 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1572447047782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|lpm_add_sub:Add18 " "Elaborated megafunction instantiation \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|lpm_add_sub:Add18\"" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 8668 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447047861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|lpm_add_sub:Add18 " "Instantiated megafunction \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|lpm_add_sub:Add18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447047861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447047861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447047861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447047861 ""}  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 8668 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1572447047861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447047939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447047939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447048032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447048032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447048032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447048032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447048032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447048032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447048032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447048032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447048032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447048032 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1572447048032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447048189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447048189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447048448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE0_NANO_QSYS:u0\|DE0_NANO_QSYS_nios2_qsys:nios2_qsys\|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447048448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447048448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447048448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447048448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447048448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447048448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447048448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447048448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572447048448 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1572447048448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572447048511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572447048511 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1572447049723 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1572447049723 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1572447049878 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1572447049878 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1572447049878 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1572447049878 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1572447049878 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1572447049893 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 148 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "Bidir \"GPIO_2\[0\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "Bidir \"GPIO_2\[1\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "Bidir \"GPIO_2\[2\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "Bidir \"GPIO_2\[3\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "Bidir \"GPIO_2\[4\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "Bidir \"GPIO_2\[5\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "Bidir \"GPIO_2\[6\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "Bidir \"GPIO_2\[7\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "Bidir \"GPIO_2\[8\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "Bidir \"GPIO_2\[9\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "Bidir \"GPIO_2\[10\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "Bidir \"GPIO_2\[11\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "Bidir \"GPIO_2\[12\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[0\] " "Bidir \"GPIO_0_D\[0\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[1\] " "Bidir \"GPIO_0_D\[1\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[2\] " "Bidir \"GPIO_0_D\[2\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[3\] " "Bidir \"GPIO_0_D\[3\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[4\] " "Bidir \"GPIO_0_D\[4\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[5\] " "Bidir \"GPIO_0_D\[5\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[6\] " "Bidir \"GPIO_0_D\[6\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[7\] " "Bidir \"GPIO_0_D\[7\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[8\] " "Bidir \"GPIO_0_D\[8\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[9\] " "Bidir \"GPIO_0_D\[9\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[10\] " "Bidir \"GPIO_0_D\[10\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[11\] " "Bidir \"GPIO_0_D\[11\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[12\] " "Bidir \"GPIO_0_D\[12\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[13\] " "Bidir \"GPIO_0_D\[13\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[14\] " "Bidir \"GPIO_0_D\[14\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[15\] " "Bidir \"GPIO_0_D\[15\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[16\] " "Bidir \"GPIO_0_D\[16\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[17\] " "Bidir \"GPIO_0_D\[17\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[18\] " "Bidir \"GPIO_0_D\[18\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[19\] " "Bidir \"GPIO_0_D\[19\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[20\] " "Bidir \"GPIO_0_D\[20\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[21\] " "Bidir \"GPIO_0_D\[21\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[22\] " "Bidir \"GPIO_0_D\[22\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[23\] " "Bidir \"GPIO_0_D\[23\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[24\] " "Bidir \"GPIO_0_D\[24\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[25\] " "Bidir \"GPIO_0_D\[25\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[26\] " "Bidir \"GPIO_0_D\[26\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[27\] " "Bidir \"GPIO_0_D\[27\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[28\] " "Bidir \"GPIO_0_D\[28\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[29\] " "Bidir \"GPIO_0_D\[29\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[30\] " "Bidir \"GPIO_0_D\[30\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[31\] " "Bidir \"GPIO_0_D\[31\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[32\] " "Bidir \"GPIO_0_D\[32\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[33\] " "Bidir \"GPIO_0_D\[33\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[0\] " "Bidir \"GPIO_1_D\[0\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[1\] " "Bidir \"GPIO_1_D\[1\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[2\] " "Bidir \"GPIO_1_D\[2\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[3\] " "Bidir \"GPIO_1_D\[3\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[4\] " "Bidir \"GPIO_1_D\[4\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[5\] " "Bidir \"GPIO_1_D\[5\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[6\] " "Bidir \"GPIO_1_D\[6\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[7\] " "Bidir \"GPIO_1_D\[7\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[8\] " "Bidir \"GPIO_1_D\[8\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[9\] " "Bidir \"GPIO_1_D\[9\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[10\] " "Bidir \"GPIO_1_D\[10\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[11\] " "Bidir \"GPIO_1_D\[11\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[12\] " "Bidir \"GPIO_1_D\[12\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[13\] " "Bidir \"GPIO_1_D\[13\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[14\] " "Bidir \"GPIO_1_D\[14\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[15\] " "Bidir \"GPIO_1_D\[15\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[16\] " "Bidir \"GPIO_1_D\[16\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[17\] " "Bidir \"GPIO_1_D\[17\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[18\] " "Bidir \"GPIO_1_D\[18\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[19\] " "Bidir \"GPIO_1_D\[19\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[20\] " "Bidir \"GPIO_1_D\[20\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[21\] " "Bidir \"GPIO_1_D\[21\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[22\] " "Bidir \"GPIO_1_D\[22\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[23\] " "Bidir \"GPIO_1_D\[23\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[24\] " "Bidir \"GPIO_1_D\[24\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[25\] " "Bidir \"GPIO_1_D\[25\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[26\] " "Bidir \"GPIO_1_D\[26\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[27\] " "Bidir \"GPIO_1_D\[27\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[28\] " "Bidir \"GPIO_1_D\[28\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[29\] " "Bidir \"GPIO_1_D\[29\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[30\] " "Bidir \"GPIO_1_D\[30\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[31\] " "Bidir \"GPIO_1_D\[31\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[32\] " "Bidir \"GPIO_1_D\[32\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[33\] " "Bidir \"GPIO_1_D\[33\]\" has no driver" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1572447050065 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1572447050065 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" 440 -1 0 } } { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" 354 -1 0 } } { "DE0_NANO_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 5511 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "DE0_NANO_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" 348 -1 0 } } { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 5908 -1 0 } } { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "DE0_NANO_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 5940 -1 0 } } { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 5871 -1 0 } } { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 990 -1 0 } } { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v" 9339 -1 0 } } { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_timer.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_timer.v" 166 -1 0 } } { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_timer.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_timer.v" 175 -1 0 } } { "DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v" 248 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1572447050223 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1572447050223 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572447052537 "|DE0_NANO_SDRAM_Nios_Test|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572447052537 "|DE0_NANO_SDRAM_Nios_Test|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572447052537 "|DE0_NANO_SDRAM_Nios_Test|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572447052537 "|DE0_NANO_SDRAM_Nios_Test|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572447052537 "|DE0_NANO_SDRAM_Nios_Test|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572447052537 "|DE0_NANO_SDRAM_Nios_Test|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572447052537 "|DE0_NANO_SDRAM_Nios_Test|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572447052537 "|DE0_NANO_SDRAM_Nios_Test|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572447052537 "|DE0_NANO_SDRAM_Nios_Test|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572447052537 "|DE0_NANO_SDRAM_Nios_Test|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572447052537 "|DE0_NANO_SDRAM_Nios_Test|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572447052537 "|DE0_NANO_SDRAM_Nios_Test|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572447052537 "|DE0_NANO_SDRAM_Nios_Test|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572447052537 "|DE0_NANO_SDRAM_Nios_Test|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572447052537 "|DE0_NANO_SDRAM_Nios_Test|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572447052537 "|DE0_NANO_SDRAM_Nios_Test|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572447052537 "|DE0_NANO_SDRAM_Nios_Test|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1572447052537 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447053052 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "306 " "306 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1572447055264 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447055609 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1572447055767 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1572447055767 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572447055845 "|DE0_NANO_SDRAM_Nios_Test|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1572447055845 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447055971 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.map.smsg " "Generated suppressed messages file C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1572447056586 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1572447058116 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447058116 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447058972 "|DE0_NANO_SDRAM_Nios_Test|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447058972 "|DE0_NANO_SDRAM_Nios_Test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447058972 "|DE0_NANO_SDRAM_Nios_Test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447058972 "|DE0_NANO_SDRAM_Nios_Test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447058972 "|DE0_NANO_SDRAM_Nios_Test|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447058972 "|DE0_NANO_SDRAM_Nios_Test|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447058972 "|DE0_NANO_SDRAM_Nios_Test|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447058972 "|DE0_NANO_SDRAM_Nios_Test|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447058972 "|DE0_NANO_SDRAM_Nios_Test|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447058972 "|DE0_NANO_SDRAM_Nios_Test|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447058972 "|DE0_NANO_SDRAM_Nios_Test|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447058972 "|DE0_NANO_SDRAM_Nios_Test|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 166 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447058972 "|DE0_NANO_SDRAM_Nios_Test|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "DE0_NANO_SDRAM_Nios_Test.v" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v" 166 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572447058972 "|DE0_NANO_SDRAM_Nios_Test|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1572447058972 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5574 " "Implemented 5574 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1572447058972 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1572447058972 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1572447058972 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5159 " "Implemented 5159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1572447058972 ""} { "Info" "ICUT_CUT_TM_RAMS" "251 " "Implemented 251 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1572447058972 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1572447058972 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1572447058972 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1572447058972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 144 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572447059097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 15:50:59 2019 " "Processing ended: Wed Oct 30 15:50:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572447059097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572447059097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572447059097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572447059097 ""}
