

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Mon Feb 19 17:45:13 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  14.00 ns|  12.766 ns|     1.00 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      125|      477|  1.750 us|  6.678 us|  126|  478|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |      124|      476|  31 ~ 119|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 164
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 62 
18 --> 19 
19 --> 20 
20 --> 21 63 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 85 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 62 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 142 
98 --> 99 
99 --> 100 
100 --> 101 143 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 2 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 142 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 165 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 166 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %A"   --->   Operation 168 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %B"   --->   Operation 170 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %C"   --->   Operation 172 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %X1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %X1"   --->   Operation 174 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %X2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %X2"   --->   Operation 176 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %D, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %D"   --->   Operation 178 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 0, i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 179 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [./source/kp_502_7.cpp:8]   --->   Operation 180 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 181 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [./source/kp_502_7.cpp:8]   --->   Operation 182 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 183 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %tmp, void %.split, void" [./source/kp_502_7.cpp:8]   --->   Operation 184 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_1, i32 1, i32 2" [./source/kp_502_7.cpp:9]   --->   Operation 185 'partselect' 'lshr_ln9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i2 %lshr_ln9" [./source/kp_502_7.cpp:9]   --->   Operation 186 'zext' 'zext_ln9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i128 %A, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:10]   --->   Operation 187 'getelementptr' 'A_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 188 [2/2] (1.86ns)   --->   "%A_load = load i2 %A_addr" [./source/kp_502_7.cpp:10]   --->   Operation 188 'load' 'A_load' <Predicate = (!tmp)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [./source/kp_502_7.cpp:35]   --->   Operation 189 'ret' 'ret_ln35' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.86>
ST_3 : Operation 190 [1/2] (1.86ns)   --->   "%A_load = load i2 %A_addr" [./source/kp_502_7.cpp:10]   --->   Operation 190 'load' 'A_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i128 %A_load" [./source/kp_502_7.cpp:10]   --->   Operation 191 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 11.8>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%temp_A = bitcast i64 %trunc_ln10" [./source/kp_502_7.cpp:10]   --->   Operation 192 'bitcast' 'temp_A' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [4/4] (11.8ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 193 'dmul' 'mul3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 11.8>
ST_5 : Operation 194 [3/4] (11.8ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 194 'dmul' 'mul3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 11.8>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i128 %B, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:9]   --->   Operation 195 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [2/2] (1.86ns)   --->   "%B_load = load i2 %B_addr" [./source/kp_502_7.cpp:9]   --->   Operation 196 'load' 'B_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_6 : Operation 197 [2/4] (11.8ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 197 'dmul' 'mul3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i128 %C, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:13]   --->   Operation 198 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [2/2] (1.86ns)   --->   "%C_load = load i2 %C_addr" [./source/kp_502_7.cpp:13]   --->   Operation 199 'load' 'C_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i128 %D, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:13]   --->   Operation 200 'getelementptr' 'D_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%X1_addr = getelementptr i128 %X1, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:18]   --->   Operation 201 'getelementptr' 'X1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%X2_addr = getelementptr i128 %X2, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:19]   --->   Operation 202 'getelementptr' 'X2_addr' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 11.8>
ST_7 : Operation 203 [1/2] (1.86ns)   --->   "%B_load = load i2 %B_addr" [./source/kp_502_7.cpp:9]   --->   Operation 203 'load' 'B_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i128 %B_load" [./source/kp_502_7.cpp:9]   --->   Operation 204 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/4] (11.8ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 205 'dmul' 'mul3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [1/2] (1.86ns)   --->   "%C_load = load i2 %C_addr" [./source/kp_502_7.cpp:13]   --->   Operation 206 'load' 'C_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i128 %C_load" [./source/kp_502_7.cpp:13]   --->   Operation 207 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 11.8>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%temp_B = bitcast i64 %trunc_ln9" [./source/kp_502_7.cpp:9]   --->   Operation 208 'bitcast' 'temp_B' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 209 [4/4] (11.8ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 209 'dmul' 'mul' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i64 %trunc_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 210 'bitcast' 'bitcast_ln13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [4/4] (11.8ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 211 'dmul' 'mul6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 11.8>
ST_9 : Operation 212 [3/4] (11.8ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 212 'dmul' 'mul' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [3/4] (11.8ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 213 'dmul' 'mul6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 11.8>
ST_10 : Operation 214 [2/4] (11.8ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 214 'dmul' 'mul' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [2/4] (11.8ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 215 'dmul' 'mul6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 11.8>
ST_11 : Operation 216 [1/4] (11.8ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 216 'dmul' 'mul' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [1/4] (11.8ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 217 'dmul' 'mul6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 11.7>
ST_12 : Operation 218 [4/4] (11.7ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 218 'dsub' 'x_assign' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 11.7>
ST_13 : Operation 219 [3/4] (11.7ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 219 'dsub' 'x_assign' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 11.7>
ST_14 : Operation 220 [2/4] (11.7ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 220 'dsub' 'x_assign' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 11.7>
ST_15 : Operation 221 [1/4] (11.7ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 221 'dsub' 'x_assign' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.48>
ST_16 : Operation 222 [2/2] (4.48ns)   --->   "%tmp_2 = fcmp_olt  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 222 'dcmp' 'tmp_2' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 223 [2/2] (1.86ns)   --->   "%X1_load = load i2 %X1_addr" [./source/kp_502_7.cpp:18]   --->   Operation 223 'load' 'X1_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_16 : Operation 224 [2/2] (1.86ns)   --->   "%X2_load = load i2 %X2_addr" [./source/kp_502_7.cpp:19]   --->   Operation 224 'load' 'X2_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>

State 17 <SV = 16> <Delay = 11.8>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_7.cpp:8]   --->   Operation 225 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln13_1 = bitcast i64 %x_assign" [./source/kp_502_7.cpp:13]   --->   Operation 226 'bitcast' 'bitcast_ln13_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln13_1, i32 52, i32 62" [./source/kp_502_7.cpp:16]   --->   Operation 227 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %bitcast_ln13_1" [./source/kp_502_7.cpp:16]   --->   Operation 228 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (1.52ns)   --->   "%icmp_ln16 = icmp_ne  i11 %tmp_1, i11 2047" [./source/kp_502_7.cpp:16]   --->   Operation 229 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 230 [1/1] (2.34ns)   --->   "%icmp_ln16_1 = icmp_eq  i52 %trunc_ln16, i52 0" [./source/kp_502_7.cpp:16]   --->   Operation 230 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 231 [1/1] (0.80ns)   --->   "%or_ln16 = or i1 %icmp_ln16_1, i1 %icmp_ln16" [./source/kp_502_7.cpp:16]   --->   Operation 231 'or' 'or_ln16' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 232 [1/2] (4.48ns)   --->   "%tmp_2 = fcmp_olt  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 232 'dcmp' 'tmp_2' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 233 [1/1] (0.80ns)   --->   "%and_ln16 = and i1 %or_ln16, i1 %tmp_2" [./source/kp_502_7.cpp:16]   --->   Operation 233 'and' 'and_ln16' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 234 [1/2] (1.86ns)   --->   "%X1_load = load i2 %X1_addr" [./source/kp_502_7.cpp:18]   --->   Operation 234 'load' 'X1_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_17 : Operation 235 [1/2] (1.86ns)   --->   "%X2_load = load i2 %X2_addr" [./source/kp_502_7.cpp:19]   --->   Operation 235 'load' 'X2_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %and_ln16, void, void" [./source/kp_502_7.cpp:16]   --->   Operation 236 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (0.80ns)   --->   "%xor_ln23 = xor i64 %trunc_ln9, i64 9223372036854775808" [./source/kp_502_7.cpp:23]   --->   Operation 237 'xor' 'xor_ln23' <Predicate = (!and_ln16)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%bitcast_ln23_2 = bitcast i64 %xor_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 238 'bitcast' 'bitcast_ln23_2' <Predicate = (!and_ln16)> <Delay = 0.00>
ST_17 : Operation 239 [4/4] (11.8ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 239 'dmul' 'mul1' <Predicate = (!and_ln16)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_4 = partset i128 @llvm.part.set.i128.i64, i128 %X1_load, i64 9221120237041090560, i32 0, i32 63" [./source/kp_502_7.cpp:18]   --->   Operation 240 'partset' 'tmp_4' <Predicate = (and_ln16)> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (1.86ns)   --->   "%store_ln18 = store i128 %tmp_4, i2 %X1_addr" [./source/kp_502_7.cpp:18]   --->   Operation 241 'store' 'store_ln18' <Predicate = (and_ln16)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_5 = partset i128 @llvm.part.set.i128.i64, i128 %X2_load, i64 9221120237041090560, i32 0, i32 63" [./source/kp_502_7.cpp:19]   --->   Operation 242 'partset' 'tmp_5' <Predicate = (and_ln16)> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (1.86ns)   --->   "%store_ln19 = store i128 %tmp_5, i2 %X2_addr" [./source/kp_502_7.cpp:19]   --->   Operation 243 'store' 'store_ln19' <Predicate = (and_ln16)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln20 = br void" [./source/kp_502_7.cpp:20]   --->   Operation 244 'br' 'br_ln20' <Predicate = (and_ln16)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 11.8>
ST_18 : Operation 245 [3/4] (11.8ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 245 'dmul' 'mul1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 11.8>
ST_19 : Operation 246 [2/2] (4.48ns)   --->   "%tmp_18 = fcmp_oeq  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 246 'dcmp' 'tmp_18' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 247 [2/4] (11.8ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 247 'dmul' 'mul1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 12.5>
ST_20 : Operation 248 [1/2] (4.48ns)   --->   "%tmp_18 = fcmp_oeq  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 248 'dcmp' 'tmp_18' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 249 [1/1] (0.80ns)   --->   "%and_ln21 = and i1 %or_ln16, i1 %tmp_18" [./source/kp_502_7.cpp:21]   --->   Operation 249 'and' 'and_ln21' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 250 [1/4] (11.8ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 250 'dmul' 'mul1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %and_ln21, void, void" [./source/kp_502_7.cpp:21]   --->   Operation 251 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 252 [17/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 252 'dsqrt' 'temp_D' <Predicate = (!and_ln21)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 12.5>
ST_21 : Operation 253 [16/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 253 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 12.5>
ST_22 : Operation 254 [15/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 254 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 12.5>
ST_23 : Operation 255 [14/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 255 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 12.5>
ST_24 : Operation 256 [13/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 256 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 12.5>
ST_25 : Operation 257 [12/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 257 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 12.5>
ST_26 : Operation 258 [11/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 258 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 12.5>
ST_27 : Operation 259 [10/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 259 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 12.5>
ST_28 : Operation 260 [9/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 260 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 12.5>
ST_29 : Operation 261 [8/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 261 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 12.5>
ST_30 : Operation 262 [7/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 262 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 12.5>
ST_31 : Operation 263 [6/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 263 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 12.5>
ST_32 : Operation 264 [5/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 264 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 12.5>
ST_33 : Operation 265 [4/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 265 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 12.5>
ST_34 : Operation 266 [3/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 266 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 12.5>
ST_35 : Operation 267 [2/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 267 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 12.5>
ST_36 : Operation 268 [1/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 268 'dsqrt' 'temp_D' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 11.7>
ST_37 : Operation 269 [4/4] (11.7ns)   --->   "%sub = dsub i64 %bitcast_ln23_2, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 269 'dsub' 'sub' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 270 [4/4] (11.7ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 270 'dsub' 'add' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 11.7>
ST_38 : Operation 271 [3/4] (11.7ns)   --->   "%sub = dsub i64 %bitcast_ln23_2, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 271 'dsub' 'sub' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 272 [3/4] (11.7ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 272 'dsub' 'add' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 11.7>
ST_39 : Operation 273 [2/4] (11.7ns)   --->   "%sub = dsub i64 %bitcast_ln23_2, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 273 'dsub' 'sub' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 274 [2/4] (11.7ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 274 'dsub' 'add' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 11.7>
ST_40 : Operation 275 [1/4] (11.7ns)   --->   "%sub = dsub i64 %bitcast_ln23_2, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 275 'dsub' 'sub' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 276 [1/4] (11.7ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 276 'dsub' 'add' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 12.7>
ST_41 : Operation 277 [21/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 277 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 278 [21/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 278 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 12.7>
ST_42 : Operation 279 [20/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 279 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 280 [20/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 280 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 12.7>
ST_43 : Operation 281 [19/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 281 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 282 [19/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 282 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 12.7>
ST_44 : Operation 283 [18/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 283 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 284 [18/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 284 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 12.7>
ST_45 : Operation 285 [17/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 285 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 286 [17/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 286 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 12.7>
ST_46 : Operation 287 [16/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 287 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 288 [16/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 288 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 12.7>
ST_47 : Operation 289 [15/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 289 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 290 [15/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 290 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 12.7>
ST_48 : Operation 291 [14/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 291 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 292 [14/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 292 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 12.7>
ST_49 : Operation 293 [13/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 293 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 294 [13/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 294 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 12.7>
ST_50 : Operation 295 [12/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 295 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 296 [12/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 296 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 12.7>
ST_51 : Operation 297 [11/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 297 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 298 [11/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 298 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 12.7>
ST_52 : Operation 299 [10/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 299 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 300 [10/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 300 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 12.7>
ST_53 : Operation 301 [9/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 301 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 302 [9/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 302 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 12.7>
ST_54 : Operation 303 [8/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 303 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 304 [8/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 304 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 12.7>
ST_55 : Operation 305 [7/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 305 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 306 [7/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 306 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 12.7>
ST_56 : Operation 307 [6/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 307 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 308 [6/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 308 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 12.7>
ST_57 : Operation 309 [5/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 309 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 310 [5/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 310 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 12.7>
ST_58 : Operation 311 [4/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 311 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 312 [4/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 312 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 12.7>
ST_59 : Operation 313 [3/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 313 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 314 [3/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 314 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 12.7>
ST_60 : Operation 315 [2/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 315 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 316 [2/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 316 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 12.7>
ST_61 : Operation 317 [1/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 317 'ddiv' 'div1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i64 %div1" [./source/kp_502_7.cpp:32]   --->   Operation 318 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_9 = partset i128 @llvm.part.set.i128.i64, i128 %X1_load, i64 %bitcast_ln32, i32 0, i32 63" [./source/kp_502_7.cpp:32]   --->   Operation 319 'partset' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 320 [1/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 320 'ddiv' 'div2' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 321 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i64 %div2" [./source/kp_502_7.cpp:33]   --->   Operation 321 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_s = partset i128 @llvm.part.set.i128.i64, i128 %X2_load, i64 %bitcast_ln33, i32 0, i32 63" [./source/kp_502_7.cpp:33]   --->   Operation 322 'partset' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 62 <SV = 61> <Delay = 11.8>
ST_62 : Operation 323 [1/1] (1.86ns)   --->   "%store_ln32 = store i128 %tmp_9, i2 %X1_addr" [./source/kp_502_7.cpp:32]   --->   Operation 323 'store' 'store_ln32' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_62 : Operation 324 [1/1] (1.86ns)   --->   "%store_ln33 = store i128 %tmp_s, i2 %X2_addr" [./source/kp_502_7.cpp:33]   --->   Operation 324 'store' 'store_ln33' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_62 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln34 = br void" [./source/kp_502_7.cpp:34]   --->   Operation 325 'br' 'br_ln34' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 0.00>
ST_62 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %B_load, i32 64, i32 127" [./source/kp_502_7.cpp:9]   --->   Operation 326 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %A_load, i32 64, i32 127" [./source/kp_502_7.cpp:10]   --->   Operation 327 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 328 [1/1] (0.00ns)   --->   "%temp_A_1 = bitcast i64 %tmp_3" [./source/kp_502_7.cpp:10]   --->   Operation 328 'bitcast' 'temp_A_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 329 [4/4] (11.8ns)   --->   "%mul3_1 = dmul i64 %temp_A_1, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 329 'dmul' 'mul3_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %C_load, i32 64, i32 127" [./source/kp_502_7.cpp:13]   --->   Operation 330 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 63 <SV = 20> <Delay = 12.7>
ST_63 : Operation 331 [21/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 331 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 21> <Delay = 12.7>
ST_64 : Operation 332 [20/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 332 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 22> <Delay = 12.7>
ST_65 : Operation 333 [19/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 333 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 23> <Delay = 12.7>
ST_66 : Operation 334 [18/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 334 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 24> <Delay = 12.7>
ST_67 : Operation 335 [17/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 335 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 25> <Delay = 12.7>
ST_68 : Operation 336 [16/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 336 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 26> <Delay = 12.7>
ST_69 : Operation 337 [15/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 337 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 27> <Delay = 12.7>
ST_70 : Operation 338 [14/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 338 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 28> <Delay = 12.7>
ST_71 : Operation 339 [13/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 339 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 29> <Delay = 12.7>
ST_72 : Operation 340 [12/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 340 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 30> <Delay = 12.7>
ST_73 : Operation 341 [11/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 341 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 31> <Delay = 12.7>
ST_74 : Operation 342 [10/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 342 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 32> <Delay = 12.7>
ST_75 : Operation 343 [9/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 343 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 33> <Delay = 12.7>
ST_76 : Operation 344 [8/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 344 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 34> <Delay = 12.7>
ST_77 : Operation 345 [7/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 345 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 35> <Delay = 12.7>
ST_78 : Operation 346 [6/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 346 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 36> <Delay = 12.7>
ST_79 : Operation 347 [5/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 347 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 37> <Delay = 12.7>
ST_80 : Operation 348 [4/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 348 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 38> <Delay = 12.7>
ST_81 : Operation 349 [3/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 349 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 39> <Delay = 12.7>
ST_82 : Operation 350 [2/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 350 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 40> <Delay = 12.7>
ST_83 : Operation 351 [1/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_2, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 351 'ddiv' 'div' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 41> <Delay = 1.86>
ST_84 : Operation 352 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i64 %div" [./source/kp_502_7.cpp:23]   --->   Operation 352 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_6 = partset i128 @llvm.part.set.i128.i64, i128 %X1_load, i64 %bitcast_ln23, i32 0, i32 63" [./source/kp_502_7.cpp:23]   --->   Operation 353 'partset' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 354 [1/1] (1.86ns)   --->   "%store_ln23 = store i128 %tmp_6, i2 %X1_addr" [./source/kp_502_7.cpp:23]   --->   Operation 354 'store' 'store_ln23' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_84 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_7 = partset i128 @llvm.part.set.i128.i64, i128 %X2_load, i64 %bitcast_ln23, i32 0, i32 63" [./source/kp_502_7.cpp:24]   --->   Operation 355 'partset' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 356 [1/1] (1.86ns)   --->   "%store_ln24 = store i128 %tmp_7, i2 %X2_addr" [./source/kp_502_7.cpp:24]   --->   Operation 356 'store' 'store_ln24' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_84 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [./source/kp_502_7.cpp:25]   --->   Operation 357 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 85 <SV = 62> <Delay = 11.8>
ST_85 : Operation 358 [3/4] (11.8ns)   --->   "%mul3_1 = dmul i64 %temp_A_1, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 358 'dmul' 'mul3_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 63> <Delay = 11.8>
ST_86 : Operation 359 [2/4] (11.8ns)   --->   "%mul3_1 = dmul i64 %temp_A_1, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 359 'dmul' 'mul3_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 64> <Delay = 11.8>
ST_87 : Operation 360 [1/4] (11.8ns)   --->   "%mul3_1 = dmul i64 %temp_A_1, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 360 'dmul' 'mul3_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 65> <Delay = 11.8>
ST_88 : Operation 361 [1/1] (0.00ns)   --->   "%temp_B_1 = bitcast i64 %tmp_8" [./source/kp_502_7.cpp:9]   --->   Operation 361 'bitcast' 'temp_B_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 362 [4/4] (11.8ns)   --->   "%mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 362 'dmul' 'mul_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 363 [1/1] (0.00ns)   --->   "%bitcast_ln13_2 = bitcast i64 %tmp_10" [./source/kp_502_7.cpp:13]   --->   Operation 363 'bitcast' 'bitcast_ln13_2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 364 [4/4] (11.8ns)   --->   "%mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln13_2" [./source/kp_502_7.cpp:13]   --->   Operation 364 'dmul' 'mul6_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 66> <Delay = 11.8>
ST_89 : Operation 365 [3/4] (11.8ns)   --->   "%mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 365 'dmul' 'mul_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 366 [3/4] (11.8ns)   --->   "%mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln13_2" [./source/kp_502_7.cpp:13]   --->   Operation 366 'dmul' 'mul6_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 67> <Delay = 11.8>
ST_90 : Operation 367 [2/4] (11.8ns)   --->   "%mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 367 'dmul' 'mul_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 368 [2/4] (11.8ns)   --->   "%mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln13_2" [./source/kp_502_7.cpp:13]   --->   Operation 368 'dmul' 'mul6_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 68> <Delay = 11.8>
ST_91 : Operation 369 [1/4] (11.8ns)   --->   "%mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 369 'dmul' 'mul_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 370 [1/4] (11.8ns)   --->   "%mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln13_2" [./source/kp_502_7.cpp:13]   --->   Operation 370 'dmul' 'mul6_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 69> <Delay = 11.7>
ST_92 : Operation 371 [4/4] (11.7ns)   --->   "%x_assign_1 = dsub i64 %mul_1, i64 %mul6_1" [./source/kp_502_7.cpp:13]   --->   Operation 371 'dsub' 'x_assign_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 70> <Delay = 11.7>
ST_93 : Operation 372 [3/4] (11.7ns)   --->   "%x_assign_1 = dsub i64 %mul_1, i64 %mul6_1" [./source/kp_502_7.cpp:13]   --->   Operation 372 'dsub' 'x_assign_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 71> <Delay = 11.7>
ST_94 : Operation 373 [2/4] (11.7ns)   --->   "%x_assign_1 = dsub i64 %mul_1, i64 %mul6_1" [./source/kp_502_7.cpp:13]   --->   Operation 373 'dsub' 'x_assign_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 72> <Delay = 11.7>
ST_95 : Operation 374 [1/4] (11.7ns)   --->   "%x_assign_1 = dsub i64 %mul_1, i64 %mul6_1" [./source/kp_502_7.cpp:13]   --->   Operation 374 'dsub' 'x_assign_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 73> <Delay = 4.48>
ST_96 : Operation 375 [1/1] (0.00ns)   --->   "%bitcast_ln13_3 = bitcast i64 %x_assign_1" [./source/kp_502_7.cpp:13]   --->   Operation 375 'bitcast' 'bitcast_ln13_3' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %bitcast_ln13_3, i64 %bitcast_ln13_1" [./source/kp_502_7.cpp:13]   --->   Operation 376 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 377 [1/1] (1.86ns)   --->   "%store_ln13 = store i128 %tmp_11, i2 %D_addr" [./source/kp_502_7.cpp:13]   --->   Operation 377 'store' 'store_ln13' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_96 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln13_3, i32 52, i32 62" [./source/kp_502_7.cpp:16]   --->   Operation 378 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = trunc i64 %bitcast_ln13_3" [./source/kp_502_7.cpp:16]   --->   Operation 379 'trunc' 'trunc_ln16_1' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 380 [1/1] (1.52ns)   --->   "%icmp_ln16_2 = icmp_ne  i11 %tmp_19, i11 2047" [./source/kp_502_7.cpp:16]   --->   Operation 380 'icmp' 'icmp_ln16_2' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 381 [1/1] (2.34ns)   --->   "%icmp_ln16_3 = icmp_eq  i52 %trunc_ln16_1, i52 0" [./source/kp_502_7.cpp:16]   --->   Operation 381 'icmp' 'icmp_ln16_3' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 382 [1/1] (0.80ns)   --->   "%or_ln16_1 = or i1 %icmp_ln16_3, i1 %icmp_ln16_2" [./source/kp_502_7.cpp:16]   --->   Operation 382 'or' 'or_ln16_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 383 [2/2] (4.48ns)   --->   "%tmp_20 = fcmp_olt  i64 %x_assign_1, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 383 'dcmp' 'tmp_20' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 384 [2/2] (1.86ns)   --->   "%X1_load_1 = load i2 %X1_addr" [./source/kp_502_7.cpp:32]   --->   Operation 384 'load' 'X1_load_1' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_96 : Operation 385 [2/2] (1.86ns)   --->   "%X2_load_1 = load i2 %X2_addr" [./source/kp_502_7.cpp:33]   --->   Operation 385 'load' 'X2_load_1' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>

State 97 <SV = 74> <Delay = 11.8>
ST_97 : Operation 386 [1/2] (4.48ns)   --->   "%tmp_20 = fcmp_olt  i64 %x_assign_1, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 386 'dcmp' 'tmp_20' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 387 [1/1] (0.80ns)   --->   "%and_ln16_1 = and i1 %or_ln16_1, i1 %tmp_20" [./source/kp_502_7.cpp:16]   --->   Operation 387 'and' 'and_ln16_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 388 [1/2] (1.86ns)   --->   "%X1_load_1 = load i2 %X1_addr" [./source/kp_502_7.cpp:32]   --->   Operation 388 'load' 'X1_load_1' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_97 : Operation 389 [1/2] (1.86ns)   --->   "%X2_load_1 = load i2 %X2_addr" [./source/kp_502_7.cpp:33]   --->   Operation 389 'load' 'X2_load_1' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_97 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %and_ln16_1, void, void" [./source/kp_502_7.cpp:16]   --->   Operation 390 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 391 [2/2] (4.48ns)   --->   "%tmp_21 = fcmp_oeq  i64 %x_assign_1, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 391 'dcmp' 'tmp_21' <Predicate = (!and_ln16_1)> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 392 [1/1] (0.80ns)   --->   "%xor_ln32 = xor i64 %tmp_8, i64 9223372036854775808" [./source/kp_502_7.cpp:32]   --->   Operation 392 'xor' 'xor_ln32' <Predicate = (!and_ln16_1)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 393 [4/4] (11.8ns)   --->   "%mul33_1 = dmul i64 %temp_A_1, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 393 'dmul' 'mul33_1' <Predicate = (!and_ln16_1)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_12 = partset i128 @llvm.part.set.i128.i64, i128 %X1_load_1, i64 9221120237041090560, i32 64, i32 127" [./source/kp_502_7.cpp:18]   --->   Operation 394 'partset' 'tmp_12' <Predicate = (and_ln16_1)> <Delay = 0.00>
ST_97 : Operation 395 [1/1] (1.86ns)   --->   "%store_ln18 = store i128 %tmp_12, i2 %X1_addr" [./source/kp_502_7.cpp:18]   --->   Operation 395 'store' 'store_ln18' <Predicate = (and_ln16_1)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_97 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_13 = partset i128 @llvm.part.set.i128.i64, i128 %X2_load_1, i64 9221120237041090560, i32 64, i32 127" [./source/kp_502_7.cpp:19]   --->   Operation 396 'partset' 'tmp_13' <Predicate = (and_ln16_1)> <Delay = 0.00>
ST_97 : Operation 397 [1/1] (1.86ns)   --->   "%store_ln19 = store i128 %tmp_13, i2 %X2_addr" [./source/kp_502_7.cpp:19]   --->   Operation 397 'store' 'store_ln19' <Predicate = (and_ln16_1)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_97 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln20 = br void" [./source/kp_502_7.cpp:20]   --->   Operation 398 'br' 'br_ln20' <Predicate = (and_ln16_1)> <Delay = 0.00>

State 98 <SV = 75> <Delay = 11.8>
ST_98 : Operation 399 [1/2] (4.48ns)   --->   "%tmp_21 = fcmp_oeq  i64 %x_assign_1, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 399 'dcmp' 'tmp_21' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 400 [1/1] (0.80ns)   --->   "%and_ln21_1 = and i1 %or_ln16_1, i1 %tmp_21" [./source/kp_502_7.cpp:21]   --->   Operation 400 'and' 'and_ln21_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 401 [3/4] (11.8ns)   --->   "%mul33_1 = dmul i64 %temp_A_1, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 401 'dmul' 'mul33_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 76> <Delay = 11.8>
ST_99 : Operation 402 [2/4] (11.8ns)   --->   "%mul33_1 = dmul i64 %temp_A_1, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 402 'dmul' 'mul33_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 77> <Delay = 12.5>
ST_100 : Operation 403 [1/1] (0.00ns)   --->   "%bitcast_ln32_2 = bitcast i64 %xor_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 403 'bitcast' 'bitcast_ln32_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 404 [1/4] (11.8ns)   --->   "%mul33_1 = dmul i64 %temp_A_1, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 404 'dmul' 'mul33_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %and_ln21_1, void, void" [./source/kp_502_7.cpp:21]   --->   Operation 405 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 406 [17/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 406 'dsqrt' 'temp_D_1' <Predicate = (!and_ln21_1)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 101 <SV = 78> <Delay = 12.5>
ST_101 : Operation 407 [16/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 407 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 79> <Delay = 12.5>
ST_102 : Operation 408 [15/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 408 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 80> <Delay = 12.5>
ST_103 : Operation 409 [14/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 409 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 81> <Delay = 12.5>
ST_104 : Operation 410 [13/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 410 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 82> <Delay = 12.5>
ST_105 : Operation 411 [12/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 411 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 83> <Delay = 12.5>
ST_106 : Operation 412 [11/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 412 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 84> <Delay = 12.5>
ST_107 : Operation 413 [10/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 413 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 85> <Delay = 12.5>
ST_108 : Operation 414 [9/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 414 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 86> <Delay = 12.5>
ST_109 : Operation 415 [8/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 415 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 87> <Delay = 12.5>
ST_110 : Operation 416 [7/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 416 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 88> <Delay = 12.5>
ST_111 : Operation 417 [6/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 417 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 89> <Delay = 12.5>
ST_112 : Operation 418 [5/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 418 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 90> <Delay = 12.5>
ST_113 : Operation 419 [4/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 419 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 114 <SV = 91> <Delay = 12.5>
ST_114 : Operation 420 [3/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 420 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 115 <SV = 92> <Delay = 12.5>
ST_115 : Operation 421 [2/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 421 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 116 <SV = 93> <Delay = 12.5>
ST_116 : Operation 422 [1/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 422 'dsqrt' 'temp_D_1' <Predicate = true> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 117 <SV = 94> <Delay = 11.7>
ST_117 : Operation 423 [4/4] (11.7ns)   --->   "%sub32_1 = dsub i64 %bitcast_ln32_2, i64 %temp_D_1" [./source/kp_502_7.cpp:32]   --->   Operation 423 'dsub' 'sub32_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 424 [4/4] (11.7ns)   --->   "%add_1 = dsub i64 %temp_D_1, i64 %temp_B_1" [./source/kp_502_7.cpp:33]   --->   Operation 424 'dsub' 'add_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 95> <Delay = 11.7>
ST_118 : Operation 425 [3/4] (11.7ns)   --->   "%sub32_1 = dsub i64 %bitcast_ln32_2, i64 %temp_D_1" [./source/kp_502_7.cpp:32]   --->   Operation 425 'dsub' 'sub32_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 426 [3/4] (11.7ns)   --->   "%add_1 = dsub i64 %temp_D_1, i64 %temp_B_1" [./source/kp_502_7.cpp:33]   --->   Operation 426 'dsub' 'add_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 96> <Delay = 11.7>
ST_119 : Operation 427 [2/4] (11.7ns)   --->   "%sub32_1 = dsub i64 %bitcast_ln32_2, i64 %temp_D_1" [./source/kp_502_7.cpp:32]   --->   Operation 427 'dsub' 'sub32_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 428 [2/4] (11.7ns)   --->   "%add_1 = dsub i64 %temp_D_1, i64 %temp_B_1" [./source/kp_502_7.cpp:33]   --->   Operation 428 'dsub' 'add_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 97> <Delay = 11.7>
ST_120 : Operation 429 [1/4] (11.7ns)   --->   "%sub32_1 = dsub i64 %bitcast_ln32_2, i64 %temp_D_1" [./source/kp_502_7.cpp:32]   --->   Operation 429 'dsub' 'sub32_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 430 [1/4] (11.7ns)   --->   "%add_1 = dsub i64 %temp_D_1, i64 %temp_B_1" [./source/kp_502_7.cpp:33]   --->   Operation 430 'dsub' 'add_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 98> <Delay = 12.7>
ST_121 : Operation 431 [21/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 431 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 432 [21/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 432 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 99> <Delay = 12.7>
ST_122 : Operation 433 [20/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 433 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 434 [20/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 434 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 100> <Delay = 12.7>
ST_123 : Operation 435 [19/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 435 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 436 [19/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 436 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 101> <Delay = 12.7>
ST_124 : Operation 437 [18/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 437 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 438 [18/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 438 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 102> <Delay = 12.7>
ST_125 : Operation 439 [17/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 439 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 440 [17/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 440 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 103> <Delay = 12.7>
ST_126 : Operation 441 [16/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 441 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 442 [16/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 442 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 104> <Delay = 12.7>
ST_127 : Operation 443 [15/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 443 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 444 [15/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 444 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 105> <Delay = 12.7>
ST_128 : Operation 445 [14/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 445 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 446 [14/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 446 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 106> <Delay = 12.7>
ST_129 : Operation 447 [13/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 447 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 448 [13/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 448 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 107> <Delay = 12.7>
ST_130 : Operation 449 [12/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 449 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 450 [12/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 450 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 108> <Delay = 12.7>
ST_131 : Operation 451 [11/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 451 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 452 [11/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 452 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 109> <Delay = 12.7>
ST_132 : Operation 453 [10/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 453 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 454 [10/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 454 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 110> <Delay = 12.7>
ST_133 : Operation 455 [9/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 455 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 456 [9/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 456 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 111> <Delay = 12.7>
ST_134 : Operation 457 [8/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 457 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 458 [8/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 458 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 112> <Delay = 12.7>
ST_135 : Operation 459 [7/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 459 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 460 [7/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 460 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 113> <Delay = 12.7>
ST_136 : Operation 461 [6/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 461 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 462 [6/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 462 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 114> <Delay = 12.7>
ST_137 : Operation 463 [5/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 463 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 464 [5/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 464 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 115> <Delay = 12.7>
ST_138 : Operation 465 [4/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 465 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 466 [4/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 466 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 116> <Delay = 12.7>
ST_139 : Operation 467 [3/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 467 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 468 [3/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 468 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 117> <Delay = 12.7>
ST_140 : Operation 469 [2/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 469 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 470 [2/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 470 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 118> <Delay = 12.7>
ST_141 : Operation 471 [1/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 471 'ddiv' 'div34_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 472 [1/1] (0.00ns)   --->   "%bitcast_ln32_1 = bitcast i64 %div34_1" [./source/kp_502_7.cpp:32]   --->   Operation 472 'bitcast' 'bitcast_ln32_1' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_16 = partset i128 @llvm.part.set.i128.i64, i128 %X1_load_1, i64 %bitcast_ln32_1, i32 64, i32 127" [./source/kp_502_7.cpp:32]   --->   Operation 473 'partset' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 474 [1/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 474 'ddiv' 'div39_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 475 [1/1] (0.00ns)   --->   "%bitcast_ln33_1 = bitcast i64 %div39_1" [./source/kp_502_7.cpp:33]   --->   Operation 475 'bitcast' 'bitcast_ln33_1' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_17 = partset i128 @llvm.part.set.i128.i64, i128 %X2_load_1, i64 %bitcast_ln33_1, i32 64, i32 127" [./source/kp_502_7.cpp:33]   --->   Operation 476 'partset' 'tmp_17' <Predicate = true> <Delay = 0.00>

State 142 <SV = 119> <Delay = 2.81>
ST_142 : Operation 477 [1/1] (1.86ns)   --->   "%store_ln32 = store i128 %tmp_16, i2 %X1_addr" [./source/kp_502_7.cpp:32]   --->   Operation 477 'store' 'store_ln32' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_142 : Operation 478 [1/1] (1.86ns)   --->   "%store_ln33 = store i128 %tmp_17, i2 %X2_addr" [./source/kp_502_7.cpp:33]   --->   Operation 478 'store' 'store_ln33' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_142 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln34 = br void" [./source/kp_502_7.cpp:34]   --->   Operation 479 'br' 'br_ln34' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 0.00>
ST_142 : Operation 480 [1/1] (1.49ns)   --->   "%add_ln8 = add i4 %i_1, i4 2" [./source/kp_502_7.cpp:8]   --->   Operation 480 'add' 'add_ln8' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 481 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 481 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_142 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 482 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 143 <SV = 78> <Delay = 12.7>
ST_143 : Operation 483 [21/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 483 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 79> <Delay = 12.7>
ST_144 : Operation 484 [20/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 484 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 80> <Delay = 12.7>
ST_145 : Operation 485 [19/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 485 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 81> <Delay = 12.7>
ST_146 : Operation 486 [18/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 486 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 82> <Delay = 12.7>
ST_147 : Operation 487 [17/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 487 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 83> <Delay = 12.7>
ST_148 : Operation 488 [16/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 488 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 84> <Delay = 12.7>
ST_149 : Operation 489 [15/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 489 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 85> <Delay = 12.7>
ST_150 : Operation 490 [14/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 490 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 86> <Delay = 12.7>
ST_151 : Operation 491 [13/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 491 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 87> <Delay = 12.7>
ST_152 : Operation 492 [12/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 492 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 88> <Delay = 12.7>
ST_153 : Operation 493 [11/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 493 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 89> <Delay = 12.7>
ST_154 : Operation 494 [10/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 494 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 90> <Delay = 12.7>
ST_155 : Operation 495 [9/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 495 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 91> <Delay = 12.7>
ST_156 : Operation 496 [8/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 496 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 92> <Delay = 12.7>
ST_157 : Operation 497 [7/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 497 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 93> <Delay = 12.7>
ST_158 : Operation 498 [6/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 498 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 94> <Delay = 12.7>
ST_159 : Operation 499 [5/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 499 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 95> <Delay = 12.7>
ST_160 : Operation 500 [4/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 500 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 96> <Delay = 12.7>
ST_161 : Operation 501 [3/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 501 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 97> <Delay = 12.7>
ST_162 : Operation 502 [2/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 502 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 98> <Delay = 12.7>
ST_163 : Operation 503 [1/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_2, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 503 'ddiv' 'div_1' <Predicate = true> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 99> <Delay = 1.86>
ST_164 : Operation 504 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i64 %div_1" [./source/kp_502_7.cpp:23]   --->   Operation 504 'bitcast' 'bitcast_ln23_1' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_14 = partset i128 @llvm.part.set.i128.i64, i128 %X1_load_1, i64 %bitcast_ln23_1, i32 64, i32 127" [./source/kp_502_7.cpp:23]   --->   Operation 505 'partset' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 506 [1/1] (1.86ns)   --->   "%store_ln23 = store i128 %tmp_14, i2 %X1_addr" [./source/kp_502_7.cpp:23]   --->   Operation 506 'store' 'store_ln23' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_164 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_15 = partset i128 @llvm.part.set.i128.i64, i128 %X2_load_1, i64 %bitcast_ln23_1, i32 64, i32 127" [./source/kp_502_7.cpp:24]   --->   Operation 507 'partset' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 508 [1/1] (1.86ns)   --->   "%store_ln24 = store i128 %tmp_15, i2 %X2_addr" [./source/kp_502_7.cpp:24]   --->   Operation 508 'store' 'store_ln24' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4> <RAM>
ST_164 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [./source/kp_502_7.cpp:25]   --->   Operation 509 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 14ns, clock uncertainty: 1ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'store' operation ('store_ln8', ./source/kp_502_7.cpp:8) of constant 0 on local variable 'i' [21]  (1.32 ns)

 <State 2>: 1.86ns
The critical path consists of the following:
	'load' operation ('i', ./source/kp_502_7.cpp:8) on local variable 'i' [24]  (0 ns)
	'getelementptr' operation ('A_addr', ./source/kp_502_7.cpp:10) [36]  (0 ns)
	'load' operation ('A_load', ./source/kp_502_7.cpp:10) on array 'A' [37]  (1.86 ns)

 <State 3>: 1.86ns
The critical path consists of the following:
	'load' operation ('A_load', ./source/kp_502_7.cpp:10) on array 'A' [37]  (1.86 ns)

 <State 4>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_7.cpp:13) [41]  (11.8 ns)

 <State 5>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_7.cpp:13) [41]  (11.8 ns)

 <State 6>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_7.cpp:13) [41]  (11.8 ns)

 <State 7>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_7.cpp:13) [41]  (11.8 ns)

 <State 8>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_7.cpp:13) [40]  (11.8 ns)

 <State 9>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_7.cpp:13) [40]  (11.8 ns)

 <State 10>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_7.cpp:13) [40]  (11.8 ns)

 <State 11>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_7.cpp:13) [40]  (11.8 ns)

 <State 12>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [47]  (11.8 ns)

 <State 13>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [47]  (11.8 ns)

 <State 14>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [47]  (11.8 ns)

 <State 15>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [47]  (11.8 ns)

 <State 16>: 4.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_2', ./source/kp_502_7.cpp:16) [55]  (4.48 ns)

 <State 17>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./source/kp_502_7.cpp:23) [67]  (11.8 ns)

 <State 18>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./source/kp_502_7.cpp:23) [67]  (11.8 ns)

 <State 19>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./source/kp_502_7.cpp:23) [67]  (11.8 ns)

 <State 20>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 21>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 22>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 23>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 24>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 25>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 26>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 27>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 28>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 29>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 30>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 31>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 32>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 33>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 34>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 35>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 36>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [70]  (12.5 ns)

 <State 37>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub', ./source/kp_502_7.cpp:32) [71]  (11.8 ns)

 <State 38>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub', ./source/kp_502_7.cpp:32) [71]  (11.8 ns)

 <State 39>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub', ./source/kp_502_7.cpp:32) [71]  (11.8 ns)

 <State 40>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub', ./source/kp_502_7.cpp:32) [71]  (11.8 ns)

 <State 41>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 42>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 43>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 44>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 45>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 46>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 47>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 48>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 49>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 50>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 51>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 52>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 53>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 54>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 55>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 56>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 57>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 58>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 59>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 60>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 61>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [72]  (12.8 ns)

 <State 62>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3_1', ./source/kp_502_7.cpp:13) [102]  (11.8 ns)

 <State 63>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 64>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 65>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 66>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 67>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 68>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 69>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 70>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 71>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 72>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 73>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 74>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 75>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 76>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 77>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 78>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 79>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 80>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 81>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 82>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 83>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [83]  (12.8 ns)

 <State 84>: 1.86ns
The critical path consists of the following:
	'store' operation ('store_ln23', ./source/kp_502_7.cpp:23) of variable 'tmp_6', ./source/kp_502_7.cpp:23 on array 'X1' [86]  (1.86 ns)

 <State 85>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3_1', ./source/kp_502_7.cpp:13) [102]  (11.8 ns)

 <State 86>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3_1', ./source/kp_502_7.cpp:13) [102]  (11.8 ns)

 <State 87>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3_1', ./source/kp_502_7.cpp:13) [102]  (11.8 ns)

 <State 88>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul_1', ./source/kp_502_7.cpp:13) [101]  (11.8 ns)

 <State 89>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul_1', ./source/kp_502_7.cpp:13) [101]  (11.8 ns)

 <State 90>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul_1', ./source/kp_502_7.cpp:13) [101]  (11.8 ns)

 <State 91>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul_1', ./source/kp_502_7.cpp:13) [101]  (11.8 ns)

 <State 92>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [106]  (11.8 ns)

 <State 93>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [106]  (11.8 ns)

 <State 94>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [106]  (11.8 ns)

 <State 95>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [106]  (11.8 ns)

 <State 96>: 4.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_20', ./source/kp_502_7.cpp:16) [115]  (4.48 ns)

 <State 97>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul33_1', ./source/kp_502_7.cpp:32) [125]  (11.8 ns)

 <State 98>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul33_1', ./source/kp_502_7.cpp:32) [125]  (11.8 ns)

 <State 99>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul33_1', ./source/kp_502_7.cpp:32) [125]  (11.8 ns)

 <State 100>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 101>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 102>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 103>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 104>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 105>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 106>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 107>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 108>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 109>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 110>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 111>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 112>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 113>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 114>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 115>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 116>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [128]  (12.5 ns)

 <State 117>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub32_1', ./source/kp_502_7.cpp:32) [129]  (11.8 ns)

 <State 118>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub32_1', ./source/kp_502_7.cpp:32) [129]  (11.8 ns)

 <State 119>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub32_1', ./source/kp_502_7.cpp:32) [129]  (11.8 ns)

 <State 120>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('sub32_1', ./source/kp_502_7.cpp:32) [129]  (11.8 ns)

 <State 121>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 122>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 123>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 124>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 125>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 126>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 127>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 128>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 129>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 130>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 131>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 132>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 133>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 134>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 135>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 136>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 137>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 138>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 139>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 140>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 141>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [130]  (12.8 ns)

 <State 142>: 2.82ns
The critical path consists of the following:
	'add' operation ('add_ln8', ./source/kp_502_7.cpp:8) [155]  (1.49 ns)
	'store' operation ('store_ln8', ./source/kp_502_7.cpp:8) of variable 'add_ln8', ./source/kp_502_7.cpp:8 on local variable 'i' [156]  (1.32 ns)

 <State 143>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 144>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 145>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 146>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 147>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 148>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 149>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 150>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 151>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 152>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 153>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 154>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 155>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 156>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 157>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 158>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 159>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 160>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 161>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 162>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 163>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [141]  (12.8 ns)

 <State 164>: 1.86ns
The critical path consists of the following:
	'store' operation ('store_ln23', ./source/kp_502_7.cpp:23) of variable 'tmp_14', ./source/kp_502_7.cpp:23 on array 'X1' [144]  (1.86 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
