module tb (
    input logic clk,
    input logic rst_n
);

    import arith_pkg::*;
    import slh_dsa_pkg::*;

    localparam string VECTOR_DIR =
        "vectors/slh_dsa_sha2_128s_offswitch_zero_nonce";
    localparam int unsigned LICENSE_BITS = 8 * SIG_BYTES;
    localparam logic [127:0] TEST_PK_SEED =
        128'h140a60345050c8ad34dcb27afba07d2c;
    localparam logic [127:0] TEST_PK_ROOT =
        128'h5667682788f82ca47b48902c993c9d6a;

    logic                         license_valid;
    logic                         license_ready;
    logic [LICENSE_BITS-1:0]      license;
    logic [LICENSE_BITS-1:0]      valid_license;
    logic [LICENSE_BITS-1:0]      invalid_license;
    logic                         workload_valid;
    logic [7:0]                   workload_a;
    logic [7:0]                   workload_b;
    logic [WIDTH-1:0]             trng_seed;
    logic                         trng_load_seed;
    logic [WIDTH-1:0]             nonce;
    logic                         nonce_ready;
    logic [7:0]                   workload_result;
    logic                         result_valid;
    logic [63:0]                  allowance;
    logic                         enabled;

    logic [127:0] signature_elements[0:SIG_ELEMENTS-1];
    int element_index;
    int tests_passed;

    security_block #(
        .CRYPTO_TYPE        (2),
        .NUM_SIGNERS        (1),
        .SLH_PK_SEED        (TEST_PK_SEED),
        .SLH_PK_ROOT        (TEST_PK_ROOT),
        .SLH_DEVICE_ID      (OFFSWITCH_DEFAULT_DEVICE_ID),
        .SLH_POLICY_EPOCH   (64'd1),
        .ALLOWANCE_INCREMENT(64'd1_000_000_000)
    ) dut (
        .clk,
        .rst_n,
        .license_valid,
        .license_ready,
        .license,
        .hss_sig_ready  (),          // HSS license stream unused here
        .license_passed (),
        .slh_sig_valid  (1'b0),
        .slh_sig_ready  (),
        .slh_sig_data   ('0),
        .slh_sig_keep   ('0),
        .slh_sig_last   (1'b0),
        .workload_valid,
        .workload_a,
        .workload_b,
        .trng_seed,
        .trng_load_seed,
        .nonce,
        .nonce_ready,
        .workload_result,
        .result_valid,
        .allowance,
        .enabled
    );

    task automatic submit_license(
        input logic [LICENSE_BITS-1:0] candidate,
        input string label_text
    );
        int wait_cycles;
        begin
            wait_cycles = 0;
            while (!nonce_ready) begin
                @(negedge clk);
                wait_cycles++;
                if (wait_cycles > 1_000) begin
                    $fatal(1, "%s nonce timeout", label_text);
                end
            end
            @(negedge clk);
            license       = candidate;
            license_valid = 1'b1;
            while (!license_ready) begin
                @(negedge clk);
                wait_cycles++;
                if (wait_cycles > 50_000_000) begin
                    $fatal(1, "%s verification timeout", label_text);
                end
            end
            @(negedge clk);
            license_valid = 1'b0;
            @(posedge clk);
        end
    endtask

    initial begin
        license_valid  = 1'b0;
        workload_valid = 1'b0;
        workload_a     = '0;
        workload_b     = '0;
        trng_seed      = '0;
        trng_load_seed = 1'b0;
        tests_passed   = 0;

        $readmemh({VECTOR_DIR, "/signature_elements128.hex"},
            signature_elements);
        for (element_index = 0; element_index < SIG_ELEMENTS;
             element_index++) begin
            valid_license[LICENSE_BITS-1 - 128*element_index -: 128] =
                signature_elements[element_index];
        end
        invalid_license = valid_license;
        invalid_license[LICENSE_BITS-1-128] =
            ~invalid_license[LICENSE_BITS-1-128];
        license = valid_license;

        wait (rst_n == 1'b0);
        wait (rst_n == 1'b1);
        @(negedge clk);
        trng_seed      = '0;
        trng_load_seed = 1'b1;
        @(negedge clk);
        trng_load_seed = 1'b0;

        while (!nonce_ready) @(negedge clk);
        if (nonce !== '0) begin
            $fatal(1, "zero-seeded integration nonce mismatch: %064x", nonce);
        end
        if (allowance !== 0 || enabled) begin
            $fatal(1, "initial Off-Switch state is not disabled");
        end
        tests_passed++;
        $display("PASS [SLH Off-Switch initial zero nonce and disabled state]");

        submit_license(invalid_license, "tampered SLH license");
        if (allowance !== 0 || enabled) begin
            $fatal(1, "tampered SLH license changed allowance");
        end
        tests_passed++;
        $display("PASS [tampered SLH license rejected by security_block]");

        submit_license(valid_license, "valid SLH license");
        if (allowance == 0 || !enabled) begin
            $fatal(1, "valid SLH license did not enable workload");
        end
        tests_passed++;
        $display("PASS [valid SLH license increments allowance]");

        @(negedge clk);
        workload_a     = 8'd40;
        workload_b     = 8'd2;
        workload_valid = 1'b1;
        @(negedge clk);
        workload_valid = 1'b0;
        if (!result_valid || (workload_result != 8'd42)) begin
            $fatal(1, "enabled workload mismatch: valid=%0b result=%0d",
                result_valid, workload_result);
        end
        tests_passed++;
        $display("PASS [SLH-enabled workload result=42]");

        if (tests_passed != 4) begin
            $fatal(1, "unexpected pass count: %0d", tests_passed);
        end
        $display("All %0d SLH-DSA Off-Switch integration tests passed.",
            tests_passed);
        $finish;
    end

    initial begin
        #190_000_000;
        $fatal(1, "timeout");
    end

endmodule
