#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Oct 13 23:59:35 2025
# Process ID: 1071986
# Current directory: /home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/vivado.log
# Journal file: /home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/vivado.jou
# Running On: dhcp-172-31-232-100.mobile.uci.edu, OS: Linux, CPU Frequency: 800.131 MHz, CPU Physical cores: 24, Host memory: 16427 MB
#-----------------------------------------------------------
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/work1/.Xilinx/Vivado/2023.2/strategies/Vivado Implementation Defaults.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from '/home/work1/Apps/Vivado/2023.2/strategies/VDI2020.psg'
WARNING: [Runs 36-547] User Strategy 'Vivado Synthesis Defaults' from file '/home/work1/.Xilinx/Vivado/2023.2/strategies/Vivado Synthesis Defaults.Vivado Synthesis 2020.psg' discarded because strategy with same name already parsed from '/home/work1/Apps/Vivado/2023.2/strategies/VDS2020.psg'
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_cnn_2d_100s"
## variable backend
## set backend "vivado"
## variable part
## set part "xcku5p-ffvb676-2-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_cnn_2d_100s -part xcku5p-ffvb676-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1072042
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1931.605 ; gain = 382.645 ; free physical = 199 ; free virtual = 20626
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s.vhd:28]
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.vhd:11' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0' of component 'hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s.vhd:445]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.vhd:34]
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.vhd:11' bound to instance 'grp_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s_fu_146' of component 'hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.vhd:225]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.vhd:30]
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.vhd:11' bound to instance 'call_ln286_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_fu_156' of component 'hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.vhd:539]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.vhd:140]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.vhd:57' bound to instance 'void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2_U' of component 'hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.vhd:186]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.vhd:72]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.vhd:13' bound to instance 'hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core_U' of component 'hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.vhd:88]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.vhd:30]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.vhd:72]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.vhd:57' bound to instance 'void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1_U' of component 'hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.vhd:200]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.vhd:57' bound to instance 'void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_U' of component 'hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.vhd:140]
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s_fu_248' of component 'hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.vhd:666]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:83]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:7' bound to instance 'mul_16s_14s_29_1_1_U43' of component 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5071]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U44' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5083]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U45' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5095]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U46' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5107]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_13ns_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.vhd:7' bound to instance 'mul_16s_13ns_29_1_1_U47' of component 'hls_cnn_2d_100s_mul_16s_13ns_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5119]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_mul_16s_13ns_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_mul_16s_13ns_29_1_1' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U48' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_16s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_16s_30_1_1.vhd:7' bound to instance 'mul_16s_16s_30_1_1_U49' of component 'hls_cnn_2d_100s_mul_16s_16s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5143]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_mul_16s_16s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_16s_30_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_mul_16s_16s_30_1_1' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_16s_30_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:7' bound to instance 'mul_16s_14s_29_1_1_U50' of component 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5155]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U51' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5167]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U52' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5179]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U53' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5191]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:7' bound to instance 'mul_16s_14s_29_1_1_U54' of component 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5203]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U55' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5215]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U56' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5227]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:7' bound to instance 'mul_16s_14s_29_1_1_U57' of component 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5239]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U58' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5251]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:7' bound to instance 'mul_16s_14s_29_1_1_U59' of component 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5263]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:7' bound to instance 'mul_16s_14s_29_1_1_U60' of component 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5275]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U61' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5287]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U62' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5299]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_13s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_13s_29_1_1.vhd:7' bound to instance 'mul_16s_13s_29_1_1_U63' of component 'hls_cnn_2d_100s_mul_16s_13s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5311]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_mul_16s_13s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_13s_29_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_mul_16s_13s_29_1_1' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_13s_29_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U64' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5323]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:7' bound to instance 'mul_16s_14s_29_1_1_U65' of component 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5335]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:7' bound to instance 'mul_16s_14s_29_1_1_U66' of component 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5347]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U67' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5359]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U68' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5371]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U69' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5383]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U70' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5395]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U71' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5407]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:7' bound to instance 'mul_16s_14s_29_1_1_U72' of component 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5419]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U73' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5431]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U74' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5443]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:7' bound to instance 'mul_16s_14s_29_1_1_U75' of component 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5455]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U76' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5467]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U77' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5479]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U78' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5491]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U79' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5503]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U80' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5515]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_16s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_16s_30_1_1.vhd:7' bound to instance 'mul_16s_16s_30_1_1_U81' of component 'hls_cnn_2d_100s_mul_16s_16s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5527]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:7' bound to instance 'mul_16s_14s_29_1_1_U82' of component 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5539]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U83' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5551]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U84' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5563]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:7' bound to instance 'mul_16s_14s_29_1_1_U85' of component 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5575]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U86' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5587]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:7' bound to instance 'mul_16s_14s_29_1_1_U87' of component 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5599]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U88' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5611]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U89' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5623]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U90' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5635]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U91' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5647]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U92' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5659]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U93' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5671]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U94' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5683]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U95' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5695]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_16s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_16s_30_1_1.vhd:7' bound to instance 'mul_16s_16s_30_1_1_U96' of component 'hls_cnn_2d_100s_mul_16s_16s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5707]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U97' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5719]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:7' bound to instance 'mul_16s_14s_29_1_1_U98' of component 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5731]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:7' bound to instance 'mul_16s_14s_29_1_1_U99' of component 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5743]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_13ns_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.vhd:7' bound to instance 'mul_16s_13ns_29_1_1_U100' of component 'hls_cnn_2d_100s_mul_16s_13ns_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5755]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:7' bound to instance 'mul_16s_14s_29_1_1_U101' of component 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5767]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U102' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5779]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U103' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5791]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U104' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5803]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U105' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5815]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:7' bound to instance 'mul_16s_14s_29_1_1_U106' of component 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5827]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U107' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5839]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U108' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5851]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U109' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5863]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:7' bound to instance 'mul_16s_14s_29_1_1_U110' of component 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5875]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U111' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5887]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U112' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5899]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_13s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_13s_29_1_1.vhd:7' bound to instance 'mul_16s_13s_29_1_1_U113' of component 'hls_cnn_2d_100s_mul_16s_13s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5911]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_13s_28_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_13s_28_1_1.vhd:7' bound to instance 'mul_16s_13s_28_1_1_U114' of component 'hls_cnn_2d_100s_mul_16s_13s_28_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5923]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_mul_16s_13s_28_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_13s_28_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_mul_16s_13s_28_1_1' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_13s_28_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U115' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5935]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_12s_28_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_12s_28_1_1.vhd:7' bound to instance 'mul_16s_12s_28_1_1_U116' of component 'hls_cnn_2d_100s_mul_16s_12s_28_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5947]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_mul_16s_12s_28_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_12s_28_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_mul_16s_12s_28_1_1' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_12s_28_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U117' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5959]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U118' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5971]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U119' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5983]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U120' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:5995]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U121' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6007]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U122' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6019]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U123' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6031]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U124' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6043]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:7' bound to instance 'mul_16s_14s_29_1_1_U125' of component 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6055]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U126' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6067]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U127' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6079]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_30_1_1.vhd:7' bound to instance 'mul_16s_14s_30_1_1_U128' of component 'hls_cnn_2d_100s_mul_16s_14s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6091]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U129' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6103]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14s_29_1_1.vhd:7' bound to instance 'mul_16s_14s_29_1_1_U130' of component 'hls_cnn_2d_100s_mul_16s_14s_29_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6115]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U131' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U132' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6139]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U133' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6151]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' declared at '/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_30_1_1.vhd:7' bound to instance 'mul_16s_15s_30_1_1_U134' of component 'hls_cnn_2d_100s_mul_16s_15s_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6163]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.vhd:30]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_flow_control_loop_pipe' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_flow_control_loop_pipe.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_flow_control_loop_pipe' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_flow_control_loop_pipe.vhd:40]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_regslice_both' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_regslice_both.vhd:28]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_regslice_both' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_regslice_both.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.vhd:34]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.vhd:36]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.vhd:36]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.vhd:233]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_mul_16s_14ns_30_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_mul_16s_14ns_30_1_1' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_mul_16s_12ns_28_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_mul_16s_12ns_28_1_1' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.vhd:36]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.vhd:36]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.vhd:36]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_dense_latency_wrapper_ap_fixed_ap_fixed_10_6_5_3_0_config7_s' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_wrapper_ap_fixed_ap_fixed_10_6_5_3_0_config7_s.vhd:2403]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s.vhd:2403]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_mul_16s_16s_31_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_16s_31_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_mul_16s_16s_31_1_1' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_16s_31_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_mul_16s_15s_31_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_31_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_mul_16s_15s_31_1_1' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_15s_31_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_mul_16s_12s_27_1_1' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_12s_27_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_mul_16s_12s_27_1_1' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_mul_16s_12s_27_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s.vhd:2403]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_dense_latency_wrapper_ap_fixed_ap_fixed_10_6_5_3_0_config7_s' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_wrapper_ap_fixed_ap_fixed_10_6_5_3_0_config7_s.vhd:2403]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.vhd:36]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.vhd:31]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.vhd:28]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.vhd:28]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.vhd:31]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_fifo_w240_d247_A' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w240_d247_A.vhd:40]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 240 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 246 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_fifo_w240_d247_A_ram' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w240_d247_A.vhd:263]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 240 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 246 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_fifo_w240_d247_A_ram' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w240_d247_A.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_fifo_w240_d247_A' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w240_d247_A.vhd:40]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_fifo_w320_d247_A' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w320_d247_A.vhd:40]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 320 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 246 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_fifo_w320_d247_A_ram' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w320_d247_A.vhd:263]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 320 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 246 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_fifo_w320_d247_A_ram' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w320_d247_A.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_fifo_w320_d247_A' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w320_d247_A.vhd:40]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_fifo_w120_d238_A' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w120_d238_A.vhd:40]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 120 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 237 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_fifo_w120_d238_A_ram' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w120_d238_A.vhd:263]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 120 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 237 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_fifo_w120_d238_A_ram' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w120_d238_A.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_fifo_w120_d238_A' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w120_d238_A.vhd:40]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_fifo_w160_d238_A' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w160_d238_A.vhd:40]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 160 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 237 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_fifo_w160_d238_A_ram' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w160_d238_A.vhd:263]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 160 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 237 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_fifo_w160_d238_A_ram' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w160_d238_A.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_fifo_w160_d238_A' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w160_d238_A.vhd:40]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_fifo_w10_d1_S' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w10_d1_S.vhd:40]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w10_d1_S.vhd:176]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-11358] null range expression ignored [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w10_d1_S.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w10_d1_S.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_fifo_w10_d1_S' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_fifo_w10_d1_S.vhd:40]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.vhd:38]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.vhd:159]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.vhd:38]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.vhd:38]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.vhd:159]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.vhd:38]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.vhd:38]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.vhd:159]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.vhd:38]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.vhd:38]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.vhd:159]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.vhd:38]
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.vhd:38]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg' [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.vhd:159]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'hls_cnn_2d_100s' (0#1) [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s.vhd:28]
WARNING: [Synth 8-7129] Port addr[0] in module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer7_out_num_data_valid[1] in module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer7_out_num_data_valid[0] in module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer7_out_fifo_cap[1] in module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer7_out_fifo_cap[0] in module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[8] in module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[7] in module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[6] in module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[5] in module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[4] in module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[3] in module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[2] in module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[1] in module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[0] in module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[8] in module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[7] in module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[6] in module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[5] in module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[4] in module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[3] in module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[2] in module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[1] in module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[0] in module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[8] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[7] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[6] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[5] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[4] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[3] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[2] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[1] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[0] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[8] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[7] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[6] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[5] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[4] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[3] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[2] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[1] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[0] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer7_out_num_data_valid[1] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer7_out_num_data_valid[0] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer7_out_fifo_cap[1] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer7_out_fifo_cap[0] in module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module hls_cnn_2d_100s_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer4_out_num_data_valid[8] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer4_out_num_data_valid[7] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer4_out_num_data_valid[6] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer4_out_num_data_valid[5] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer4_out_num_data_valid[4] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer4_out_num_data_valid[3] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer4_out_num_data_valid[2] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer4_out_num_data_valid[1] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer4_out_num_data_valid[0] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer4_out_fifo_cap[8] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer4_out_fifo_cap[7] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer4_out_fifo_cap[6] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer4_out_fifo_cap[5] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer4_out_fifo_cap[4] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer4_out_fifo_cap[3] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer4_out_fifo_cap[2] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer4_out_fifo_cap[1] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer4_out_fifo_cap[0] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[8] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[7] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[6] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[5] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[4] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[3] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[2] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[1] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_num_data_valid[0] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[8] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[7] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[6] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[5] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[4] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[3] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[2] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[1] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer5_out_fifo_cap[0] in module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer3_out_num_data_valid[8] in module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer3_out_num_data_valid[7] in module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer3_out_num_data_valid[6] in module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer3_out_num_data_valid[5] in module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer3_out_num_data_valid[4] in module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer3_out_num_data_valid[3] in module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer3_out_num_data_valid[2] in module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer3_out_num_data_valid[1] in module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer3_out_num_data_valid[0] in module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer3_out_fifo_cap[8] in module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer3_out_fifo_cap[7] in module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer3_out_fifo_cap[6] in module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer3_out_fifo_cap[5] in module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer3_out_fifo_cap[4] in module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer3_out_fifo_cap[3] in module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port layer3_out_fifo_cap[2] in module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2781.598 ; gain = 1232.637 ; free physical = 306 ; free virtual = 19433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2781.598 ; gain = 1232.637 ; free physical = 302 ; free virtual = 19393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2801.523 ; gain = 1252.562 ; free physical = 301 ; free virtual = 19392
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_916_reg_127580_reg' and it is trimmed from '30' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6353]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_917_reg_127586_reg' and it is trimmed from '28' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6354]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_1089_reg_129599_reg' and it is trimmed from '29' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6739]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_1092_reg_129604_reg' and it is trimmed from '28' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6740]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_1094_reg_129609_reg' and it is trimmed from '27' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6741]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_1061_reg_129258_reg' and it is trimmed from '27' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6654]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_1062_reg_129265_reg' and it is trimmed from '29' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6655]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_1063_reg_129270_reg' and it is trimmed from '30' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6656]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_1064_reg_129276_reg' and it is trimmed from '28' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6657]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln42_999_reg_128529_reg' and it is trimmed from '30' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6525]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_997_reg_128536_reg' and it is trimmed from '28' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6526]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_968_reg_128171_reg' and it is trimmed from '28' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6460]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_969_reg_128178_reg' and it is trimmed from '26' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6461]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_970_reg_128183_reg' and it is trimmed from '29' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6462]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln42_915_reg_127864_reg' and it is trimmed from '30' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6404]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_939_reg_127869_reg' and it is trimmed from '26' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.vhd:6405]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_90_reg_724177_reg' and it is trimmed from '29' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.vhd:15170]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_845_reg_724596_reg' and it is trimmed from '25' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.vhd:15169]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_749_reg_724547_reg' and it is trimmed from '26' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.vhd:15168]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_667_reg_724506_reg' and it is trimmed from '25' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.vhd:15167]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_469_reg_724350_reg' and it is trimmed from '25' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.vhd:15166]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_428_reg_724321_reg' and it is trimmed from '25' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.vhd:15165]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_317_reg_724246_reg' and it is trimmed from '25' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.vhd:15164]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_318_reg_725800_reg' and it is trimmed from '28' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.vhd:15789]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_798_reg_728754_reg' and it is trimmed from '29' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.vhd:15669]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_679_reg_728005_reg' and it is trimmed from '28' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.vhd:15533]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_435_reg_726551_reg' and it is trimmed from '30' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.vhd:15919]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_434_reg_726545_reg' and it is trimmed from '29' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.vhd:15918]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_201_reg_725127_reg' and it is trimmed from '27' to '16' bits. [/home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/syn/vhdl/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.vhd:15406]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 3461.492 ; gain = 1912.531 ; free physical = 201 ; free virtual = 11414
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   2 Input   30 Bit       Adders := 1     
	   3 Input   29 Bit       Adders := 10    
	   2 Input   29 Bit       Adders := 1     
	   3 Input   28 Bit       Adders := 9     
	   2 Input   28 Bit       Adders := 6     
	   2 Input   27 Bit       Adders := 11    
	   3 Input   27 Bit       Adders := 17    
	   3 Input   26 Bit       Adders := 15    
	   2 Input   26 Bit       Adders := 11    
	   3 Input   25 Bit       Adders := 17    
	   2 Input   25 Bit       Adders := 5     
	   2 Input   24 Bit       Adders := 8     
	   3 Input   24 Bit       Adders := 18    
	   3 Input   23 Bit       Adders := 15    
	   2 Input   23 Bit       Adders := 5     
	   2 Input   22 Bit       Adders := 4     
	   3 Input   22 Bit       Adders := 13    
	   3 Input   21 Bit       Adders := 10    
	   2 Input   21 Bit       Adders := 4     
	   3 Input   20 Bit       Adders := 10    
	   2 Input   20 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 228   
	   5 Input   18 Bit       Adders := 101   
	   3 Input   18 Bit       Adders := 247   
	   6 Input   18 Bit       Adders := 46    
	   7 Input   18 Bit       Adders := 26    
	   4 Input   18 Bit       Adders := 54    
	   8 Input   18 Bit       Adders := 1     
	  26 Input   18 Bit       Adders := 2     
	   9 Input   18 Bit       Adders := 3     
	  22 Input   18 Bit       Adders := 1     
	  28 Input   18 Bit       Adders := 1     
	  19 Input   18 Bit       Adders := 2     
	  20 Input   18 Bit       Adders := 1     
	  21 Input   18 Bit       Adders := 2     
	  25 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 413   
	   3 Input   17 Bit       Adders := 6     
	   4 Input   17 Bit       Adders := 8     
	   8 Input   17 Bit       Adders := 2     
	  73 Input   17 Bit       Adders := 1     
	   5 Input   17 Bit       Adders := 1     
	  17 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 351   
	   3 Input   16 Bit       Adders := 10    
	   2 Input   15 Bit       Adders := 336   
	   3 Input   15 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 408   
	   3 Input   14 Bit       Adders := 6     
	   2 Input   13 Bit       Adders := 487   
	   3 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 421   
	   3 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 286   
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 167   
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 95    
	   3 Input    9 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 58    
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 24    
	   2 Input    6 Bit       Adders := 10    
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              320 Bit    Registers := 1     
	              240 Bit    Registers := 1     
	              160 Bit    Registers := 1     
	              120 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 780   
	               17 Bit    Registers := 449   
	               16 Bit    Registers := 5050  
	               15 Bit    Registers := 215   
	               14 Bit    Registers := 233   
	               13 Bit    Registers := 249   
	               12 Bit    Registers := 247   
	               11 Bit    Registers := 178   
	               10 Bit    Registers := 87    
	                9 Bit    Registers := 58    
	                8 Bit    Registers := 44    
	                7 Bit    Registers := 15    
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 123   
+---RAMs : 
	              76K Bit	(246 X 320 bit)          RAMs := 1     
	              57K Bit	(246 X 240 bit)          RAMs := 1     
	              37K Bit	(237 X 160 bit)          RAMs := 1     
	              27K Bit	(237 X 120 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 16    
	   6 Input   16 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 87    
	   7 Input   16 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 1     
	   8 Input   15 Bit        Muxes := 182   
	   7 Input   15 Bit        Muxes := 24    
	   6 Input   15 Bit        Muxes := 93    
	   5 Input   15 Bit        Muxes := 5     
	   4 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 30    
	   8 Input   14 Bit        Muxes := 96    
	   7 Input   14 Bit        Muxes := 32    
	   6 Input   14 Bit        Muxes := 123   
	   5 Input   14 Bit        Muxes := 1     
	   8 Input   13 Bit        Muxes := 9     
	   6 Input   13 Bit        Muxes := 43    
	   7 Input   13 Bit        Muxes := 4     
	   5 Input   13 Bit        Muxes := 2     
	   7 Input   12 Bit        Muxes := 1     
	   6 Input   12 Bit        Muxes := 9     
	   2 Input   12 Bit        Muxes := 1     
	  13 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   6 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	  11 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 5     
	   3 Input    9 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 16    
	   9 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 7     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 28    
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 107   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_16s_15s_30_1_1_U97/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U97/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U97/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U46/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U46/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U46/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U134/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U134/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U134/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U56/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U56/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U56/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U88/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U88/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U51/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U51/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U51/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U112/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U112/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U112/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U111/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U111/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U111/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U105/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U105/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U105/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U119/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U119/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U119/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U93/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U93/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U99/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U99/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U99/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U72/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U72/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U72/tmp_product.
DSP Report: Generating DSP mul_16s_16s_30_1_1_U96/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_30_1_1_U96/tmp_product is absorbed into DSP mul_16s_16s_30_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U57/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U57/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U129/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U129/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U129/tmp_product.
DSP Report: Generating DSP mul_16s_16s_30_1_1_U138/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_30_1_1_U138/tmp_product is absorbed into DSP mul_16s_16s_30_1_1_U138/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U77/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U77/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U77/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U63/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U63/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U63/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U106/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U106/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U106/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U98/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U98/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U98/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U86/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U86/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U61/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U61/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U61/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U89/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U89/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U82/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U82/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_16s_13ns_29_1_1_U100/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13ns_29_1_1_U100/tmp_product is absorbed into DSP mul_16s_13ns_29_1_1_U100/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U70/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U70/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U70/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U133/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U133/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U133/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U126/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U126/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U126/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U60/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U60/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U68/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U68/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U110/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U110/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U110/tmp_product.
DSP Report: Generating DSP mul_16s_12s_28_1_1_U116/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_28_1_1_U116/tmp_product is absorbed into DSP mul_16s_12s_28_1_1_U116/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U115/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U115/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U115/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U108/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U108/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U108/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U91/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U91/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U84/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U84/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U80/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U80/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U80/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U79/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U79/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U79/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U58/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U58/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U58/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U52/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U52/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U52/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U48/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U48/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U48/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U44/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U44/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U44/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U141/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U141/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U141/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U71/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U71/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U71/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U67/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U67/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U67/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U76/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U76/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U76/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U75/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U75/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U75/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U92/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U92/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U123/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U123/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U123/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U104/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U104/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U104/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U400/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U400/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U400/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U340/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U340/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U340/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U437/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U437/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U437/tmp_product.
DSP Report: Generating DSP mul_16s_16s_30_1_1_U424/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_30_1_1_U424/tmp_product is absorbed into DSP mul_16s_16s_30_1_1_U424/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U417/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U417/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U417/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U219/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U219/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U219/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U406/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U406/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U406/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U333/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U333/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U333/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U401/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U401/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U401/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U266/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U266/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U266/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U342/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U342/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U342/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U220/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U220/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U220/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U420/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U420/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U420/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U357/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U357/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U357/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U323/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U323/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U323/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U423/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U423/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U423/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U352/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U352/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U352/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U350/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U350/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U350/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U332/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U332/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U332/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U331/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U331/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U331/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U286/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U286/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U286/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U252/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U252/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U252/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U222/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U222/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U222/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3231/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3231/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3231/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3039/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3039/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3039/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3217/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3217/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3217/tmp_product.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U3144/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_31_1_1_U3144/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U3144/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3302/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3302/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3302/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3111/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3111/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3111/tmp_product.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U3089/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_31_1_1_U3089/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U3089/tmp_product.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U3170/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_31_1_1_U3170/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U3170/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3083/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3083/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3083/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3037/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3037/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3037/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3190/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3190/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3190/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3085/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3085/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3085/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3067/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3067/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3067/tmp_product.
RAM ("hls_cnn_2d_100s/layer2_out_U/U_hls_cnn_2d_100s_fifo_w240_d247_A_ram/mem_reg") is too shallow (depth = 246) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5784] Optimized 100 bits of RAM "layer3_out_U/U_hls_cnn_2d_100s_fifo_w320_d247_A_ram/mem_reg" due to constant propagation. Old ram width 320 bits, new ram width 220 bits.
RAM ("hls_cnn_2d_100s/layer3_out_U/U_hls_cnn_2d_100s_fifo_w320_d247_A_ram/mem_reg") is too shallow (depth = 246) to use URAM. Choosing BRAM instead of URAM 
RAM ("hls_cnn_2d_100s/layer4_out_U/U_hls_cnn_2d_100s_fifo_w120_d238_A_ram/mem_reg") is too shallow (depth = 237) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5784] Optimized 50 bits of RAM "layer5_out_U/U_hls_cnn_2d_100s_fifo_w160_d238_A_ram/mem_reg" due to constant propagation. Old ram width 160 bits, new ram width 110 bits.
RAM ("hls_cnn_2d_100s/layer5_out_U/U_hls_cnn_2d_100s_fifo_w160_d238_A_ram/mem_reg") is too shallow (depth = 237) to use URAM. Choosing BRAM instead of URAM 
DSP Report: Generating DSP mul_16s_14s_29_1_1_U130/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U130/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U130/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U62/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U62/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U62/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U90/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U90/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U103/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U103/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U103/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U142/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U142/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U142/tmp_product.
DSP Report: Generating DSP mul_16s_13ns_29_1_1_U47/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13ns_29_1_1_U47/tmp_product is absorbed into DSP mul_16s_13ns_29_1_1_U47/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U78/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U78/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U78/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U65/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U65/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U65/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U140/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U140/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U140/tmp_product.
DSP Report: Generating DSP mul_16s_16s_30_1_1_U81/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_30_1_1_U81/tmp_product is absorbed into DSP mul_16s_16s_30_1_1_U81/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U102/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U102/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U102/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U139/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U139/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U139/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U127/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U127/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U127/tmp_product.
DSP Report: Generating DSP mul_16s_13s_28_1_1_U114/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_28_1_1_U114/tmp_product is absorbed into DSP mul_16s_13s_28_1_1_U114/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U69/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U69/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U69/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U59/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U59/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U59/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U50/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U50/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U55/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U55/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U107/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U107/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U107/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U136/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U136/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U136/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U95/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U95/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U132/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U132/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U132/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U121/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U121/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U121/tmp_product.
DSP Report: Generating DSP mul_16s_16s_30_1_1_U49/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_30_1_1_U49/tmp_product is absorbed into DSP mul_16s_16s_30_1_1_U49/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U64/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U64/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U64/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U113/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U113/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U113/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U118/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U118/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U118/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U73/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U73/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U73/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U66/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U66/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U66/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U53/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U53/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U94/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U94/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U109/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U109/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U109/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U117/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U117/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U117/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U122/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U122/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U122/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U137/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U137/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U137/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U120/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U120/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U120/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U131/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U131/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U131/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U45/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U45/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U125/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U125/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U125/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U135/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U135/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U135/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U128/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U128/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U128/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U124/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U124/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U124/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U101/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U101/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U101/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U87/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U87/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U85/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U85/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U83/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U83/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U74/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U74/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U74/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U54/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U54/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U43/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U43/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U43/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U225/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U225/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U225/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U208/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U208/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U208/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U307/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U307/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U307/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U396/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U396/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U396/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U257/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U257/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U257/tmp_product.
DSP Report: Generating DSP mul_16s_16s_30_1_1_U326/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_30_1_1_U326/tmp_product is absorbed into DSP mul_16s_16s_30_1_1_U326/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U419/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U419/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U419/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U250/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U250/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U250/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U409/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U409/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U409/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U433/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U433/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U433/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U351/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U351/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U351/tmp_product.
DSP Report: Generating DSP mul_16s_12ns_28_1_1_U418/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12ns_28_1_1_U418/tmp_product is absorbed into DSP mul_16s_12ns_28_1_1_U418/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U421/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U421/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U421/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U309/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U309/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U309/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U380/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U380/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U380/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U253/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U253/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U253/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U302/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U302/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U302/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U366/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U366/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U366/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U251/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U251/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U251/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U397/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U397/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U397/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U399/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U399/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U399/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U209/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U209/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U209/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U431/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U431/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U431/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U413/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U413/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U413/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U263/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U263/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U263/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U319/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U319/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U319/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U442/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U442/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U442/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U388/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U388/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U388/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U300/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U300/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U300/tmp_product.
DSP Report: Generating DSP mul_16s_16s_30_1_1_U317/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_30_1_1_U317/tmp_product is absorbed into DSP mul_16s_16s_30_1_1_U317/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U230/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U230/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U230/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U393/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U393/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U393/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U280/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U280/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U280/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U224/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U224/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U224/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U264/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U264/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U264/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U231/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U231/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U231/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U204/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U204/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U204/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U306/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U306/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U306/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U328/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U328/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U328/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U337/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U337/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U337/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U410/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U410/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U410/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U236/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U236/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U236/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U265/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U265/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U265/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U377/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U377/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U377/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U445/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U445/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U445/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U429/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U429/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U429/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U262/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U262/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U262/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U288/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U288/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U288/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U430/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U430/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U430/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U385/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U385/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U385/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U403/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U403/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U403/tmp_product.
DSP Report: Generating DSP mul_16s_14ns_30_1_1_U379/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14ns_30_1_1_U379/tmp_product is absorbed into DSP mul_16s_14ns_30_1_1_U379/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U414/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U414/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U414/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U362/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U362/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U362/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U227/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U227/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U227/tmp_product.
DSP Report: Generating DSP mul_16s_16s_30_1_1_U238/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_30_1_1_U238/tmp_product is absorbed into DSP mul_16s_16s_30_1_1_U238/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U338/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U338/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U338/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U290/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U290/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U290/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U361/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U361/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U361/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U304/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U304/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U304/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U339/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U339/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U339/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U376/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U376/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U376/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U438/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U438/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U438/tmp_product.
DSP Report: Generating DSP mul_16s_14ns_30_1_1_U202/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14ns_30_1_1_U202/tmp_product is absorbed into DSP mul_16s_14ns_30_1_1_U202/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U213/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U213/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U213/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U214/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U214/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U214/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U215/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U215/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U215/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U217/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U217/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U217/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U232/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U232/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U232/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U237/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U237/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U237/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U239/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U239/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U239/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U240/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U240/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U240/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U241/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U241/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U241/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U242/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U242/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U242/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U249/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U249/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U249/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U256/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U256/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U256/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U258/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U258/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U258/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U268/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U268/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U268/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U269/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U269/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U269/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U271/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U271/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U271/tmp_product.
DSP Report: Generating DSP mul_16s_16s_30_1_1_U272/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_30_1_1_U272/tmp_product is absorbed into DSP mul_16s_16s_30_1_1_U272/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U287/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U287/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U287/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U294/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U294/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U294/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U303/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U303/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U303/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U305/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U305/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U305/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U324/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U324/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U324/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U345/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U345/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U345/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U349/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U349/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U349/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U373/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U373/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U373/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U378/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U378/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U378/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U386/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U386/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U386/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U387/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U387/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U387/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U389/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U389/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U389/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U394/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U394/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U394/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U408/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U408/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U408/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U412/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U412/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U412/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U427/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U427/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U427/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U432/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U432/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U432/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U439/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U439/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U439/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U440/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U440/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U440/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U443/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U443/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U443/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U405/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U405/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U405/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U407/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U407/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U407/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U395/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U395/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U395/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U245/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U245/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U245/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U368/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U368/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U368/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U355/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U355/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U355/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U254/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U254/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U254/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U336/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U336/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U336/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U301/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U301/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U301/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U295/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U295/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U295/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U275/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U275/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U275/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U255/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U255/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U255/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U247/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U247/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U247/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U226/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U226/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U226/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U314/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U314/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U314/tmp_product.
DSP Report: Generating DSP mul_16s_16s_30_1_1_U312/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_30_1_1_U312/tmp_product is absorbed into DSP mul_16s_16s_30_1_1_U312/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U320/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U320/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U320/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U311/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U311/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U311/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U299/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U299/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U299/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U283/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U283/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U283/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U415/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U415/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U415/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U261/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U261/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U261/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U260/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U260/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U260/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U259/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U259/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U259/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U411/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U411/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U411/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U235/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U235/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U235/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U358/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U358/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U358/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U364/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U364/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U364/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U370/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U370/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U370/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U371/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U371/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U371/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U375/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U375/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U375/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U402/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U402/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U402/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U422/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U422/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U422/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U218/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U218/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U218/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U341/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U341/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U341/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U310/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U310/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U310/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U426/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U426/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U426/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U199/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U199/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U199/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U447/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U447/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U447/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U446/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U446/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U446/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U444/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U444/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U444/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U441/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U441/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U441/tmp_product.
DSP Report: Generating DSP mul_16s_16s_30_1_1_U436/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_30_1_1_U436/tmp_product is absorbed into DSP mul_16s_16s_30_1_1_U436/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U435/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U435/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U435/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U434/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U434/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U434/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U428/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U428/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U428/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U383/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U383/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U383/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U425/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U425/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U425/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U416/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U416/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U416/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U404/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U404/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U404/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U398/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U398/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U398/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U392/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U392/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U392/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U391/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U391/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U391/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U390/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U390/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U390/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U384/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U384/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U384/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U382/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U382/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U382/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U381/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U381/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U381/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U374/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U374/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U374/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U372/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U372/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U372/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U369/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U369/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U369/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U367/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U367/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U367/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U365/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U365/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U365/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U363/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U363/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U363/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U360/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U360/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U360/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U359/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U359/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U359/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U356/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U356/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U356/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U354/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U354/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U354/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U353/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U353/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U353/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U348/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U348/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U348/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U347/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U347/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U347/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U346/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U346/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U346/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U344/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U344/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U344/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U343/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U343/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U343/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U335/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U335/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U335/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U334/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U334/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U334/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U330/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U330/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U330/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U329/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U329/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U329/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U327/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U327/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U327/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U325/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U325/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U325/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U322/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U322/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U322/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U321/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U321/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U321/tmp_product.
DSP Report: Generating DSP mul_16s_13s_28_1_1_U318/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_28_1_1_U318/tmp_product is absorbed into DSP mul_16s_13s_28_1_1_U318/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U316/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U316/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U316/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U315/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U315/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U315/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U313/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U313/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U313/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U308/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U308/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U308/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U298/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U298/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U298/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U297/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U297/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U297/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U296/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U296/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U296/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U293/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U293/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U293/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U292/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U292/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U292/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U291/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U291/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U291/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U289/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U289/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U289/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U285/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U285/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U285/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U284/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U284/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U284/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U282/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U282/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U282/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U281/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U281/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U281/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U279/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U279/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U279/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U278/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U278/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U278/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U277/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U277/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U277/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U276/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U276/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U276/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U274/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U274/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U274/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U273/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U273/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U273/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U270/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U270/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U270/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U267/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U267/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U267/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U248/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U248/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U248/tmp_product.
DSP Report: Generating DSP mul_16s_12s_28_1_1_U246/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_28_1_1_U246/tmp_product is absorbed into DSP mul_16s_12s_28_1_1_U246/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U244/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U244/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U244/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U243/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U243/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U243/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U234/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U234/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U234/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U233/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U233/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U233/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U229/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U229/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U229/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U228/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U228/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U228/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U223/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U223/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U223/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U221/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U221/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U221/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U216/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U216/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U216/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U212/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U212/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U212/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U211/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U211/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U211/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U210/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U210/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U207/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U207/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U207/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U206/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U206/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U206/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U205/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U205/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U205/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U203/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U203/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U203/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U201/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U201/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U201/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U200/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U200/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U200/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U198/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U198/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U198/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3265/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3265/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3265/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3063/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3063/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3063/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3212/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3212/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3212/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3038/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3038/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3038/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3094/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3094/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3094/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3112/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3112/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3112/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3258/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3258/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3258/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3145/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3145/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3145/tmp_product.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U3143/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_31_1_1_U3143/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U3143/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3048/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3048/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3048/tmp_product.
DSP Report: Generating DSP mul_16s_14ns_30_1_1_U3196/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14ns_30_1_1_U3196/tmp_product is absorbed into DSP mul_16s_14ns_30_1_1_U3196/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3151/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3151/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3151/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U3104/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U3104/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U3104/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3326/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3326/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3326/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U3297/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U3297/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U3297/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3173/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3173/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3173/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3164/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3164/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3164/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3169/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3169/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3169/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3076/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3076/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3076/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3093/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3093/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3093/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3090/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3090/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3090/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3230/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3230/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3230/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3041/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3041/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3041/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3205/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3205/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3205/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3263/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3263/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3263/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3053/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3053/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3053/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3295/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3295/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3295/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3080/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3080/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3080/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3166/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3166/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3166/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3202/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3202/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3202/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3274/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3274/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3274/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3208/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3208/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3208/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3204/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3204/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3204/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3049/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3049/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3049/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3054/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3054/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3054/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3165/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3165/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3165/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3035/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3035/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3035/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3225/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3225/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3225/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3159/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3159/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3159/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3211/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3211/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3211/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3209/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3209/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3209/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3064/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3064/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3064/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3203/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3203/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3203/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3073/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3073/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3073/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3210/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3210/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3210/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3141/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3141/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3141/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U3123/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U3123/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U3123/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3332/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3332/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3332/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3327/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3327/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3327/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3079/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3079/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3079/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3088/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3088/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3088/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3273/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3273/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3273/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3129/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3129/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3129/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3139/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3139/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3139/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3163/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3163/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3163/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3269/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3269/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3269/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3133/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3133/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3133/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3136/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3136/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3136/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U3239/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U3239/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U3239/tmp_product.
DSP Report: Generating DSP mul_16s_14ns_30_1_1_U3156/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14ns_30_1_1_U3156/tmp_product is absorbed into DSP mul_16s_14ns_30_1_1_U3156/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3262/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3262/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3262/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3240/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3240/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3240/tmp_product.
DSP Report: Generating DSP mul_16s_13s_28_1_1_U3275/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_28_1_1_U3275/tmp_product is absorbed into DSP mul_16s_13s_28_1_1_U3275/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3281/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3281/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3281/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3266/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3266/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3266/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3322/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3322/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3322/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3043/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3043/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3043/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3044/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3044/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3044/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3045/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3045/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3045/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3126/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3126/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3126/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3149/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3149/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3149/tmp_product.
DSP Report: Generating DSP mul_16s_12s_27_1_1_U3251/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_27_1_1_U3251/tmp_product is absorbed into DSP mul_16s_12s_27_1_1_U3251/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3124/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3124/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3124/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3130/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3130/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3130/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3176/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3176/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3176/tmp_product.
DSP Report: Generating DSP mul_16s_12s_28_1_1_U3223/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_28_1_1_U3223/tmp_product is absorbed into DSP mul_16s_12s_28_1_1_U3223/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3132/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3132/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3132/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3052/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3052/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3052/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3056/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3056/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3056/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3077/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3077/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3077/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3098/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3098/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3098/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3259/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3259/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3259/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3292/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3292/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3292/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3216/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3216/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3216/tmp_product.
DSP Report: Generating DSP mul_16s_13s_28_1_1_U3082/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_28_1_1_U3082/tmp_product is absorbed into DSP mul_16s_13s_28_1_1_U3082/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3252/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3252/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3252/tmp_product.
DSP Report: Generating DSP mul_16s_15s_31_1_1_U3084/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_31_1_1_U3084/tmp_product is absorbed into DSP mul_16s_15s_31_1_1_U3084/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3167/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3167/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3167/tmp_product.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U3168/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_31_1_1_U3168/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U3168/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3286/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3286/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3286/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3221/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3221/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3221/tmp_product.
DSP Report: Generating DSP mul_16s_12s_28_1_1_U3177/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_28_1_1_U3177/tmp_product is absorbed into DSP mul_16s_12s_28_1_1_U3177/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3299/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3299/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3299/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3183/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3183/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3183/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3187/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3187/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3187/tmp_product.
DSP Report: Generating DSP mul_16s_12s_28_1_1_U3236/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_28_1_1_U3236/tmp_product is absorbed into DSP mul_16s_12s_28_1_1_U3236/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3287/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3287/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3287/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3250/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3250/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3250/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3319/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3319/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3319/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3070/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3070/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3070/tmp_product.
DSP Report: Generating DSP mul_16s_12s_28_1_1_U3097/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_28_1_1_U3097/tmp_product is absorbed into DSP mul_16s_12s_28_1_1_U3097/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3272/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3272/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3272/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3213/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3213/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3213/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U3298/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U3298/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U3298/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3312/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3312/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3312/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3074/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3074/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3074/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3189/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3189/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3189/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3188/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3188/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3188/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3075/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3075/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3075/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3329/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3329/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3329/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3242/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3242/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3242/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3193/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3193/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3193/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3244/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3244/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3244/tmp_product.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U3321/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_31_1_1_U3321/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U3321/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3181/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3181/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3181/tmp_product.
DSP Report: Generating DSP mul_16s_13s_28_1_1_U3284/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_28_1_1_U3284/tmp_product is absorbed into DSP mul_16s_13s_28_1_1_U3284/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3178/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3178/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3178/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3290/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3290/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3290/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3301/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3301/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3301/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3192/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3192/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3192/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3314/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3314/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3314/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3310/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3310/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3310/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3309/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3309/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3309/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3308/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3308/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3308/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3306/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3306/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3306/tmp_product.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U3155/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_31_1_1_U3155/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U3155/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3296/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3296/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3296/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3294/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3294/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3294/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3293/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3293/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3293/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3291/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3291/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3291/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3086/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3086/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3086/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3279/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3279/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3279/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3270/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3270/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3270/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3148/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3148/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3148/tmp_product.
DSP Report: Generating DSP mul_16s_15s_31_1_1_U3102/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_31_1_1_U3102/tmp_product is absorbed into DSP mul_16s_15s_31_1_1_U3102/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3186/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3186/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3186/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3101/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3101/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3101/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3179/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3179/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3179/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3199/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3199/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3199/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3138/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3138/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3138/tmp_product.
DSP Report: Generating DSP mul_16s_13s_28_1_1_U3127/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_28_1_1_U3127/tmp_product is absorbed into DSP mul_16s_13s_28_1_1_U3127/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3234/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3234/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3234/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3146/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3146/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3146/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3160/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3160/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3160/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3245/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3245/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3245/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3243/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3243/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3243/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3233/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3233/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3233/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3229/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3229/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3229/tmp_product.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U3108/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_31_1_1_U3108/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U3108/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3113/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3113/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3113/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3172/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3172/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3172/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3150/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3150/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3150/tmp_product.
DSP Report: Generating DSP mul_16s_12s_28_1_1_U3140/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_28_1_1_U3140/tmp_product is absorbed into DSP mul_16s_12s_28_1_1_U3140/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3137/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3137/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3137/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3134/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3134/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3134/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3087/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3087/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3087/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3185/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3185/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3185/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3109/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3109/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3109/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3206/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3206/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3206/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3219/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3219/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3219/tmp_product.
DSP Report: Generating DSP mul_16s_13s_28_1_1_U3222/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_28_1_1_U3222/tmp_product is absorbed into DSP mul_16s_13s_28_1_1_U3222/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3226/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3226/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3226/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3235/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3235/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3235/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3238/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3238/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3238/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U3246/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U3246/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U3246/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3277/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3277/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3277/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3092/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3092/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3092/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3317/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3317/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3317/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3318/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3318/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3318/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3323/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3323/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3323/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3081/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3081/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3081/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3072/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3072/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3072/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3046/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3046/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3046/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3040/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3040/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3040/tmp_product.
DSP Report: Generating DSP mul_16s_14ns_30_1_1_U3051/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14ns_30_1_1_U3051/tmp_product is absorbed into DSP mul_16s_14ns_30_1_1_U3051/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3057/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3057/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3057/tmp_product.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U3060/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_31_1_1_U3060/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U3060/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3300/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3300/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3300/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3288/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3288/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3288/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3062/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3062/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3062/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3285/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3285/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3285/tmp_product.
DSP Report: Generating DSP mul_16s_13s_28_1_1_U3280/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_28_1_1_U3280/tmp_product is absorbed into DSP mul_16s_13s_28_1_1_U3280/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3078/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3078/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3078/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3278/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3278/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3278/tmp_product.
DSP Report: Generating DSP mul_16s_13s_28_1_1_U3276/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_28_1_1_U3276/tmp_product is absorbed into DSP mul_16s_13s_28_1_1_U3276/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3268/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3268/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3268/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U3095/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U3095/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U3095/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3260/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3260/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3260/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3256/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3256/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3256/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3253/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3253/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3253/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3247/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3247/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3247/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3232/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3232/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3232/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3220/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3220/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3220/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U3162/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U3162/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U3162/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3158/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3158/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3158/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3157/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3157/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3157/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3131/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3131/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3131/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3128/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3128/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3128/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3120/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3120/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3120/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3116/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3116/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3116/tmp_product.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U3115/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_31_1_1_U3115/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U3115/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3320/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3320/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3320/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3311/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3311/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3311/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3331/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3331/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3331/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3330/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3330/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3330/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3307/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3307/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3307/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3305/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3305/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3305/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3106/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3106/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3106/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3304/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3304/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3304/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3313/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3313/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3313/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3316/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3316/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3316/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3118/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3118/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3118/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3125/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3125/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3125/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3153/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3153/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3153/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3154/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3154/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3154/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3171/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3171/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3171/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3228/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3228/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3228/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3261/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3261/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3261/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3267/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3267/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3267/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3289/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3289/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3289/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3059/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3059/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3059/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3042/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3042/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3042/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3283/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3283/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3283/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U3257/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U3257/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U3257/tmp_product.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U3254/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_31_1_1_U3254/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U3254/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3214/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3214/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3214/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3207/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3207/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3207/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3195/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3195/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3195/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3184/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3184/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3184/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3152/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3152/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3152/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3105/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3105/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3105/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3066/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3066/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3066/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3328/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3328/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3328/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U3325/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U3325/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U3325/tmp_product.
DSP Report: Generating DSP mul_16s_13s_28_1_1_U3303/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_28_1_1_U3303/tmp_product is absorbed into DSP mul_16s_13s_28_1_1_U3303/tmp_product.
DSP Report: Generating DSP mul_16s_13s_28_1_1_U3282/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_28_1_1_U3282/tmp_product is absorbed into DSP mul_16s_13s_28_1_1_U3282/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U3264/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U3264/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U3264/tmp_product.
DSP Report: Generating DSP mul_16s_13s_28_1_1_U3249/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_28_1_1_U3249/tmp_product is absorbed into DSP mul_16s_13s_28_1_1_U3249/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3224/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3224/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3224/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3135/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3135/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3135/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3119/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3119/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3119/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3091/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3091/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3091/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3071/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3071/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3071/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3068/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3068/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3068/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3065/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3065/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3065/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3055/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3055/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3055/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3050/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3050/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3050/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3047/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3047/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3047/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3061/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3061/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3061/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3069/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3069/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3069/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3099/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3099/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3099/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3100/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3100/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3100/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3103/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3103/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3103/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3107/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3107/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3107/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3110/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3110/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3110/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3114/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3114/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3114/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3121/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3121/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3121/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3147/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3147/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3147/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3161/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3161/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3161/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U3174/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U3174/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U3174/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3180/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3180/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3180/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3191/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3191/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3191/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3197/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3197/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3197/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3198/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3198/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3198/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3200/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3200/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3200/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3201/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3201/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3201/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U3215/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U3215/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U3215/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3218/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3218/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3218/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3315/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3315/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3315/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3324/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3324/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3324/tmp_product.
DSP Report: Generating DSP mul_16s_13s_28_1_1_U3271/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_28_1_1_U3271/tmp_product is absorbed into DSP mul_16s_13s_28_1_1_U3271/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3255/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3255/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3255/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U3237/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U3237/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U3237/tmp_product.
DSP Report: Generating DSP mul_16s_13s_28_1_1_U3227/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_28_1_1_U3227/tmp_product is absorbed into DSP mul_16s_13s_28_1_1_U3227/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3194/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3194/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3194/tmp_product.
DSP Report: Generating DSP mul_16s_14s_29_1_1_U3182/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_29_1_1_U3182/tmp_product is absorbed into DSP mul_16s_14s_29_1_1_U3182/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3248/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3248/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3248/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U3241/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U3241/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U3241/tmp_product.
DSP Report: Generating DSP mul_16s_14s_30_1_1_U3175/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_14s_30_1_1_U3175/tmp_product is absorbed into DSP mul_16s_14s_30_1_1_U3175/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3142/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3142/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3142/tmp_product.
DSP Report: Generating DSP mul_16s_13s_29_1_1_U3122/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_29_1_1_U3122/tmp_product is absorbed into DSP mul_16s_13s_29_1_1_U3122/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3117/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3117/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3117/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3058/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3058/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3058/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3036/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3036/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3036/tmp_product.
DSP Report: Generating DSP mul_16s_15s_30_1_1_U3096/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_30_1_1_U3096/tmp_product is absorbed into DSP mul_16s_15s_30_1_1_U3096/tmp_product.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:28 . Memory (MB): peak = 3529.457 ; gain = 1980.496 ; free physical = 197 ; free virtual = 10659
---------------------------------------------------------------------------------
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_16s_30_1_1_U138/tmp_product_13 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB7 mul_16s_16s_30_1_1_U238/tmp_product_2 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_16s_30_1_1_U272/tmp_product_13 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB12 mul_16s_16s_30_1_1_U312/tmp_product_2 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB5 mul_16s_16s_30_1_1_U317/tmp_product_e : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB0 mul_16s_16s_30_1_1_U326/tmp_product_7 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB2 mul_16s_16s_30_1_1_U424/tmp_product_3b : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_16s_30_1_1_U436/tmp_product_a : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_16s_30_1_1_U49/tmp_product_8 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB4 mul_16s_16s_30_1_1_U81/tmp_product_c : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_16s_30_1_1_U96/tmp_product_f : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_16s_31_1_1_U3060/tmp_product_5 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB8 mul_16s_16s_31_1_1_U3089/tmp_product_55 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_16s_31_1_1_U3108/tmp_product_57 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_16s_31_1_1_U3115/tmp_product_1f : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB5 mul_16s_16s_31_1_1_U3143/tmp_product_0 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB3 mul_16s_16s_31_1_1_U3144/tmp_product_52 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_16s_31_1_1_U3155/tmp_product_40 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_16s_31_1_1_U3168/tmp_product_19 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB8 mul_16s_16s_31_1_1_U3170/tmp_product_56 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB13 mul_16s_16s_31_1_1_U3254/tmp_product_3 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_16s_31_1_1_U3321/tmp_product_34 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_14ns_30_1_1_U3156/tmp_product_1b : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB6 mul_16s_14ns_30_1_1_U379/tmp_product_f : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB5 mul_16s_15s_30_1_1_U102/tmp_product_0 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB1 mul_16s_15s_30_1_1_U105/tmp_product_a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_15s_30_1_1_U108/tmp_product_27 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_15s_30_1_1_U109/tmp_product_12 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB1 mul_16s_15s_30_1_1_U111/tmp_product_9 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_15s_30_1_1_U117/tmp_product_19 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_15s_30_1_1_U118/tmp_product_d : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_15s_30_1_1_U119/tmp_product_c : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_15s_30_1_1_U120/tmp_product_17 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_15s_30_1_1_U121/tmp_product_7 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_15s_30_1_1_U122/tmp_product_13 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB5 mul_16s_15s_30_1_1_U127/tmp_product_3 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_15s_30_1_1_U129/tmp_product_12 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_15s_30_1_1_U131/tmp_product_16 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_15s_30_1_1_U132/tmp_product_4 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_15s_30_1_1_U133/tmp_product_1f : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB1 mul_16s_15s_30_1_1_U134/tmp_product_3 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_15s_30_1_1_U136/tmp_product_6 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB5 mul_16s_15s_30_1_1_U139/tmp_product_2 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB4 mul_16s_15s_30_1_1_U140/tmp_product_a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB3 mul_16s_15s_30_1_1_U141/tmp_product_30 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB4 mul_16s_15s_30_1_1_U142/tmp_product_6 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U199/tmp_product_4 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB5 mul_16s_15s_30_1_1_U204/tmp_product_12 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB0 mul_16s_15s_30_1_1_U208/tmp_product_2 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U210/tmp_product_59 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U212/tmp_product_57 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_15s_30_1_1_U213/tmp_product_2 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB13 mul_16s_15s_30_1_1_U218/tmp_product_2 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U221/tmp_product_55 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U223/tmp_product_54 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB5 mul_16s_15s_30_1_1_U224/tmp_product_a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB7 mul_16s_15s_30_1_1_U227/tmp_product_0 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U228/tmp_product_53 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_15s_30_1_1_U232/tmp_product_7 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U233/tmp_product_51 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U234/tmp_product_50 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB12 mul_16s_15s_30_1_1_U235/tmp_product_e : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB6 mul_16s_15s_30_1_1_U236/tmp_product_4 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_15s_30_1_1_U237/tmp_product_8 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_15s_30_1_1_U239/tmp_product_9 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_15s_30_1_1_U240/tmp_product_a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_15s_30_1_1_U249/tmp_product_d : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB0 mul_16s_15s_30_1_1_U250/tmp_product_a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB3 mul_16s_15s_30_1_1_U251/tmp_product_4 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB3 mul_16s_15s_30_1_1_U253/tmp_product_2 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB10 mul_16s_15s_30_1_1_U255/tmp_product_e : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_15s_30_1_1_U256/tmp_product_e : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB12 mul_16s_15s_30_1_1_U260/tmp_product_b : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB5 mul_16s_15s_30_1_1_U263/tmp_product_4 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB5 mul_16s_15s_30_1_1_U264/tmp_product_9 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB6 mul_16s_15s_30_1_1_U265/tmp_product_6 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB8 mul_16s_15s_30_1_1_U266/tmp_product_41 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U267/tmp_product_4a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_15s_30_1_1_U268/tmp_product_10 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_15s_30_1_1_U269/tmp_product_11 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U270/tmp_product_49 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U273/tmp_product_48 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U274/tmp_product_47 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U277/tmp_product_45 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U279/tmp_product_43 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U281/tmp_product_42 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U282/tmp_product_41 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB12 mul_16s_15s_30_1_1_U283/tmp_product_7 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U284/tmp_product_40 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U285/tmp_product_3f : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB8 mul_16s_15s_30_1_1_U286/tmp_product_4c : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U291/tmp_product_3d : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U292/tmp_product_3c : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U293/tmp_product_3b : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB10 mul_16s_15s_30_1_1_U295/tmp_product_c : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U296/tmp_product_3a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U297/tmp_product_39 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U298/tmp_product_38 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB5 mul_16s_15s_30_1_1_U300/tmp_product_10 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB17 mul_16s_15s_30_1_1_U3036/tmp_product_a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB8 mul_16s_15s_30_1_1_U3037/tmp_product_58 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB1 mul_16s_15s_30_1_1_U3039/tmp_product_50 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_15s_30_1_1_U3040/tmp_product_0 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB6 mul_16s_15s_30_1_1_U3041/tmp_product_0 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3043/tmp_product_0 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3044/tmp_product_2 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB10 mul_16s_15s_30_1_1_U3046/tmp_product_15 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB14 mul_16s_15s_30_1_1_U3047/tmp_product_12 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB5 mul_16s_15s_30_1_1_U3048/tmp_product_2 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB14 mul_16s_15s_30_1_1_U3050/tmp_product_11 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3052/tmp_product_f : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB6 mul_16s_15s_30_1_1_U3053/tmp_product_6 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_15s_30_1_1_U3054/tmp_product_0 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_15s_30_1_1_U3057/tmp_product_4 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB17 mul_16s_15s_30_1_1_U3058/tmp_product_9 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB12 mul_16s_15s_30_1_1_U3059/tmp_product_f : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB5 mul_16s_15s_30_1_1_U306/tmp_product_13 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_15s_30_1_1_U3061/tmp_product_0 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB0 mul_16s_15s_30_1_1_U3063/tmp_product_2 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_15s_30_1_1_U3064/tmp_product_9 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB14 mul_16s_15s_30_1_1_U3068/tmp_product_e : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB14 mul_16s_15s_30_1_1_U3071/tmp_product_d : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_15s_30_1_1_U3073/tmp_product_b : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3075/tmp_product_2f : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3077/tmp_product_15 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_15s_30_1_1_U3078/tmp_product_d : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_15s_30_1_1_U3079/tmp_product_11 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB6 mul_16s_15s_30_1_1_U3080/tmp_product_8 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB10 mul_16s_15s_30_1_1_U3081/tmp_product_13 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB8 mul_16s_15s_30_1_1_U3083/tmp_product_57 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB8 mul_16s_15s_30_1_1_U3085/tmp_product_5a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3086/tmp_product_45 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB10 mul_16s_15s_30_1_1_U3087/tmp_product_2 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_15s_30_1_1_U3088/tmp_product_12 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB0 mul_16s_15s_30_1_1_U309/tmp_product_10 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB5 mul_16s_15s_30_1_1_U3090/tmp_product_f : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB14 mul_16s_15s_30_1_1_U3091/tmp_product_c : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB10 mul_16s_15s_30_1_1_U3092/tmp_product_f : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB4 mul_16s_15s_30_1_1_U3094/tmp_product_2 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB18 mul_16s_15s_30_1_1_U3096/tmp_product_0 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_15s_30_1_1_U3099/tmp_product_4 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_15s_30_1_1_U3103/tmp_product_7 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB13 mul_16s_15s_30_1_1_U3105/tmp_product_c : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB10 mul_16s_15s_30_1_1_U3109/tmp_product_5 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3113/tmp_product_58 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_15s_30_1_1_U3114/tmp_product_a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_15s_30_1_1_U3116/tmp_product_1e : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB17 mul_16s_15s_30_1_1_U3117/tmp_product_8 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_15s_30_1_1_U3121/tmp_product_b : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3126/tmp_product_5 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_15s_30_1_1_U3128/tmp_product_1c : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3130/tmp_product_c : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_15s_30_1_1_U3133/tmp_product_18 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB10 mul_16s_15s_30_1_1_U3134/tmp_product_0 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_15s_30_1_1_U3136/tmp_product_19 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_15s_30_1_1_U3139/tmp_product_14 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB17 mul_16s_15s_30_1_1_U3142/tmp_product_5 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB4 mul_16s_15s_30_1_1_U3145/tmp_product_6 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3146/tmp_product_4b : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_15s_30_1_1_U3147/tmp_product_c : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3150/tmp_product_5a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB13 mul_16s_15s_30_1_1_U3152/tmp_product_b : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB12 mul_16s_15s_30_1_1_U3154/tmp_product_9 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_15s_30_1_1_U3157/tmp_product_1a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_15s_30_1_1_U3159/tmp_product_7 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U316/tmp_product_34 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3160/tmp_product_4a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_15s_30_1_1_U3163/tmp_product_17 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_15s_30_1_1_U3165/tmp_product_2 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3167/tmp_product_1b : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB12 mul_16s_15s_30_1_1_U3171/tmp_product_a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3172/tmp_product_59 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB5 mul_16s_15s_30_1_1_U3173/tmp_product_a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3176/tmp_product_b : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3178/tmp_product_37 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3179/tmp_product_50 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_15s_30_1_1_U3180/tmp_product_f : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3183/tmp_product_22 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3188/tmp_product_2e : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3189/tmp_product_2d : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB8 mul_16s_15s_30_1_1_U3190/tmp_product_59 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_15s_30_1_1_U3191/tmp_product_10 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3192/tmp_product_3a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3193/tmp_product_32 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB16 mul_16s_15s_30_1_1_U3194/tmp_product_6 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB13 mul_16s_15s_30_1_1_U3195/tmp_product_9 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_15s_30_1_1_U3197/tmp_product_11 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_15s_30_1_1_U3198/tmp_product_12 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_15s_30_1_1_U3200/tmp_product_13 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_15s_30_1_1_U3201/tmp_product_14 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB6 mul_16s_15s_30_1_1_U3202/tmp_product_a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB10 mul_16s_15s_30_1_1_U3206/tmp_product_6 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_15s_30_1_1_U3209/tmp_product_5 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB0 mul_16s_15s_30_1_1_U3212/tmp_product_3 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3213/tmp_product_29 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB13 mul_16s_15s_30_1_1_U3214/tmp_product_5 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB3 mul_16s_15s_30_1_1_U3217/tmp_product_51 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_15s_30_1_1_U3218/tmp_product_16 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U322/tmp_product_30 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_15s_30_1_1_U3220/tmp_product_17 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3221/tmp_product_1e : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB14 mul_16s_15s_30_1_1_U3224/tmp_product_9 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB10 mul_16s_15s_30_1_1_U3226/tmp_product_a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3229/tmp_product_56 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB8 mul_16s_15s_30_1_1_U323/tmp_product_46 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB1 mul_16s_15s_30_1_1_U3231/tmp_product_4f : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_15s_30_1_1_U324/tmp_product_1a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_15s_30_1_1_U3240/tmp_product_1d : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3244/tmp_product_33 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB17 mul_16s_15s_30_1_1_U3248/tmp_product_0 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U325/tmp_product_2f : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3250/tmp_product_25 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3252/tmp_product_18 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_15s_30_1_1_U3256/tmp_product_13 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB4 mul_16s_15s_30_1_1_U3258/tmp_product_5 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3259/tmp_product_13 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB12 mul_16s_15s_30_1_1_U3261/tmp_product_c : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_15s_30_1_1_U3262/tmp_product_1c : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB6 mul_16s_15s_30_1_1_U3263/tmp_product_4 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB0 mul_16s_15s_30_1_1_U3265/tmp_product_0 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_15s_30_1_1_U3266/tmp_product_21 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB12 mul_16s_15s_30_1_1_U3267/tmp_product_d : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_15s_30_1_1_U3268/tmp_product_10 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_15s_30_1_1_U3269/tmp_product_16 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U327/tmp_product_2e : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3270/tmp_product_47 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_15s_30_1_1_U3273/tmp_product_13 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB6 mul_16s_15s_30_1_1_U3274/tmp_product_b : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_15s_30_1_1_U3278/tmp_product_e : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3279/tmp_product_46 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_15s_30_1_1_U3281/tmp_product_20 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_15s_30_1_1_U3288/tmp_product_8 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB12 mul_16s_15s_30_1_1_U3289/tmp_product_e : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U329/tmp_product_2d : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3290/tmp_product_38 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3291/tmp_product_44 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3292/tmp_product_12 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3294/tmp_product_42 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB6 mul_16s_15s_30_1_1_U3295/tmp_product_7 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3299/tmp_product_1c : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U330/tmp_product_2c : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_15s_30_1_1_U3300/tmp_product_7 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3301/tmp_product_39 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3306/tmp_product_3f : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_15s_30_1_1_U3307/tmp_product_24 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3308/tmp_product_3e : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3309/tmp_product_3d : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3310/tmp_product_3c : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_15s_30_1_1_U3311/tmp_product_21 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3312/tmp_product_2b : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_15s_30_1_1_U3315/tmp_product_17 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB12 mul_16s_15s_30_1_1_U3316/tmp_product_4 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB10 mul_16s_15s_30_1_1_U3318/tmp_product_11 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_30_1_1_U3319/tmp_product_24 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB8 mul_16s_15s_30_1_1_U332/tmp_product_4a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_15s_30_1_1_U3320/tmp_product_20 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB10 mul_16s_15s_30_1_1_U3323/tmp_product_12 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB5 mul_16s_15s_30_1_1_U3326/tmp_product_8 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_15s_30_1_1_U3327/tmp_product_e : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB14 mul_16s_15s_30_1_1_U3328/tmp_product_0 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_15s_30_1_1_U3332/tmp_product_f : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U335/tmp_product_2a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB7 mul_16s_15s_30_1_1_U338/tmp_product_4 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB8 mul_16s_15s_30_1_1_U342/tmp_product_42 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U343/tmp_product_29 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U348/tmp_product_25 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_15s_30_1_1_U349/tmp_product_1c : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U354/tmp_product_23 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB10 mul_16s_15s_30_1_1_U355/tmp_product_8 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB8 mul_16s_15s_30_1_1_U357/tmp_product_45 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U359/tmp_product_21 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB12 mul_16s_15s_30_1_1_U364/tmp_product_10 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB3 mul_16s_15s_30_1_1_U366/tmp_product_5 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U367/tmp_product_1d : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U369/tmp_product_1c : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB12 mul_16s_15s_30_1_1_U370/tmp_product_11 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB12 mul_16s_15s_30_1_1_U371/tmp_product_12 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U374/tmp_product_1a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_15s_30_1_1_U378/tmp_product_1e : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U381/tmp_product_19 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U382/tmp_product_18 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U383/tmp_product_f : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U384/tmp_product_17 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB6 mul_16s_15s_30_1_1_U385/tmp_product_d : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U390/tmp_product_16 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB10 mul_16s_15s_30_1_1_U395/tmp_product_5 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB0 mul_16s_15s_30_1_1_U396/tmp_product_5 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB4 mul_16s_15s_30_1_1_U399/tmp_product_0 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB1 mul_16s_15s_30_1_1_U400/tmp_product_38 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB2 mul_16s_15s_30_1_1_U406/tmp_product_3e : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB0 mul_16s_15s_30_1_1_U409/tmp_product_b : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB12 mul_16s_15s_30_1_1_U411/tmp_product_d : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_15s_30_1_1_U412/tmp_product_24 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB12 mul_16s_15s_30_1_1_U415/tmp_product_9 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U416/tmp_product_11 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB8 mul_16s_15s_30_1_1_U420/tmp_product_43 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB13 mul_16s_15s_30_1_1_U422/tmp_product_0 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_15s_30_1_1_U427/tmp_product_25 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB6 mul_16s_15s_30_1_1_U429/tmp_product_9 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB6 mul_16s_15s_30_1_1_U430/tmp_product_c : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB5 mul_16s_15s_30_1_1_U431/tmp_product_0 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_15s_30_1_1_U432/tmp_product_26 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB0 mul_16s_15s_30_1_1_U433/tmp_product_d : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB7 mul_16s_15s_30_1_1_U438/tmp_product_b : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_15s_30_1_1_U44/tmp_product_2f : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB5 mul_16s_15s_30_1_1_U442/tmp_product_7 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB10 mul_16s_15s_30_1_1_U443/tmp_product_0 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_15s_30_1_1_U444/tmp_product_8 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB1 mul_16s_15s_30_1_1_U46/tmp_product_2 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_15s_30_1_1_U48/tmp_product_2e : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_15s_30_1_1_U53/tmp_product_11 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_15s_30_1_1_U55/tmp_product_2 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB1 mul_16s_15s_30_1_1_U56/tmp_product_4 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_15s_30_1_1_U64/tmp_product_a : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB3 mul_16s_15s_30_1_1_U67/tmp_product_32 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB5 mul_16s_15s_30_1_1_U69/tmp_product_6 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_15s_30_1_1_U73/tmp_product_e : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_15s_30_1_1_U74/tmp_product_21 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB3 mul_16s_15s_30_1_1_U76/tmp_product_33 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB4 mul_16s_15s_30_1_1_U78/tmp_product_9 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_15s_30_1_1_U83/tmp_product_20 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB1 mul_16s_15s_30_1_1_U88/tmp_product_5 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB4 mul_16s_15s_30_1_1_U90/tmp_product_3 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB3 mul_16s_15s_30_1_1_U92/tmp_product_35 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_15s_30_1_1_U94/tmp_product_10 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_15s_30_1_1_U95/tmp_product_5 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB1 mul_16s_15s_30_1_1_U97/tmp_product_0 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_31_1_1_U3084/tmp_product_17 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_15s_31_1_1_U3102/tmp_product_49 : 0 0 : 1803 1803 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_14ns_30_1_1_U202/tmp_product_0 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_14ns_30_1_1_U3051/tmp_product_2 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB5 mul_16s_14ns_30_1_1_U3196/tmp_product_4 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_14s_29_1_1_U101/tmp_product_1d : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_29_1_1_U106/tmp_product_17 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_29_1_1_U110/tmp_product_23 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_14s_29_1_1_U125/tmp_product_14 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB4 mul_16s_14s_29_1_1_U130/tmp_product_0 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_14s_29_1_1_U135/tmp_product_1a : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_14s_29_1_1_U137/tmp_product_18 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U198/tmp_product_60 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U200/tmp_product_5f : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U201/tmp_product_5e : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U205/tmp_product_5c : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U206/tmp_product_5b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U207/tmp_product_5a : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB4 mul_16s_14s_29_1_1_U209/tmp_product_2 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB8 mul_16s_14s_29_1_1_U220/tmp_product_44 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB8 mul_16s_14s_29_1_1_U222/tmp_product_4e : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB0 mul_16s_14s_29_1_1_U225/tmp_product_0 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB10 mul_16s_14s_29_1_1_U226/tmp_product_10 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB5 mul_16s_14s_29_1_1_U231/tmp_product_11 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_14s_29_1_1_U241/tmp_product_b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_14s_29_1_1_U242/tmp_product_c : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U243/tmp_product_4f : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U244/tmp_product_4e : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB10 mul_16s_14s_29_1_1_U247/tmp_product_f : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB10 mul_16s_14s_29_1_1_U254/tmp_product_9 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB0 mul_16s_14s_29_1_1_U257/tmp_product_6 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_14s_29_1_1_U258/tmp_product_f : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB12 mul_16s_14s_29_1_1_U259/tmp_product_c : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_14s_29_1_1_U271/tmp_product_12 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB10 mul_16s_14s_29_1_1_U275/tmp_product_d : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U276/tmp_product_46 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB6 mul_16s_14s_29_1_1_U288/tmp_product_b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U289/tmp_product_3e : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_14s_29_1_1_U294/tmp_product_17 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB12 mul_16s_14s_29_1_1_U299/tmp_product_6 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB10 mul_16s_14s_29_1_1_U301/tmp_product_b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_14s_29_1_1_U3035/tmp_product_3 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB4 mul_16s_14s_29_1_1_U3038/tmp_product_0 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB7 mul_16s_14s_29_1_1_U304/tmp_product_8 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB6 mul_16s_14s_29_1_1_U3049/tmp_product_f : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB14 mul_16s_14s_29_1_1_U3055/tmp_product_10 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_14s_29_1_1_U3056/tmp_product_10 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB13 mul_16s_14s_29_1_1_U3066/tmp_product_d : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB8 mul_16s_14s_29_1_1_U3067/tmp_product_5b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_14s_29_1_1_U3069/tmp_product_2 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_14s_29_1_1_U3070/tmp_product_26 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB10 mul_16s_14s_29_1_1_U3072/tmp_product_14 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_14s_29_1_1_U3074/tmp_product_2c : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB5 mul_16s_14s_29_1_1_U3076/tmp_product_d : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB5 mul_16s_14s_29_1_1_U3093/tmp_product_e : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_14s_29_1_1_U3098/tmp_product_14 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U310/tmp_product_2 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_14s_29_1_1_U3101/tmp_product_51 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_14s_29_1_1_U3106/tmp_product_26 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_14s_29_1_1_U3107/tmp_product_8 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB12 mul_16s_14s_29_1_1_U311/tmp_product_5 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_14s_29_1_1_U3110/tmp_product_9 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB3 mul_16s_14s_29_1_1_U3111/tmp_product_54 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB4 mul_16s_14s_29_1_1_U3112/tmp_product_4 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB12 mul_16s_14s_29_1_1_U3118/tmp_product_6 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB14 mul_16s_14s_29_1_1_U3119/tmp_product_b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_14s_29_1_1_U3120/tmp_product_1d : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB12 mul_16s_14s_29_1_1_U3125/tmp_product_7 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_14s_29_1_1_U3129/tmp_product_15 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB14 mul_16s_14s_29_1_1_U3135/tmp_product_a : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_14s_29_1_1_U3138/tmp_product_4e : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_14s_29_1_1_U3141/tmp_product_c : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_14s_29_1_1_U3149/tmp_product_8 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB5 mul_16s_14s_29_1_1_U3151/tmp_product_6 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB12 mul_16s_14s_29_1_1_U3153/tmp_product_8 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_14s_29_1_1_U3158/tmp_product_19 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_14s_29_1_1_U3161/tmp_product_d : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB5 mul_16s_14s_29_1_1_U3164/tmp_product_b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB6 mul_16s_14s_29_1_1_U3166/tmp_product_9 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB5 mul_16s_14s_29_1_1_U3169/tmp_product_c : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_14s_29_1_1_U3181/tmp_product_35 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB16 mul_16s_14s_29_1_1_U3182/tmp_product_8 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB13 mul_16s_14s_29_1_1_U3184/tmp_product_a : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_14s_29_1_1_U3187/tmp_product_21 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB12 mul_16s_14s_29_1_1_U320/tmp_product_4 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_14s_29_1_1_U3203/tmp_product_a : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB6 mul_16s_14s_29_1_1_U3205/tmp_product_5 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB6 mul_16s_14s_29_1_1_U3208/tmp_product_c : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_14s_29_1_1_U3210/tmp_product_d : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_14s_29_1_1_U3211/tmp_product_6 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_14s_29_1_1_U3216/tmp_product_11 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB10 mul_16s_14s_29_1_1_U3219/tmp_product_7 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_14s_29_1_1_U3225/tmp_product_8 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB12 mul_16s_14s_29_1_1_U3228/tmp_product_b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB6 mul_16s_14s_29_1_1_U3230/tmp_product_2 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB10 mul_16s_14s_29_1_1_U3235/tmp_product_b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB10 mul_16s_14s_29_1_1_U3238/tmp_product_c : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_14s_29_1_1_U3242/tmp_product_31 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_14s_29_1_1_U3253/tmp_product_14 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_14s_29_1_1_U3260/tmp_product_12 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB10 mul_16s_14s_29_1_1_U3277/tmp_product_e : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB6 mul_16s_14s_29_1_1_U328/tmp_product_2 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB13 mul_16s_14s_29_1_1_U3283/tmp_product_0 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_14s_29_1_1_U3285/tmp_product_b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_14s_29_1_1_U3286/tmp_product_1f : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB3 mul_16s_14s_29_1_1_U3302/tmp_product_53 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB12 mul_16s_14s_29_1_1_U3313/tmp_product_2 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_14s_29_1_1_U3314/tmp_product_3b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB10 mul_16s_14s_29_1_1_U3317/tmp_product_10 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_14s_29_1_1_U3324/tmp_product_18 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB2 mul_16s_14s_29_1_1_U333/tmp_product_3d : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_14s_29_1_1_U3330/tmp_product_23 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_14s_29_1_1_U3331/tmp_product_22 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U344/tmp_product_28 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_14s_29_1_1_U345/tmp_product_1b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U346/tmp_product_27 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U347/tmp_product_26 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U353/tmp_product_24 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U356/tmp_product_22 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB12 mul_16s_14s_29_1_1_U358/tmp_product_f : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB6 mul_16s_14s_29_1_1_U362/tmp_product_11 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U365/tmp_product_1e : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB10 mul_16s_14s_29_1_1_U368/tmp_product_7 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U372/tmp_product_1b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_14s_29_1_1_U373/tmp_product_1d : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U391/tmp_product_15 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U398/tmp_product_13 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB12 mul_16s_14s_29_1_1_U402/tmp_product_14 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB6 mul_16s_14s_29_1_1_U403/tmp_product_e : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB10 mul_16s_14s_29_1_1_U405/tmp_product_2 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_14s_29_1_1_U408/tmp_product_23 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB6 mul_16s_14s_29_1_1_U414/tmp_product_10 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB2 mul_16s_14s_29_1_1_U417/tmp_product_3c : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB0 mul_16s_14s_29_1_1_U421/tmp_product_c : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U425/tmp_product_10 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U426/tmp_product_3 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U428/tmp_product_e : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_14s_29_1_1_U43/tmp_product_23 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U434/tmp_product_d : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U435/tmp_product_c : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_14s_29_1_1_U439/tmp_product_27 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U441/tmp_product_9 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB6 mul_16s_14s_29_1_1_U445/tmp_product_8 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U447/tmp_product_6 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB5 mul_16s_14s_29_1_1_U50/tmp_product_9 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_14s_29_1_1_U54/tmp_product_22 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_29_1_1_U57/tmp_product_11 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB5 mul_16s_14s_29_1_1_U59/tmp_product_7 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_29_1_1_U60/tmp_product_21 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB4 mul_16s_14s_29_1_1_U65/tmp_product_b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_14s_29_1_1_U66/tmp_product_f : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_29_1_1_U72/tmp_product_e : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB3 mul_16s_14s_29_1_1_U75/tmp_product_34 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_29_1_1_U82/tmp_product_1c : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_14s_29_1_1_U85/tmp_product_1f : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_14s_29_1_1_U87/tmp_product_1e : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_29_1_1_U98/tmp_product_18 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_29_1_1_U99/tmp_product_d : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB4 mul_16s_14s_30_1_1_U103/tmp_product_5 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB3 mul_16s_14s_30_1_1_U104/tmp_product_37 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_14s_30_1_1_U107/tmp_product_0 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB1 mul_16s_14s_30_1_1_U112/tmp_product_8 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_30_1_1_U115/tmp_product_26 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB3 mul_16s_14s_30_1_1_U123/tmp_product_36 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_14s_30_1_1_U124/tmp_product_1c : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_30_1_1_U126/tmp_product_20 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_14s_30_1_1_U128/tmp_product_1b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_30_1_1_U203/tmp_product_5d : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_30_1_1_U211/tmp_product_58 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_14s_30_1_1_U214/tmp_product_4 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_14s_30_1_1_U215/tmp_product_5 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_30_1_1_U216/tmp_product_56 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_14s_30_1_1_U217/tmp_product_6 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB2 mul_16s_14s_30_1_1_U219/tmp_product_3f : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_30_1_1_U229/tmp_product_52 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB5 mul_16s_14s_30_1_1_U230/tmp_product_d : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB10 mul_16s_14s_30_1_1_U245/tmp_product_6 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_30_1_1_U248/tmp_product_4b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB8 mul_16s_14s_30_1_1_U252/tmp_product_4d : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB12 mul_16s_14s_30_1_1_U261/tmp_product_a : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB6 mul_16s_14s_30_1_1_U262/tmp_product_a : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_30_1_1_U278/tmp_product_44 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB5 mul_16s_14s_30_1_1_U280/tmp_product_b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB7 mul_16s_14s_30_1_1_U290/tmp_product_5 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB3 mul_16s_14s_30_1_1_U302/tmp_product_0 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_14s_30_1_1_U303/tmp_product_18 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_14s_30_1_1_U305/tmp_product_19 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB0 mul_16s_14s_30_1_1_U307/tmp_product_4 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_30_1_1_U308/tmp_product_37 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_14s_30_1_1_U3095/tmp_product_11 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB5 mul_16s_14s_30_1_1_U3104/tmp_product_7 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_14s_30_1_1_U3123/tmp_product_10 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB12 mul_16s_14s_30_1_1_U314/tmp_product_0 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_14s_30_1_1_U3162/tmp_product_18 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_14s_30_1_1_U3174/tmp_product_e : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB17 mul_16s_14s_30_1_1_U3175/tmp_product_4 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_14s_30_1_1_U3215/tmp_product_15 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB16 mul_16s_14s_30_1_1_U3237/tmp_product_3 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_14s_30_1_1_U3239/tmp_product_1a : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB17 mul_16s_14s_30_1_1_U3241/tmp_product_2 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB10 mul_16s_14s_30_1_1_U3246/tmp_product_d : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB13 mul_16s_14s_30_1_1_U3257/tmp_product_2 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB14 mul_16s_14s_30_1_1_U3264/tmp_product_7 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB5 mul_16s_14s_30_1_1_U3297/tmp_product_9 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_14s_30_1_1_U3298/tmp_product_2a : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB8 mul_16s_14s_30_1_1_U331/tmp_product_4b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB14 mul_16s_14s_30_1_1_U3325/tmp_product_2 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_30_1_1_U334/tmp_product_2b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB10 mul_16s_14s_30_1_1_U336/tmp_product_a : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB6 mul_16s_14s_30_1_1_U337/tmp_product_0 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB7 mul_16s_14s_30_1_1_U339/tmp_product_9 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB1 mul_16s_14s_30_1_1_U340/tmp_product_39 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_30_1_1_U341/tmp_product_0 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB0 mul_16s_14s_30_1_1_U351/tmp_product_e : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB8 mul_16s_14s_30_1_1_U352/tmp_product_48 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_30_1_1_U360/tmp_product_20 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB7 mul_16s_14s_30_1_1_U361/tmp_product_7 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_30_1_1_U363/tmp_product_1f : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB12 mul_16s_14s_30_1_1_U375/tmp_product_13 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB7 mul_16s_14s_30_1_1_U376/tmp_product_a : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB6 mul_16s_14s_30_1_1_U377/tmp_product_7 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB0 mul_16s_14s_30_1_1_U380/tmp_product_f : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_14s_30_1_1_U386/tmp_product_1f : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_14s_30_1_1_U387/tmp_product_20 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB5 mul_16s_14s_30_1_1_U388/tmp_product_8 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_14s_30_1_1_U389/tmp_product_21 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_30_1_1_U392/tmp_product_14 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB5 mul_16s_14s_30_1_1_U393/tmp_product_c : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB3 mul_16s_14s_30_1_1_U397/tmp_product_6 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_30_1_1_U404/tmp_product_12 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB10 mul_16s_14s_30_1_1_U407/tmp_product_4 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB6 mul_16s_14s_30_1_1_U410/tmp_product_3 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB5 mul_16s_14s_30_1_1_U413/tmp_product_5 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB0 mul_16s_14s_30_1_1_U419/tmp_product_9 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB8 mul_16s_14s_30_1_1_U423/tmp_product_47 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB1 mul_16s_14s_30_1_1_U437/tmp_product_3a : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_14s_30_1_1_U440/tmp_product_28 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_30_1_1_U446/tmp_product_7 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_14s_30_1_1_U45/tmp_product_15 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB1 mul_16s_14s_30_1_1_U51/tmp_product_6 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_30_1_1_U52/tmp_product_2d : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_30_1_1_U58/tmp_product_2c : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_30_1_1_U61/tmp_product_1a : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB4 mul_16s_14s_30_1_1_U62/tmp_product_2 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_30_1_1_U68/tmp_product_22 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_30_1_1_U70/tmp_product_1e : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB3 mul_16s_14s_30_1_1_U71/tmp_product_31 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_30_1_1_U77/tmp_product_14 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_30_1_1_U79/tmp_product_2b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_30_1_1_U80/tmp_product_2a : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_30_1_1_U84/tmp_product_29 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_30_1_1_U86/tmp_product_19 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_30_1_1_U89/tmp_product_1b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_30_1_1_U91/tmp_product_28 : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_14s_30_1_1_U93/tmp_product_b : 0 0 : 1659 1659 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB0 mul_16s_12ns_28_1_1_U418/tmp_product_11 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_13ns_29_1_1_U100/tmp_product_1d : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB4 mul_16s_13ns_29_1_1_U47/tmp_product_7 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB5 mul_16s_13s_28_1_1_U114/tmp_product_4 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_13s_28_1_1_U3082/tmp_product_16 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_13s_28_1_1_U3127/tmp_product_4d : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_13s_28_1_1_U318/tmp_product_33 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB10 mul_16s_13s_28_1_1_U3222/tmp_product_9 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB16 mul_16s_13s_28_1_1_U3227/tmp_product_5 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB14 mul_16s_13s_28_1_1_U3249/tmp_product_8 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB16 mul_16s_13s_28_1_1_U3271/tmp_product_0 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_13s_28_1_1_U3275/tmp_product_1e : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_13s_28_1_1_U3276/tmp_product_f : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_13s_28_1_1_U3280/tmp_product_c : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB14 mul_16s_13s_28_1_1_U3282/tmp_product_6 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_13s_28_1_1_U3284/tmp_product_36 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB14 mul_16s_13s_28_1_1_U3303/tmp_product_4 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB6 mul_16s_13s_29_1_1_U113/tmp_product_b : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_13s_29_1_1_U287/tmp_product_15 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB12 mul_16s_13s_29_1_1_U3042/tmp_product_10 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_13s_29_1_1_U3045/tmp_product_3 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_13s_29_1_1_U3062/tmp_product_9 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB14 mul_16s_13s_29_1_1_U3065/tmp_product_f : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB15 mul_16s_13s_29_1_1_U3100/tmp_product_5 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB17 mul_16s_13s_29_1_1_U3122/tmp_product_6 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_13s_29_1_1_U3124/tmp_product_a : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_13s_29_1_1_U3131/tmp_product_1b : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_13s_29_1_1_U3132/tmp_product_d : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_13s_29_1_1_U3137/tmp_product_5c : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_13s_29_1_1_U3148/tmp_product_48 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_13s_29_1_1_U315/tmp_product_35 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB10 mul_16s_13s_29_1_1_U3185/tmp_product_3 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_13s_29_1_1_U3186/tmp_product_52 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB5 mul_16s_13s_29_1_1_U319/tmp_product_2 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_13s_29_1_1_U3199/tmp_product_4f : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB6 mul_16s_13s_29_1_1_U3204/tmp_product_d : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB13 mul_16s_13s_29_1_1_U3207/tmp_product_7 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_13s_29_1_1_U321/tmp_product_31 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_13s_29_1_1_U3232/tmp_product_16 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_13s_29_1_1_U3233/tmp_product_55 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_13s_29_1_1_U3234/tmp_product_4c : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_13s_29_1_1_U3243/tmp_product_54 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_13s_29_1_1_U3245/tmp_product_53 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_13s_29_1_1_U3247/tmp_product_15 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB16 mul_16s_13s_29_1_1_U3255/tmp_product_2 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_13s_29_1_1_U3272/tmp_product_28 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_13s_29_1_1_U3287/tmp_product_23 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_13s_29_1_1_U3293/tmp_product_43 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_13s_29_1_1_U3296/tmp_product_41 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB11 mul_16s_13s_29_1_1_U3305/tmp_product_25 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB7 mul_16s_13s_29_1_1_U3322/tmp_product_22 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_13s_29_1_1_U3329/tmp_product_30 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB8 mul_16s_13s_29_1_1_U350/tmp_product_49 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB9 mul_16s_13s_29_1_1_U394/tmp_product_22 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB8 mul_16s_13s_29_1_1_U401/tmp_product_40 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_13s_29_1_1_U63/tmp_product_15 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_14s_29_1_1_U313/tmp_product_36 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB12 mul_16s_14s_29_1_1_U3304/tmp_product_0 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_12s_27_1_1_U3251/tmp_product_6 : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s__GB2 mul_16s_12s_28_1_1_U116/tmp_product_24 : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s__GB14 mul_16s_12s_28_1_1_U246/tmp_product_4c : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_12s_28_1_1_U3097/tmp_product_27 : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_12s_28_1_1_U3140/tmp_product_5b : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_12s_28_1_1_U3177/tmp_product_1d : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_12s_28_1_1_U3223/tmp_product_e : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s__GB9 mul_16s_12s_28_1_1_U3236/tmp_product_20 : 0 0 : 1335 1335 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------+--------------------------------------------------------------------------------------+---------------+----------------+
|Module Name     | RTL Object                                                                           | Depth x Width | Implemented As | 
+----------------+--------------------------------------------------------------------------------------+---------------+----------------+
|hls_cnn_2d_100s | sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0/sigmoid_table_U/q0_reg | 1024x10       | Block RAM      | 
|hls_cnn_2d_100s | sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0/sigmoid_table_U/q0_reg | 1024x10       | Block RAM      | 
+----------------+--------------------------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+----------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|hls_cnn_2d_100s | layer2_out_U/U_hls_cnn_2d_100s_fifo_w240_d247_A_ram/mem_reg | 246 x 240(READ_FIRST)  | W |   | 246 x 240(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      |                 | 
|hls_cnn_2d_100s | layer3_out_U/U_hls_cnn_2d_100s_fifo_w320_d247_A_ram/mem_reg | 246 x 320(READ_FIRST)  | W |   | 246 x 320(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      |                 | 
|hls_cnn_2d_100s | layer4_out_U/U_hls_cnn_2d_100s_fifo_w120_d238_A_ram/mem_reg | 237 x 120(READ_FIRST)  | W |   | 237 x 120(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|hls_cnn_2d_100s | layer5_out_U/U_hls_cnn_2d_100s_fifo_w160_d238_A_ram/mem_reg | 237 x 160(READ_FIRST)  | W |   | 237 x 160(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
+----------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13ns_29_1_1 | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_12s_28_1_1  | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13ns_29_1_1 | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_12ns_28_1_1 | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14ns_30_1_1 | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14ns_30_1_1 | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_12s_28_1_1  | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14ns_30_1_1 | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14ns_30_1_1 | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_12s_27_1_1  | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_12s_28_1_1  | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_31_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_12s_28_1_1  | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_12s_28_1_1  | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_12s_28_1_1  | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_31_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_12s_28_1_1  | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14ns_30_1_1 | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 3529.457 ; gain = 1980.496 ; free physical = 255 ; free virtual = 10701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|hls_cnn_2d_100s | layer2_out_U/U_hls_cnn_2d_100s_fifo_w240_d247_A_ram/mem_reg | 246 x 240(READ_FIRST)  | W |   | 246 x 240(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      |                 | 
|hls_cnn_2d_100s | layer3_out_U/U_hls_cnn_2d_100s_fifo_w320_d247_A_ram/mem_reg | 246 x 320(READ_FIRST)  | W |   | 246 x 320(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      |                 | 
|hls_cnn_2d_100s | layer4_out_U/U_hls_cnn_2d_100s_fifo_w120_d238_A_ram/mem_reg | 237 x 120(READ_FIRST)  | W |   | 237 x 120(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|hls_cnn_2d_100s | layer5_out_U/U_hls_cnn_2d_100s_fifo_w160_d238_A_ram/mem_reg | 237 x 160(READ_FIRST)  | W |   | 237 x 160(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
+----------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_U/U_hls_cnn_2d_100s_fifo_w240_d247_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_U/U_hls_cnn_2d_100s_fifo_w240_d247_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_U/U_hls_cnn_2d_100s_fifo_w240_d247_A_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_U/U_hls_cnn_2d_100s_fifo_w240_d247_A_ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer3_out_U/U_hls_cnn_2d_100s_fifo_w320_d247_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer3_out_U/U_hls_cnn_2d_100s_fifo_w320_d247_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer3_out_U/U_hls_cnn_2d_100s_fifo_w320_d247_A_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer3_out_U/U_hls_cnn_2d_100s_fifo_w320_d247_A_ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer4_out_U/U_hls_cnn_2d_100s_fifo_w120_d238_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer4_out_U/U_hls_cnn_2d_100s_fifo_w120_d238_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer5_out_U/U_hls_cnn_2d_100s_fifo_w160_d238_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer5_out_U/U_hls_cnn_2d_100s_fifo_w160_d238_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0/sigmoid_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 3563.414 ; gain = 2014.453 ; free physical = 208 ; free virtual = 10599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_hls_cnn_2d_100s_fifo_w240_d247_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_hls_cnn_2d_100s_fifo_w240_d247_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_hls_cnn_2d_100s_fifo_w240_d247_A_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_hls_cnn_2d_100s_fifo_w240_d247_A_ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_U/U_hls_cnn_2d_100s_fifo_w120_d238_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_U/U_hls_cnn_2d_100s_fifo_w120_d238_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_U/U_hls_cnn_2d_100s_fifo_w160_d238_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_U/U_hls_cnn_2d_100s_fifo_w160_d238_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0/sigmoid_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:02 ; elapsed = 00:02:04 . Memory (MB): peak = 3654.430 ; gain = 2105.469 ; free physical = 169 ; free virtual = 10574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:02 ; elapsed = 00:02:04 . Memory (MB): peak = 3654.430 ; gain = 2105.469 ; free physical = 169 ; free virtual = 10574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:13 ; elapsed = 00:02:15 . Memory (MB): peak = 3654.430 ; gain = 2105.469 ; free physical = 170 ; free virtual = 10583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:13 ; elapsed = 00:02:15 . Memory (MB): peak = 3654.430 ; gain = 2105.469 ; free physical = 169 ; free virtual = 10583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 3654.430 ; gain = 2105.469 ; free physical = 165 ; free virtual = 10579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:15 ; elapsed = 00:02:17 . Memory (MB): peak = 3654.430 ; gain = 2105.469 ; free physical = 163 ; free virtual = 10579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name             | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[255] | 16     | 16         | 0      | 128     | 64     | 32     | 0      | 
+------------+----------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_cnn_2d_100s_mul_16s_12s_28_1_1  | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13ns_29_1_1 | A*B         | 30     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13ns_29_1_1 | A*B         | 30     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 30     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 30     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 30     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_12ns_28_1_1 | A*B         | 15     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_12s_28_1_1  | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14ns_30_1_1 | A*B         | 15     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14ns_30_1_1 | A*B         | 15     | 13     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 15     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 15     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 15     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 15     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 15     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 15     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_30_1_1  | A*B         | 15     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_12s_27_1_1  | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_12s_28_1_1  | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_12s_28_1_1  | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_12s_28_1_1  | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_12s_28_1_1  | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_12s_28_1_1  | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_28_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_13s_29_1_1  | A*B         | 15     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14ns_30_1_1 | A*B         | 15     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14ns_30_1_1 | A*B         | 15     | 13     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14ns_30_1_1 | A*B         | 15     | 13     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_29_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_14s_30_1_1  | A*B         | 15     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 30     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_30_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_31_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_15s_31_1_1  | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 15     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 15     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 15     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 15     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 15     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 15     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 15     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 15     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 15     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 15     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_cnn_2d_100s_mul_16s_16s_31_1_1  | A*B         | 15     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY8   | 10306|
|3     |DSP48E2  |   648|
|4     |LUT1     |  3071|
|5     |LUT2     | 45382|
|6     |LUT3     | 16370|
|7     |LUT4     | 17450|
|8     |LUT5     | 10636|
|9     |LUT6     | 19750|
|10    |MUXF7    |   224|
|11    |MUXF8    |    96|
|12    |RAMB18E2 |     3|
|13    |RAMB36E2 |    10|
|14    |SRLC32E  |   384|
|15    |FDRE     | 95698|
|16    |FDSE     |    31|
|17    |IBUF     |    21|
|18    |OBUF     |    21|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                                                                          |Module                                                                                                   |Cells  |
+------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                                                               |                                                                                                         | 220102|
|2     |  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_U0                                           |hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s                     |  33339|
|3     |    flow_control_loop_pipe_U                                                                                      |hls_cnn_2d_100s_flow_control_loop_pipe_538                                                               |     18|
|4     |    grp_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s_fu_146                             |hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s                   |  33214|
|5     |      call_ln286_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_fu_156                                  |hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s                                 |    723|
|6     |        void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1_U                              |hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb         |    240|
|7     |          hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core_U |hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core__2 |    240|
|8     |        void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2_U                              |hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_639     |    240|
|9     |          hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core_U |hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core__1 |    240|
|10    |        void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_U                                |hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_640     |    243|
|11    |          hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core_U |hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core    |    240|
|12    |      grp_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s_fu_248                             |hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s                     |  31280|
|13    |        mul_16s_12s_28_1_1_U116                                                                                   |hls_cnn_2d_100s_mul_16s_12s_28_1_1_540                                                                   |    198|
|14    |        mul_16s_13ns_29_1_1_U100                                                                                  |hls_cnn_2d_100s_mul_16s_13ns_29_1_1                                                                      |     50|
|15    |        mul_16s_13ns_29_1_1_U47                                                                                   |hls_cnn_2d_100s_mul_16s_13ns_29_1_1_541                                                                  |    170|
|16    |        mul_16s_13s_28_1_1_U114                                                                                   |hls_cnn_2d_100s_mul_16s_13s_28_1_1_542                                                                   |     73|
|17    |        mul_16s_13s_29_1_1_U113                                                                                   |hls_cnn_2d_100s_mul_16s_13s_29_1_1_543                                                                   |    120|
|18    |        mul_16s_13s_29_1_1_U63                                                                                    |hls_cnn_2d_100s_mul_16s_13s_29_1_1_544                                                                   |    300|
|19    |        mul_16s_14s_29_1_1_U101                                                                                   |hls_cnn_2d_100s_mul_16s_14s_29_1_1_545                                                                   |    143|
|20    |        mul_16s_14s_29_1_1_U106                                                                                   |hls_cnn_2d_100s_mul_16s_14s_29_1_1_546                                                                   |     69|
|21    |        mul_16s_14s_29_1_1_U110                                                                                   |hls_cnn_2d_100s_mul_16s_14s_29_1_1_547                                                                   |    180|
|22    |        mul_16s_14s_29_1_1_U125                                                                                   |hls_cnn_2d_100s_mul_16s_14s_29_1_1_548                                                                   |    125|
|23    |        mul_16s_14s_29_1_1_U130                                                                                   |hls_cnn_2d_100s_mul_16s_14s_29_1_1_549                                                                   |    147|
|24    |        mul_16s_14s_29_1_1_U135                                                                                   |hls_cnn_2d_100s_mul_16s_14s_29_1_1_550                                                                   |    181|
|25    |        mul_16s_14s_29_1_1_U137                                                                                   |hls_cnn_2d_100s_mul_16s_14s_29_1_1_551                                                                   |    229|
|26    |        mul_16s_14s_29_1_1_U43                                                                                    |hls_cnn_2d_100s_mul_16s_14s_29_1_1_552                                                                   |    193|
|27    |        mul_16s_14s_29_1_1_U50                                                                                    |hls_cnn_2d_100s_mul_16s_14s_29_1_1_553                                                                   |     61|
|28    |        mul_16s_14s_29_1_1_U54                                                                                    |hls_cnn_2d_100s_mul_16s_14s_29_1_1_554                                                                   |    121|
|29    |        mul_16s_14s_29_1_1_U57                                                                                    |hls_cnn_2d_100s_mul_16s_14s_29_1_1_555                                                                   |    171|
|30    |        mul_16s_14s_29_1_1_U59                                                                                    |hls_cnn_2d_100s_mul_16s_14s_29_1_1_556                                                                   |    137|
|31    |        mul_16s_14s_29_1_1_U60                                                                                    |hls_cnn_2d_100s_mul_16s_14s_29_1_1_557                                                                   |    137|
|32    |        mul_16s_14s_29_1_1_U65                                                                                    |hls_cnn_2d_100s_mul_16s_14s_29_1_1_558                                                                   |    133|
|33    |        mul_16s_14s_29_1_1_U66                                                                                    |hls_cnn_2d_100s_mul_16s_14s_29_1_1_559                                                                   |    145|
|34    |        mul_16s_14s_29_1_1_U72                                                                                    |hls_cnn_2d_100s_mul_16s_14s_29_1_1_560                                                                   |     94|
|35    |        mul_16s_14s_29_1_1_U75                                                                                    |hls_cnn_2d_100s_mul_16s_14s_29_1_1_561                                                                   |    178|
|36    |        mul_16s_14s_29_1_1_U82                                                                                    |hls_cnn_2d_100s_mul_16s_14s_29_1_1_562                                                                   |    172|
|37    |        mul_16s_14s_29_1_1_U85                                                                                    |hls_cnn_2d_100s_mul_16s_14s_29_1_1_563                                                                   |    236|
|38    |        mul_16s_14s_29_1_1_U87                                                                                    |hls_cnn_2d_100s_mul_16s_14s_29_1_1_564                                                                   |    164|
|39    |        mul_16s_14s_29_1_1_U98                                                                                    |hls_cnn_2d_100s_mul_16s_14s_29_1_1_565                                                                   |     79|
|40    |        mul_16s_14s_29_1_1_U99                                                                                    |hls_cnn_2d_100s_mul_16s_14s_29_1_1_566                                                                   |    136|
|41    |        mul_16s_14s_30_1_1_U103                                                                                   |hls_cnn_2d_100s_mul_16s_14s_30_1_1_567                                                                   |    150|
|42    |        mul_16s_14s_30_1_1_U104                                                                                   |hls_cnn_2d_100s_mul_16s_14s_30_1_1_568                                                                   |    250|
|43    |        mul_16s_14s_30_1_1_U107                                                                                   |hls_cnn_2d_100s_mul_16s_14s_30_1_1_569                                                                   |    194|
|44    |        mul_16s_14s_30_1_1_U112                                                                                   |hls_cnn_2d_100s_mul_16s_14s_30_1_1_570                                                                   |    139|
|45    |        mul_16s_14s_30_1_1_U115                                                                                   |hls_cnn_2d_100s_mul_16s_14s_30_1_1_571                                                                   |    202|
|46    |        mul_16s_14s_30_1_1_U123                                                                                   |hls_cnn_2d_100s_mul_16s_14s_30_1_1_572                                                                   |     85|
|47    |        mul_16s_14s_30_1_1_U124                                                                                   |hls_cnn_2d_100s_mul_16s_14s_30_1_1_573                                                                   |    203|
|48    |        mul_16s_14s_30_1_1_U126                                                                                   |hls_cnn_2d_100s_mul_16s_14s_30_1_1_574                                                                   |    266|
|49    |        mul_16s_14s_30_1_1_U128                                                                                   |hls_cnn_2d_100s_mul_16s_14s_30_1_1_575                                                                   |    240|
|50    |        mul_16s_14s_30_1_1_U45                                                                                    |hls_cnn_2d_100s_mul_16s_14s_30_1_1_576                                                                   |    139|
|51    |        mul_16s_14s_30_1_1_U51                                                                                    |hls_cnn_2d_100s_mul_16s_14s_30_1_1_577                                                                   |    121|
|52    |        mul_16s_14s_30_1_1_U52                                                                                    |hls_cnn_2d_100s_mul_16s_14s_30_1_1_578                                                                   |    133|
|53    |        mul_16s_14s_30_1_1_U58                                                                                    |hls_cnn_2d_100s_mul_16s_14s_30_1_1_579                                                                   |    227|
|54    |        mul_16s_14s_30_1_1_U61                                                                                    |hls_cnn_2d_100s_mul_16s_14s_30_1_1_580                                                                   |     98|
|55    |        mul_16s_14s_30_1_1_U62                                                                                    |hls_cnn_2d_100s_mul_16s_14s_30_1_1_581                                                                   |    175|
|56    |        mul_16s_14s_30_1_1_U68                                                                                    |hls_cnn_2d_100s_mul_16s_14s_30_1_1_582                                                                   |    153|
|57    |        mul_16s_14s_30_1_1_U70                                                                                    |hls_cnn_2d_100s_mul_16s_14s_30_1_1_583                                                                   |    128|
|58    |        mul_16s_14s_30_1_1_U71                                                                                    |hls_cnn_2d_100s_mul_16s_14s_30_1_1_584                                                                   |    208|
|59    |        mul_16s_14s_30_1_1_U77                                                                                    |hls_cnn_2d_100s_mul_16s_14s_30_1_1_585                                                                   |    152|
|60    |        mul_16s_14s_30_1_1_U79                                                                                    |hls_cnn_2d_100s_mul_16s_14s_30_1_1_586                                                                   |     55|
|61    |        mul_16s_14s_30_1_1_U80                                                                                    |hls_cnn_2d_100s_mul_16s_14s_30_1_1_587                                                                   |    111|
|62    |        mul_16s_14s_30_1_1_U84                                                                                    |hls_cnn_2d_100s_mul_16s_14s_30_1_1_588                                                                   |    152|
|63    |        mul_16s_14s_30_1_1_U86                                                                                    |hls_cnn_2d_100s_mul_16s_14s_30_1_1_589                                                                   |    209|
|64    |        mul_16s_14s_30_1_1_U89                                                                                    |hls_cnn_2d_100s_mul_16s_14s_30_1_1_590                                                                   |    189|
|65    |        mul_16s_14s_30_1_1_U91                                                                                    |hls_cnn_2d_100s_mul_16s_14s_30_1_1_591                                                                   |    103|
|66    |        mul_16s_14s_30_1_1_U93                                                                                    |hls_cnn_2d_100s_mul_16s_14s_30_1_1_592                                                                   |    194|
|67    |        mul_16s_15s_30_1_1_U102                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_593                                                                   |    148|
|68    |        mul_16s_15s_30_1_1_U105                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_594                                                                   |    206|
|69    |        mul_16s_15s_30_1_1_U108                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_595                                                                   |    189|
|70    |        mul_16s_15s_30_1_1_U109                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_596                                                                   |    247|
|71    |        mul_16s_15s_30_1_1_U111                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_597                                                                   |    150|
|72    |        mul_16s_15s_30_1_1_U117                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_598                                                                   |    110|
|73    |        mul_16s_15s_30_1_1_U118                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_599                                                                   |    187|
|74    |        mul_16s_15s_30_1_1_U119                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_600                                                                   |    240|
|75    |        mul_16s_15s_30_1_1_U120                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_601                                                                   |    137|
|76    |        mul_16s_15s_30_1_1_U121                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_602                                                                   |     92|
|77    |        mul_16s_15s_30_1_1_U122                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_603                                                                   |    283|
|78    |        mul_16s_15s_30_1_1_U127                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_604                                                                   |     66|
|79    |        mul_16s_15s_30_1_1_U129                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_605                                                                   |    251|
|80    |        mul_16s_15s_30_1_1_U131                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_606                                                                   |    108|
|81    |        mul_16s_15s_30_1_1_U132                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_607                                                                   |    250|
|82    |        mul_16s_15s_30_1_1_U133                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_608                                                                   |     83|
|83    |        mul_16s_15s_30_1_1_U134                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_609                                                                   |     99|
|84    |        mul_16s_15s_30_1_1_U136                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_610                                                                   |    205|
|85    |        mul_16s_15s_30_1_1_U139                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_611                                                                   |    220|
|86    |        mul_16s_15s_30_1_1_U140                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_612                                                                   |    164|
|87    |        mul_16s_15s_30_1_1_U141                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_613                                                                   |    134|
|88    |        mul_16s_15s_30_1_1_U142                                                                                   |hls_cnn_2d_100s_mul_16s_15s_30_1_1_614                                                                   |    207|
|89    |        mul_16s_15s_30_1_1_U44                                                                                    |hls_cnn_2d_100s_mul_16s_15s_30_1_1_615                                                                   |    146|
|90    |        mul_16s_15s_30_1_1_U46                                                                                    |hls_cnn_2d_100s_mul_16s_15s_30_1_1_616                                                                   |     86|
|91    |        mul_16s_15s_30_1_1_U48                                                                                    |hls_cnn_2d_100s_mul_16s_15s_30_1_1_617                                                                   |    137|
|92    |        mul_16s_15s_30_1_1_U53                                                                                    |hls_cnn_2d_100s_mul_16s_15s_30_1_1_618                                                                   |    194|
|93    |        mul_16s_15s_30_1_1_U55                                                                                    |hls_cnn_2d_100s_mul_16s_15s_30_1_1_619                                                                   |    182|
|94    |        mul_16s_15s_30_1_1_U56                                                                                    |hls_cnn_2d_100s_mul_16s_15s_30_1_1_620                                                                   |    190|
|95    |        mul_16s_15s_30_1_1_U64                                                                                    |hls_cnn_2d_100s_mul_16s_15s_30_1_1_621                                                                   |    207|
|96    |        mul_16s_15s_30_1_1_U67                                                                                    |hls_cnn_2d_100s_mul_16s_15s_30_1_1_622                                                                   |    193|
|97    |        mul_16s_15s_30_1_1_U69                                                                                    |hls_cnn_2d_100s_mul_16s_15s_30_1_1_623                                                                   |     44|
|98    |        mul_16s_15s_30_1_1_U73                                                                                    |hls_cnn_2d_100s_mul_16s_15s_30_1_1_624                                                                   |    172|
|99    |        mul_16s_15s_30_1_1_U74                                                                                    |hls_cnn_2d_100s_mul_16s_15s_30_1_1_625                                                                   |    167|
|100   |        mul_16s_15s_30_1_1_U76                                                                                    |hls_cnn_2d_100s_mul_16s_15s_30_1_1_626                                                                   |    136|
|101   |        mul_16s_15s_30_1_1_U78                                                                                    |hls_cnn_2d_100s_mul_16s_15s_30_1_1_627                                                                   |     88|
|102   |        mul_16s_15s_30_1_1_U83                                                                                    |hls_cnn_2d_100s_mul_16s_15s_30_1_1_628                                                                   |    125|
|103   |        mul_16s_15s_30_1_1_U88                                                                                    |hls_cnn_2d_100s_mul_16s_15s_30_1_1_629                                                                   |    196|
|104   |        mul_16s_15s_30_1_1_U90                                                                                    |hls_cnn_2d_100s_mul_16s_15s_30_1_1_630                                                                   |    189|
|105   |        mul_16s_15s_30_1_1_U92                                                                                    |hls_cnn_2d_100s_mul_16s_15s_30_1_1_631                                                                   |    120|
|106   |        mul_16s_15s_30_1_1_U94                                                                                    |hls_cnn_2d_100s_mul_16s_15s_30_1_1_632                                                                   |    265|
|107   |        mul_16s_15s_30_1_1_U95                                                                                    |hls_cnn_2d_100s_mul_16s_15s_30_1_1_633                                                                   |    141|
|108   |        mul_16s_15s_30_1_1_U97                                                                                    |hls_cnn_2d_100s_mul_16s_15s_30_1_1_634                                                                   |    161|
|109   |        mul_16s_16s_30_1_1_U138                                                                                   |hls_cnn_2d_100s_mul_16s_16s_30_1_1_635                                                                   |    167|
|110   |        mul_16s_16s_30_1_1_U49                                                                                    |hls_cnn_2d_100s_mul_16s_16s_30_1_1_636                                                                   |    100|
|111   |        mul_16s_16s_30_1_1_U81                                                                                    |hls_cnn_2d_100s_mul_16s_16s_30_1_1_637                                                                   |    142|
|112   |        mul_16s_16s_30_1_1_U96                                                                                    |hls_cnn_2d_100s_mul_16s_16s_30_1_1_638                                                                   |    180|
|113   |    regslice_both_input_1_U                                                                                       |hls_cnn_2d_100s_regslice_both_539                                                                        |     69|
|114   |  conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_U0                                          |hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s                    |  72158|
|115   |    flow_control_loop_pipe_U                                                                                      |hls_cnn_2d_100s_flow_control_loop_pipe_289                                                               |     24|
|116   |    grp_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s_fu_556                               |hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s                     |  69831|
|117   |      mul_16s_12ns_28_1_1_U418                                                                                    |hls_cnn_2d_100s_mul_16s_12ns_28_1_1                                                                      |    107|
|118   |      mul_16s_12s_28_1_1_U246                                                                                     |hls_cnn_2d_100s_mul_16s_12s_28_1_1_290                                                                   |    187|
|119   |      mul_16s_13s_28_1_1_U318                                                                                     |hls_cnn_2d_100s_mul_16s_13s_28_1_1_291                                                                   |    122|
|120   |      mul_16s_13s_29_1_1_U287                                                                                     |hls_cnn_2d_100s_mul_16s_13s_29_1_1_292                                                                   |     81|
|121   |      mul_16s_13s_29_1_1_U315                                                                                     |hls_cnn_2d_100s_mul_16s_13s_29_1_1_293                                                                   |    154|
|122   |      mul_16s_13s_29_1_1_U319                                                                                     |hls_cnn_2d_100s_mul_16s_13s_29_1_1_294                                                                   |    126|
|123   |      mul_16s_13s_29_1_1_U321                                                                                     |hls_cnn_2d_100s_mul_16s_13s_29_1_1_295                                                                   |    171|
|124   |      mul_16s_13s_29_1_1_U350                                                                                     |hls_cnn_2d_100s_mul_16s_13s_29_1_1_296                                                                   |     73|
|125   |      mul_16s_13s_29_1_1_U394                                                                                     |hls_cnn_2d_100s_mul_16s_13s_29_1_1_297                                                                   |    154|
|126   |      mul_16s_13s_29_1_1_U401                                                                                     |hls_cnn_2d_100s_mul_16s_13s_29_1_1_298                                                                   |    157|
|127   |      mul_16s_14ns_30_1_1_U202                                                                                    |hls_cnn_2d_100s_mul_16s_14ns_30_1_1_299                                                                  |    188|
|128   |      mul_16s_14ns_30_1_1_U379                                                                                    |hls_cnn_2d_100s_mul_16s_14ns_30_1_1_300                                                                  |     68|
|129   |      mul_16s_14s_29_1_1_U198                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_301                                                                   |    143|
|130   |      mul_16s_14s_29_1_1_U200                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_302                                                                   |    210|
|131   |      mul_16s_14s_29_1_1_U201                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_303                                                                   |    188|
|132   |      mul_16s_14s_29_1_1_U205                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_304                                                                   |    150|
|133   |      mul_16s_14s_29_1_1_U206                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_305                                                                   |    162|
|134   |      mul_16s_14s_29_1_1_U207                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_306                                                                   |    138|
|135   |      mul_16s_14s_29_1_1_U209                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_307                                                                   |    102|
|136   |      mul_16s_14s_29_1_1_U220                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_308                                                                   |    125|
|137   |      mul_16s_14s_29_1_1_U222                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_309                                                                   |    132|
|138   |      mul_16s_14s_29_1_1_U225                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_310                                                                   |    142|
|139   |      mul_16s_14s_29_1_1_U226                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_311                                                                   |    146|
|140   |      mul_16s_14s_29_1_1_U231                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_312                                                                   |    150|
|141   |      mul_16s_14s_29_1_1_U241                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_313                                                                   |    244|
|142   |      mul_16s_14s_29_1_1_U242                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_314                                                                   |    101|
|143   |      mul_16s_14s_29_1_1_U243                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_315                                                                   |    140|
|144   |      mul_16s_14s_29_1_1_U244                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_316                                                                   |     51|
|145   |      mul_16s_14s_29_1_1_U247                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_317                                                                   |    172|
|146   |      mul_16s_14s_29_1_1_U254                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_318                                                                   |    170|
|147   |      mul_16s_14s_29_1_1_U257                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_319                                                                   |     85|
|148   |      mul_16s_14s_29_1_1_U258                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_320                                                                   |    146|
|149   |      mul_16s_14s_29_1_1_U259                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_321                                                                   |    157|
|150   |      mul_16s_14s_29_1_1_U271                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_322                                                                   |    167|
|151   |      mul_16s_14s_29_1_1_U275                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_323                                                                   |    149|
|152   |      mul_16s_14s_29_1_1_U276                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_324                                                                   |     65|
|153   |      mul_16s_14s_29_1_1_U288                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_325                                                                   |    122|
|154   |      mul_16s_14s_29_1_1_U289                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_326                                                                   |    107|
|155   |      mul_16s_14s_29_1_1_U294                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_327                                                                   |    216|
|156   |      mul_16s_14s_29_1_1_U299                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_328                                                                   |     98|
|157   |      mul_16s_14s_29_1_1_U301                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_329                                                                   |     53|
|158   |      mul_16s_14s_29_1_1_U304                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_330                                                                   |    189|
|159   |      mul_16s_14s_29_1_1_U310                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_331                                                                   |     95|
|160   |      mul_16s_14s_29_1_1_U311                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_332                                                                   |    160|
|161   |      mul_16s_14s_29_1_1_U313                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_333                                                                   |    130|
|162   |      mul_16s_14s_29_1_1_U320                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_334                                                                   |     89|
|163   |      mul_16s_14s_29_1_1_U328                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_335                                                                   |    149|
|164   |      mul_16s_14s_29_1_1_U333                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_336                                                                   |     95|
|165   |      mul_16s_14s_29_1_1_U344                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_337                                                                   |    102|
|166   |      mul_16s_14s_29_1_1_U345                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_338                                                                   |     61|
|167   |      mul_16s_14s_29_1_1_U346                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_339                                                                   |    137|
|168   |      mul_16s_14s_29_1_1_U347                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_340                                                                   |    160|
|169   |      mul_16s_14s_29_1_1_U353                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_341                                                                   |    135|
|170   |      mul_16s_14s_29_1_1_U356                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_342                                                                   |    146|
|171   |      mul_16s_14s_29_1_1_U358                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_343                                                                   |    111|
|172   |      mul_16s_14s_29_1_1_U362                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_344                                                                   |    197|
|173   |      mul_16s_14s_29_1_1_U365                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_345                                                                   |    166|
|174   |      mul_16s_14s_29_1_1_U368                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_346                                                                   |    142|
|175   |      mul_16s_14s_29_1_1_U372                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_347                                                                   |    166|
|176   |      mul_16s_14s_29_1_1_U373                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_348                                                                   |    166|
|177   |      mul_16s_14s_29_1_1_U391                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_349                                                                   |    125|
|178   |      mul_16s_14s_29_1_1_U398                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_350                                                                   |    178|
|179   |      mul_16s_14s_29_1_1_U402                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_351                                                                   |     50|
|180   |      mul_16s_14s_29_1_1_U403                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_352                                                                   |    107|
|181   |      mul_16s_14s_29_1_1_U405                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_353                                                                   |    129|
|182   |      mul_16s_14s_29_1_1_U408                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_354                                                                   |    283|
|183   |      mul_16s_14s_29_1_1_U414                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_355                                                                   |    119|
|184   |      mul_16s_14s_29_1_1_U417                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_356                                                                   |    130|
|185   |      mul_16s_14s_29_1_1_U421                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_357                                                                   |    156|
|186   |      mul_16s_14s_29_1_1_U425                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_358                                                                   |     90|
|187   |      mul_16s_14s_29_1_1_U426                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_359                                                                   |     64|
|188   |      mul_16s_14s_29_1_1_U428                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_360                                                                   |    202|
|189   |      mul_16s_14s_29_1_1_U434                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_361                                                                   |    114|
|190   |      mul_16s_14s_29_1_1_U435                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_362                                                                   |    126|
|191   |      mul_16s_14s_29_1_1_U439                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_363                                                                   |    104|
|192   |      mul_16s_14s_29_1_1_U441                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_364                                                                   |     85|
|193   |      mul_16s_14s_29_1_1_U445                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_365                                                                   |    133|
|194   |      mul_16s_14s_29_1_1_U447                                                                                     |hls_cnn_2d_100s_mul_16s_14s_29_1_1_366                                                                   |    177|
|195   |      mul_16s_14s_30_1_1_U203                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_367                                                                   |    199|
|196   |      mul_16s_14s_30_1_1_U211                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_368                                                                   |    195|
|197   |      mul_16s_14s_30_1_1_U214                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_369                                                                   |    249|
|198   |      mul_16s_14s_30_1_1_U215                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_370                                                                   |     90|
|199   |      mul_16s_14s_30_1_1_U216                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_371                                                                   |    158|
|200   |      mul_16s_14s_30_1_1_U217                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_372                                                                   |     79|
|201   |      mul_16s_14s_30_1_1_U219                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_373                                                                   |    188|
|202   |      mul_16s_14s_30_1_1_U229                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_374                                                                   |     82|
|203   |      mul_16s_14s_30_1_1_U230                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_375                                                                   |    159|
|204   |      mul_16s_14s_30_1_1_U245                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_376                                                                   |    121|
|205   |      mul_16s_14s_30_1_1_U248                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_377                                                                   |    237|
|206   |      mul_16s_14s_30_1_1_U252                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_378                                                                   |     94|
|207   |      mul_16s_14s_30_1_1_U261                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_379                                                                   |    254|
|208   |      mul_16s_14s_30_1_1_U262                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_380                                                                   |    174|
|209   |      mul_16s_14s_30_1_1_U278                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_381                                                                   |     65|
|210   |      mul_16s_14s_30_1_1_U280                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_382                                                                   |    122|
|211   |      mul_16s_14s_30_1_1_U290                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_383                                                                   |    180|
|212   |      mul_16s_14s_30_1_1_U302                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_384                                                                   |    220|
|213   |      mul_16s_14s_30_1_1_U303                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_385                                                                   |    104|
|214   |      mul_16s_14s_30_1_1_U305                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_386                                                                   |    171|
|215   |      mul_16s_14s_30_1_1_U307                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_387                                                                   |    169|
|216   |      mul_16s_14s_30_1_1_U308                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_388                                                                   |     84|
|217   |      mul_16s_14s_30_1_1_U314                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_389                                                                   |     92|
|218   |      mul_16s_14s_30_1_1_U331                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_390                                                                   |     37|
|219   |      mul_16s_14s_30_1_1_U334                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_391                                                                   |    154|
|220   |      mul_16s_14s_30_1_1_U336                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_392                                                                   |     78|
|221   |      mul_16s_14s_30_1_1_U337                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_393                                                                   |    160|
|222   |      mul_16s_14s_30_1_1_U339                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_394                                                                   |    127|
|223   |      mul_16s_14s_30_1_1_U340                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_395                                                                   |    111|
|224   |      mul_16s_14s_30_1_1_U341                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_396                                                                   |    132|
|225   |      mul_16s_14s_30_1_1_U351                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_397                                                                   |    214|
|226   |      mul_16s_14s_30_1_1_U352                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_398                                                                   |     85|
|227   |      mul_16s_14s_30_1_1_U360                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_399                                                                   |    108|
|228   |      mul_16s_14s_30_1_1_U361                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_400                                                                   |    175|
|229   |      mul_16s_14s_30_1_1_U363                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_401                                                                   |    174|
|230   |      mul_16s_14s_30_1_1_U375                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_402                                                                   |    186|
|231   |      mul_16s_14s_30_1_1_U376                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_403                                                                   |     94|
|232   |      mul_16s_14s_30_1_1_U377                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_404                                                                   |    108|
|233   |      mul_16s_14s_30_1_1_U380                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_405                                                                   |    149|
|234   |      mul_16s_14s_30_1_1_U386                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_406                                                                   |    240|
|235   |      mul_16s_14s_30_1_1_U387                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_407                                                                   |    180|
|236   |      mul_16s_14s_30_1_1_U388                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_408                                                                   |    139|
|237   |      mul_16s_14s_30_1_1_U389                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_409                                                                   |    165|
|238   |      mul_16s_14s_30_1_1_U392                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_410                                                                   |    227|
|239   |      mul_16s_14s_30_1_1_U393                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_411                                                                   |    104|
|240   |      mul_16s_14s_30_1_1_U397                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_412                                                                   |     62|
|241   |      mul_16s_14s_30_1_1_U404                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_413                                                                   |    130|
|242   |      mul_16s_14s_30_1_1_U407                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_414                                                                   |     34|
|243   |      mul_16s_14s_30_1_1_U410                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_415                                                                   |    115|
|244   |      mul_16s_14s_30_1_1_U413                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_416                                                                   |    145|
|245   |      mul_16s_14s_30_1_1_U419                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_417                                                                   |    246|
|246   |      mul_16s_14s_30_1_1_U423                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_418                                                                   |    133|
|247   |      mul_16s_14s_30_1_1_U437                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_419                                                                   |    140|
|248   |      mul_16s_14s_30_1_1_U440                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_420                                                                   |    109|
|249   |      mul_16s_14s_30_1_1_U446                                                                                     |hls_cnn_2d_100s_mul_16s_14s_30_1_1_421                                                                   |    206|
|250   |      mul_16s_15s_30_1_1_U199                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_422                                                                   |    189|
|251   |      mul_16s_15s_30_1_1_U204                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_423                                                                   |    149|
|252   |      mul_16s_15s_30_1_1_U208                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_424                                                                   |    172|
|253   |      mul_16s_15s_30_1_1_U210                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_425                                                                   |    143|
|254   |      mul_16s_15s_30_1_1_U212                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_426                                                                   |    106|
|255   |      mul_16s_15s_30_1_1_U213                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_427                                                                   |    208|
|256   |      mul_16s_15s_30_1_1_U218                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_428                                                                   |     81|
|257   |      mul_16s_15s_30_1_1_U221                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_429                                                                   |     82|
|258   |      mul_16s_15s_30_1_1_U223                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_430                                                                   |    199|
|259   |      mul_16s_15s_30_1_1_U224                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_431                                                                   |    156|
|260   |      mul_16s_15s_30_1_1_U227                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_432                                                                   |    227|
|261   |      mul_16s_15s_30_1_1_U228                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_433                                                                   |    320|
|262   |      mul_16s_15s_30_1_1_U232                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_434                                                                   |     95|
|263   |      mul_16s_15s_30_1_1_U233                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_435                                                                   |    144|
|264   |      mul_16s_15s_30_1_1_U234                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_436                                                                   |    153|
|265   |      mul_16s_15s_30_1_1_U235                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_437                                                                   |    177|
|266   |      mul_16s_15s_30_1_1_U236                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_438                                                                   |    148|
|267   |      mul_16s_15s_30_1_1_U237                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_439                                                                   |    124|
|268   |      mul_16s_15s_30_1_1_U239                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_440                                                                   |    172|
|269   |      mul_16s_15s_30_1_1_U240                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_441                                                                   |     93|
|270   |      mul_16s_15s_30_1_1_U249                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_442                                                                   |     74|
|271   |      mul_16s_15s_30_1_1_U250                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_443                                                                   |    202|
|272   |      mul_16s_15s_30_1_1_U251                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_444                                                                   |    145|
|273   |      mul_16s_15s_30_1_1_U253                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_445                                                                   |    139|
|274   |      mul_16s_15s_30_1_1_U255                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_446                                                                   |    196|
|275   |      mul_16s_15s_30_1_1_U256                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_447                                                                   |    169|
|276   |      mul_16s_15s_30_1_1_U260                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_448                                                                   |    101|
|277   |      mul_16s_15s_30_1_1_U263                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_449                                                                   |    208|
|278   |      mul_16s_15s_30_1_1_U264                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_450                                                                   |    106|
|279   |      mul_16s_15s_30_1_1_U265                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_451                                                                   |    143|
|280   |      mul_16s_15s_30_1_1_U266                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_452                                                                   |    218|
|281   |      mul_16s_15s_30_1_1_U267                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_453                                                                   |    146|
|282   |      mul_16s_15s_30_1_1_U268                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_454                                                                   |    219|
|283   |      mul_16s_15s_30_1_1_U269                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_455                                                                   |    132|
|284   |      mul_16s_15s_30_1_1_U270                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_456                                                                   |    252|
|285   |      mul_16s_15s_30_1_1_U273                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_457                                                                   |    121|
|286   |      mul_16s_15s_30_1_1_U274                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_458                                                                   |    117|
|287   |      mul_16s_15s_30_1_1_U277                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_459                                                                   |    135|
|288   |      mul_16s_15s_30_1_1_U279                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_460                                                                   |    170|
|289   |      mul_16s_15s_30_1_1_U281                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_461                                                                   |    136|
|290   |      mul_16s_15s_30_1_1_U282                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_462                                                                   |    201|
|291   |      mul_16s_15s_30_1_1_U283                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_463                                                                   |    118|
|292   |      mul_16s_15s_30_1_1_U284                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_464                                                                   |    142|
|293   |      mul_16s_15s_30_1_1_U285                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_465                                                                   |    213|
|294   |      mul_16s_15s_30_1_1_U286                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_466                                                                   |    129|
|295   |      mul_16s_15s_30_1_1_U291                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_467                                                                   |    228|
|296   |      mul_16s_15s_30_1_1_U292                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_468                                                                   |     60|
|297   |      mul_16s_15s_30_1_1_U293                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_469                                                                   |    103|
|298   |      mul_16s_15s_30_1_1_U295                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_470                                                                   |    106|
|299   |      mul_16s_15s_30_1_1_U296                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_471                                                                   |    238|
|300   |      mul_16s_15s_30_1_1_U297                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_472                                                                   |    167|
|301   |      mul_16s_15s_30_1_1_U298                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_473                                                                   |    127|
|302   |      mul_16s_15s_30_1_1_U300                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_474                                                                   |    139|
|303   |      mul_16s_15s_30_1_1_U306                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_475                                                                   |    106|
|304   |      mul_16s_15s_30_1_1_U309                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_476                                                                   |    166|
|305   |      mul_16s_15s_30_1_1_U316                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_477                                                                   |    119|
|306   |      mul_16s_15s_30_1_1_U322                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_478                                                                   |    212|
|307   |      mul_16s_15s_30_1_1_U323                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_479                                                                   |    161|
|308   |      mul_16s_15s_30_1_1_U324                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_480                                                                   |    166|
|309   |      mul_16s_15s_30_1_1_U325                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_481                                                                   |    198|
|310   |      mul_16s_15s_30_1_1_U327                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_482                                                                   |    217|
|311   |      mul_16s_15s_30_1_1_U329                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_483                                                                   |    149|
|312   |      mul_16s_15s_30_1_1_U330                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_484                                                                   |    148|
|313   |      mul_16s_15s_30_1_1_U332                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_485                                                                   |    162|
|314   |      mul_16s_15s_30_1_1_U335                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_486                                                                   |    132|
|315   |      mul_16s_15s_30_1_1_U338                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_487                                                                   |    125|
|316   |      mul_16s_15s_30_1_1_U342                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_488                                                                   |    235|
|317   |      mul_16s_15s_30_1_1_U343                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_489                                                                   |    169|
|318   |      mul_16s_15s_30_1_1_U348                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_490                                                                   |     52|
|319   |      mul_16s_15s_30_1_1_U349                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_491                                                                   |    190|
|320   |      mul_16s_15s_30_1_1_U354                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_492                                                                   |    182|
|321   |      mul_16s_15s_30_1_1_U355                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_493                                                                   |    219|
|322   |      mul_16s_15s_30_1_1_U357                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_494                                                                   |    167|
|323   |      mul_16s_15s_30_1_1_U359                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_495                                                                   |    156|
|324   |      mul_16s_15s_30_1_1_U364                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_496                                                                   |    210|
|325   |      mul_16s_15s_30_1_1_U366                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_497                                                                   |    166|
|326   |      mul_16s_15s_30_1_1_U367                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_498                                                                   |    269|
|327   |      mul_16s_15s_30_1_1_U369                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_499                                                                   |    131|
|328   |      mul_16s_15s_30_1_1_U370                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_500                                                                   |     95|
|329   |      mul_16s_15s_30_1_1_U371                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_501                                                                   |    187|
|330   |      mul_16s_15s_30_1_1_U374                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_502                                                                   |    212|
|331   |      mul_16s_15s_30_1_1_U378                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_503                                                                   |    193|
|332   |      mul_16s_15s_30_1_1_U381                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_504                                                                   |    156|
|333   |      mul_16s_15s_30_1_1_U382                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_505                                                                   |     88|
|334   |      mul_16s_15s_30_1_1_U383                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_506                                                                   |    145|
|335   |      mul_16s_15s_30_1_1_U384                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_507                                                                   |    161|
|336   |      mul_16s_15s_30_1_1_U385                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_508                                                                   |     47|
|337   |      mul_16s_15s_30_1_1_U390                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_509                                                                   |    188|
|338   |      mul_16s_15s_30_1_1_U395                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_510                                                                   |    127|
|339   |      mul_16s_15s_30_1_1_U396                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_511                                                                   |    164|
|340   |      mul_16s_15s_30_1_1_U399                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_512                                                                   |     65|
|341   |      mul_16s_15s_30_1_1_U400                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_513                                                                   |    128|
|342   |      mul_16s_15s_30_1_1_U406                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_514                                                                   |    140|
|343   |      mul_16s_15s_30_1_1_U409                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_515                                                                   |     96|
|344   |      mul_16s_15s_30_1_1_U411                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_516                                                                   |    141|
|345   |      mul_16s_15s_30_1_1_U412                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_517                                                                   |    142|
|346   |      mul_16s_15s_30_1_1_U415                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_518                                                                   |    135|
|347   |      mul_16s_15s_30_1_1_U416                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_519                                                                   |     76|
|348   |      mul_16s_15s_30_1_1_U420                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_520                                                                   |    113|
|349   |      mul_16s_15s_30_1_1_U422                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_521                                                                   |     64|
|350   |      mul_16s_15s_30_1_1_U427                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_522                                                                   |    154|
|351   |      mul_16s_15s_30_1_1_U429                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_523                                                                   |    172|
|352   |      mul_16s_15s_30_1_1_U430                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_524                                                                   |    106|
|353   |      mul_16s_15s_30_1_1_U431                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_525                                                                   |    157|
|354   |      mul_16s_15s_30_1_1_U432                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_526                                                                   |    178|
|355   |      mul_16s_15s_30_1_1_U433                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_527                                                                   |     79|
|356   |      mul_16s_15s_30_1_1_U438                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_528                                                                   |    247|
|357   |      mul_16s_15s_30_1_1_U442                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_529                                                                   |     94|
|358   |      mul_16s_15s_30_1_1_U443                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_530                                                                   |    190|
|359   |      mul_16s_15s_30_1_1_U444                                                                                     |hls_cnn_2d_100s_mul_16s_15s_30_1_1_531                                                                   |    178|
|360   |      mul_16s_16s_30_1_1_U238                                                                                     |hls_cnn_2d_100s_mul_16s_16s_30_1_1                                                                       |    127|
|361   |      mul_16s_16s_30_1_1_U272                                                                                     |hls_cnn_2d_100s_mul_16s_16s_30_1_1_532                                                                   |    162|
|362   |      mul_16s_16s_30_1_1_U312                                                                                     |hls_cnn_2d_100s_mul_16s_16s_30_1_1_533                                                                   |    188|
|363   |      mul_16s_16s_30_1_1_U317                                                                                     |hls_cnn_2d_100s_mul_16s_16s_30_1_1_534                                                                   |    164|
|364   |      mul_16s_16s_30_1_1_U326                                                                                     |hls_cnn_2d_100s_mul_16s_16s_30_1_1_535                                                                   |    222|
|365   |      mul_16s_16s_30_1_1_U424                                                                                     |hls_cnn_2d_100s_mul_16s_16s_30_1_1_536                                                                   |    131|
|366   |      mul_16s_16s_30_1_1_U436                                                                                     |hls_cnn_2d_100s_mul_16s_16s_30_1_1_537                                                                   |     92|
|367   |  dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0                                                |hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s                          | 112867|
|368   |    grp_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare_fu_9551                             |hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare                    |  26560|
|369   |      flow_control_loop_pipe_sequential_init_U                                                                    |hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init                                                   |     26|
|370   |    grp_dense_latency_wrapper_ap_fixed_ap_fixed_10_6_5_3_0_config7_s_fu_11937                                     |hls_cnn_2d_100s_dense_latency_wrapper_ap_fixed_ap_fixed_10_6_5_3_0_config7_s                             |  86273|
|371   |      grp_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s_fu_19052                                |hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_10_6_5_3_0_config7_s                          |  86256|
|372   |        mul_16s_12s_27_1_1_U3251                                                                                  |hls_cnn_2d_100s_mul_16s_12s_27_1_1                                                                       |    117|
|373   |        mul_16s_12s_28_1_1_U3097                                                                                  |hls_cnn_2d_100s_mul_16s_12s_28_1_1                                                                       |     56|
|374   |        mul_16s_12s_28_1_1_U3140                                                                                  |hls_cnn_2d_100s_mul_16s_12s_28_1_1_1                                                                     |    139|
|375   |        mul_16s_12s_28_1_1_U3177                                                                                  |hls_cnn_2d_100s_mul_16s_12s_28_1_1_2                                                                     |    120|
|376   |        mul_16s_12s_28_1_1_U3223                                                                                  |hls_cnn_2d_100s_mul_16s_12s_28_1_1_3                                                                     |    123|
|377   |        mul_16s_12s_28_1_1_U3236                                                                                  |hls_cnn_2d_100s_mul_16s_12s_28_1_1_4                                                                     |     94|
|378   |        mul_16s_13s_28_1_1_U3082                                                                                  |hls_cnn_2d_100s_mul_16s_13s_28_1_1                                                                       |     69|
|379   |        mul_16s_13s_28_1_1_U3127                                                                                  |hls_cnn_2d_100s_mul_16s_13s_28_1_1_5                                                                     |     91|
|380   |        mul_16s_13s_28_1_1_U3222                                                                                  |hls_cnn_2d_100s_mul_16s_13s_28_1_1_6                                                                     |     95|
|381   |        mul_16s_13s_28_1_1_U3227                                                                                  |hls_cnn_2d_100s_mul_16s_13s_28_1_1_7                                                                     |     86|
|382   |        mul_16s_13s_28_1_1_U3249                                                                                  |hls_cnn_2d_100s_mul_16s_13s_28_1_1_8                                                                     |     50|
|383   |        mul_16s_13s_28_1_1_U3271                                                                                  |hls_cnn_2d_100s_mul_16s_13s_28_1_1_9                                                                     |    101|
|384   |        mul_16s_13s_28_1_1_U3275                                                                                  |hls_cnn_2d_100s_mul_16s_13s_28_1_1_10                                                                    |     96|
|385   |        mul_16s_13s_28_1_1_U3276                                                                                  |hls_cnn_2d_100s_mul_16s_13s_28_1_1_11                                                                    |     82|
|386   |        mul_16s_13s_28_1_1_U3280                                                                                  |hls_cnn_2d_100s_mul_16s_13s_28_1_1_12                                                                    |     76|
|387   |        mul_16s_13s_28_1_1_U3282                                                                                  |hls_cnn_2d_100s_mul_16s_13s_28_1_1_13                                                                    |     59|
|388   |        mul_16s_13s_28_1_1_U3284                                                                                  |hls_cnn_2d_100s_mul_16s_13s_28_1_1_14                                                                    |     99|
|389   |        mul_16s_13s_28_1_1_U3303                                                                                  |hls_cnn_2d_100s_mul_16s_13s_28_1_1_15                                                                    |    133|
|390   |        mul_16s_13s_29_1_1_U3042                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1                                                                       |    106|
|391   |        mul_16s_13s_29_1_1_U3045                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_16                                                                    |    110|
|392   |        mul_16s_13s_29_1_1_U3062                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_17                                                                    |     95|
|393   |        mul_16s_13s_29_1_1_U3065                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_18                                                                    |     78|
|394   |        mul_16s_13s_29_1_1_U3100                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_19                                                                    |    119|
|395   |        mul_16s_13s_29_1_1_U3122                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_20                                                                    |    156|
|396   |        mul_16s_13s_29_1_1_U3124                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_21                                                                    |     81|
|397   |        mul_16s_13s_29_1_1_U3131                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_22                                                                    |    132|
|398   |        mul_16s_13s_29_1_1_U3132                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_23                                                                    |     68|
|399   |        mul_16s_13s_29_1_1_U3137                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_24                                                                    |     88|
|400   |        mul_16s_13s_29_1_1_U3148                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_25                                                                    |    109|
|401   |        mul_16s_13s_29_1_1_U3185                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_26                                                                    |     99|
|402   |        mul_16s_13s_29_1_1_U3186                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_27                                                                    |    120|
|403   |        mul_16s_13s_29_1_1_U3199                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_28                                                                    |    133|
|404   |        mul_16s_13s_29_1_1_U3204                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_29                                                                    |    134|
|405   |        mul_16s_13s_29_1_1_U3207                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_30                                                                    |    121|
|406   |        mul_16s_13s_29_1_1_U3232                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_31                                                                    |    113|
|407   |        mul_16s_13s_29_1_1_U3233                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_32                                                                    |    121|
|408   |        mul_16s_13s_29_1_1_U3234                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_33                                                                    |    132|
|409   |        mul_16s_13s_29_1_1_U3243                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_34                                                                    |     83|
|410   |        mul_16s_13s_29_1_1_U3245                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_35                                                                    |    114|
|411   |        mul_16s_13s_29_1_1_U3247                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_36                                                                    |    126|
|412   |        mul_16s_13s_29_1_1_U3255                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_37                                                                    |     76|
|413   |        mul_16s_13s_29_1_1_U3272                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_38                                                                    |     98|
|414   |        mul_16s_13s_29_1_1_U3287                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_39                                                                    |    138|
|415   |        mul_16s_13s_29_1_1_U3293                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_40                                                                    |    117|
|416   |        mul_16s_13s_29_1_1_U3296                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_41                                                                    |    110|
|417   |        mul_16s_13s_29_1_1_U3305                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_42                                                                    |     88|
|418   |        mul_16s_13s_29_1_1_U3322                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_43                                                                    |    135|
|419   |        mul_16s_13s_29_1_1_U3329                                                                                  |hls_cnn_2d_100s_mul_16s_13s_29_1_1_44                                                                    |    100|
|420   |        mul_16s_14ns_30_1_1_U3051                                                                                 |hls_cnn_2d_100s_mul_16s_14ns_30_1_1                                                                      |     77|
|421   |        mul_16s_14ns_30_1_1_U3156                                                                                 |hls_cnn_2d_100s_mul_16s_14ns_30_1_1_45                                                                   |    127|
|422   |        mul_16s_14ns_30_1_1_U3196                                                                                 |hls_cnn_2d_100s_mul_16s_14ns_30_1_1_46                                                                   |     86|
|423   |        mul_16s_14s_29_1_1_U3035                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1                                                                       |    113|
|424   |        mul_16s_14s_29_1_1_U3038                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_47                                                                    |    117|
|425   |        mul_16s_14s_29_1_1_U3049                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_48                                                                    |    110|
|426   |        mul_16s_14s_29_1_1_U3055                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_49                                                                    |     86|
|427   |        mul_16s_14s_29_1_1_U3056                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_50                                                                    |     82|
|428   |        mul_16s_14s_29_1_1_U3066                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_51                                                                    |     69|
|429   |        mul_16s_14s_29_1_1_U3067                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_52                                                                    |    185|
|430   |        mul_16s_14s_29_1_1_U3069                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_53                                                                    |    130|
|431   |        mul_16s_14s_29_1_1_U3070                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_54                                                                    |     75|
|432   |        mul_16s_14s_29_1_1_U3072                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_55                                                                    |    138|
|433   |        mul_16s_14s_29_1_1_U3074                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_56                                                                    |    115|
|434   |        mul_16s_14s_29_1_1_U3076                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_57                                                                    |    111|
|435   |        mul_16s_14s_29_1_1_U3093                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_58                                                                    |    152|
|436   |        mul_16s_14s_29_1_1_U3098                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_59                                                                    |     86|
|437   |        mul_16s_14s_29_1_1_U3101                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_60                                                                    |     88|
|438   |        mul_16s_14s_29_1_1_U3106                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_61                                                                    |     94|
|439   |        mul_16s_14s_29_1_1_U3107                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_62                                                                    |    124|
|440   |        mul_16s_14s_29_1_1_U3110                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_63                                                                    |     96|
|441   |        mul_16s_14s_29_1_1_U3111                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_64                                                                    |    132|
|442   |        mul_16s_14s_29_1_1_U3112                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_65                                                                    |    133|
|443   |        mul_16s_14s_29_1_1_U3118                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_66                                                                    |     65|
|444   |        mul_16s_14s_29_1_1_U3119                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_67                                                                    |     89|
|445   |        mul_16s_14s_29_1_1_U3120                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_68                                                                    |     79|
|446   |        mul_16s_14s_29_1_1_U3125                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_69                                                                    |    120|
|447   |        mul_16s_14s_29_1_1_U3129                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_70                                                                    |    100|
|448   |        mul_16s_14s_29_1_1_U3135                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_71                                                                    |    152|
|449   |        mul_16s_14s_29_1_1_U3138                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_72                                                                    |    113|
|450   |        mul_16s_14s_29_1_1_U3141                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_73                                                                    |    144|
|451   |        mul_16s_14s_29_1_1_U3149                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_74                                                                    |     86|
|452   |        mul_16s_14s_29_1_1_U3151                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_75                                                                    |    160|
|453   |        mul_16s_14s_29_1_1_U3153                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_76                                                                    |    115|
|454   |        mul_16s_14s_29_1_1_U3158                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_77                                                                    |    112|
|455   |        mul_16s_14s_29_1_1_U3161                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_78                                                                    |    121|
|456   |        mul_16s_14s_29_1_1_U3164                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_79                                                                    |     98|
|457   |        mul_16s_14s_29_1_1_U3166                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_80                                                                    |     80|
|458   |        mul_16s_14s_29_1_1_U3169                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_81                                                                    |    139|
|459   |        mul_16s_14s_29_1_1_U3181                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_82                                                                    |    118|
|460   |        mul_16s_14s_29_1_1_U3182                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_83                                                                    |     98|
|461   |        mul_16s_14s_29_1_1_U3184                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_84                                                                    |    152|
|462   |        mul_16s_14s_29_1_1_U3187                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_85                                                                    |    174|
|463   |        mul_16s_14s_29_1_1_U3203                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_86                                                                    |     96|
|464   |        mul_16s_14s_29_1_1_U3205                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_87                                                                    |    126|
|465   |        mul_16s_14s_29_1_1_U3208                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_88                                                                    |    188|
|466   |        mul_16s_14s_29_1_1_U3210                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_89                                                                    |     95|
|467   |        mul_16s_14s_29_1_1_U3211                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_90                                                                    |    160|
|468   |        mul_16s_14s_29_1_1_U3216                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_91                                                                    |     58|
|469   |        mul_16s_14s_29_1_1_U3219                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_92                                                                    |    143|
|470   |        mul_16s_14s_29_1_1_U3225                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_93                                                                    |     56|
|471   |        mul_16s_14s_29_1_1_U3228                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_94                                                                    |     87|
|472   |        mul_16s_14s_29_1_1_U3230                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_95                                                                    |    125|
|473   |        mul_16s_14s_29_1_1_U3235                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_96                                                                    |     69|
|474   |        mul_16s_14s_29_1_1_U3238                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_97                                                                    |    182|
|475   |        mul_16s_14s_29_1_1_U3242                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_98                                                                    |     95|
|476   |        mul_16s_14s_29_1_1_U3253                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_99                                                                    |    166|
|477   |        mul_16s_14s_29_1_1_U3260                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_100                                                                   |     70|
|478   |        mul_16s_14s_29_1_1_U3277                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_101                                                                   |    137|
|479   |        mul_16s_14s_29_1_1_U3283                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_102                                                                   |    110|
|480   |        mul_16s_14s_29_1_1_U3285                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_103                                                                   |    177|
|481   |        mul_16s_14s_29_1_1_U3286                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_104                                                                   |    116|
|482   |        mul_16s_14s_29_1_1_U3302                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_105                                                                   |    150|
|483   |        mul_16s_14s_29_1_1_U3304                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_106                                                                   |    112|
|484   |        mul_16s_14s_29_1_1_U3313                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_107                                                                   |    103|
|485   |        mul_16s_14s_29_1_1_U3314                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_108                                                                   |    140|
|486   |        mul_16s_14s_29_1_1_U3317                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_109                                                                   |    129|
|487   |        mul_16s_14s_29_1_1_U3324                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_110                                                                   |    127|
|488   |        mul_16s_14s_29_1_1_U3330                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_111                                                                   |    149|
|489   |        mul_16s_14s_29_1_1_U3331                                                                                  |hls_cnn_2d_100s_mul_16s_14s_29_1_1_112                                                                   |     89|
|490   |        mul_16s_14s_30_1_1_U3095                                                                                  |hls_cnn_2d_100s_mul_16s_14s_30_1_1                                                                       |    132|
|491   |        mul_16s_14s_30_1_1_U3104                                                                                  |hls_cnn_2d_100s_mul_16s_14s_30_1_1_113                                                                   |    113|
|492   |        mul_16s_14s_30_1_1_U3123                                                                                  |hls_cnn_2d_100s_mul_16s_14s_30_1_1_114                                                                   |     78|
|493   |        mul_16s_14s_30_1_1_U3162                                                                                  |hls_cnn_2d_100s_mul_16s_14s_30_1_1_115                                                                   |    135|
|494   |        mul_16s_14s_30_1_1_U3174                                                                                  |hls_cnn_2d_100s_mul_16s_14s_30_1_1_116                                                                   |    112|
|495   |        mul_16s_14s_30_1_1_U3175                                                                                  |hls_cnn_2d_100s_mul_16s_14s_30_1_1_117                                                                   |     90|
|496   |        mul_16s_14s_30_1_1_U3215                                                                                  |hls_cnn_2d_100s_mul_16s_14s_30_1_1_118                                                                   |     58|
|497   |        mul_16s_14s_30_1_1_U3237                                                                                  |hls_cnn_2d_100s_mul_16s_14s_30_1_1_119                                                                   |    115|
|498   |        mul_16s_14s_30_1_1_U3239                                                                                  |hls_cnn_2d_100s_mul_16s_14s_30_1_1_120                                                                   |    106|
|499   |        mul_16s_14s_30_1_1_U3241                                                                                  |hls_cnn_2d_100s_mul_16s_14s_30_1_1_121                                                                   |    174|
|500   |        mul_16s_14s_30_1_1_U3246                                                                                  |hls_cnn_2d_100s_mul_16s_14s_30_1_1_122                                                                   |    165|
|501   |        mul_16s_14s_30_1_1_U3257                                                                                  |hls_cnn_2d_100s_mul_16s_14s_30_1_1_123                                                                   |     99|
|502   |        mul_16s_14s_30_1_1_U3264                                                                                  |hls_cnn_2d_100s_mul_16s_14s_30_1_1_124                                                                   |     99|
|503   |        mul_16s_14s_30_1_1_U3297                                                                                  |hls_cnn_2d_100s_mul_16s_14s_30_1_1_125                                                                   |    208|
|504   |        mul_16s_14s_30_1_1_U3298                                                                                  |hls_cnn_2d_100s_mul_16s_14s_30_1_1_126                                                                   |    154|
|505   |        mul_16s_14s_30_1_1_U3325                                                                                  |hls_cnn_2d_100s_mul_16s_14s_30_1_1_127                                                                   |    133|
|506   |        mul_16s_15s_30_1_1_U3036                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1                                                                       |     93|
|507   |        mul_16s_15s_30_1_1_U3037                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_128                                                                   |    136|
|508   |        mul_16s_15s_30_1_1_U3039                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_129                                                                   |    130|
|509   |        mul_16s_15s_30_1_1_U3040                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_130                                                                   |    108|
|510   |        mul_16s_15s_30_1_1_U3041                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_131                                                                   |    153|
|511   |        mul_16s_15s_30_1_1_U3043                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_132                                                                   |    120|
|512   |        mul_16s_15s_30_1_1_U3044                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_133                                                                   |    142|
|513   |        mul_16s_15s_30_1_1_U3046                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_134                                                                   |    133|
|514   |        mul_16s_15s_30_1_1_U3047                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_135                                                                   |    137|
|515   |        mul_16s_15s_30_1_1_U3048                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_136                                                                   |     60|
|516   |        mul_16s_15s_30_1_1_U3050                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_137                                                                   |    153|
|517   |        mul_16s_15s_30_1_1_U3052                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_138                                                                   |    135|
|518   |        mul_16s_15s_30_1_1_U3053                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_139                                                                   |    180|
|519   |        mul_16s_15s_30_1_1_U3054                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_140                                                                   |    193|
|520   |        mul_16s_15s_30_1_1_U3057                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_141                                                                   |     91|
|521   |        mul_16s_15s_30_1_1_U3058                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_142                                                                   |     83|
|522   |        mul_16s_15s_30_1_1_U3059                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_143                                                                   |    143|
|523   |        mul_16s_15s_30_1_1_U3061                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_144                                                                   |    120|
|524   |        mul_16s_15s_30_1_1_U3063                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_145                                                                   |    139|
|525   |        mul_16s_15s_30_1_1_U3064                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_146                                                                   |     96|
|526   |        mul_16s_15s_30_1_1_U3068                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_147                                                                   |    140|
|527   |        mul_16s_15s_30_1_1_U3071                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_148                                                                   |    139|
|528   |        mul_16s_15s_30_1_1_U3073                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_149                                                                   |    126|
|529   |        mul_16s_15s_30_1_1_U3075                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_150                                                                   |    117|
|530   |        mul_16s_15s_30_1_1_U3077                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_151                                                                   |     73|
|531   |        mul_16s_15s_30_1_1_U3078                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_152                                                                   |    161|
|532   |        mul_16s_15s_30_1_1_U3079                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_153                                                                   |     91|
|533   |        mul_16s_15s_30_1_1_U3080                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_154                                                                   |    142|
|534   |        mul_16s_15s_30_1_1_U3081                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_155                                                                   |    134|
|535   |        mul_16s_15s_30_1_1_U3083                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_156                                                                   |    132|
|536   |        mul_16s_15s_30_1_1_U3085                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_157                                                                   |    127|
|537   |        mul_16s_15s_30_1_1_U3086                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_158                                                                   |    103|
|538   |        mul_16s_15s_30_1_1_U3087                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_159                                                                   |    158|
|539   |        mul_16s_15s_30_1_1_U3088                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_160                                                                   |    156|
|540   |        mul_16s_15s_30_1_1_U3090                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_161                                                                   |    170|
|541   |        mul_16s_15s_30_1_1_U3091                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_162                                                                   |    151|
|542   |        mul_16s_15s_30_1_1_U3092                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_163                                                                   |    127|
|543   |        mul_16s_15s_30_1_1_U3094                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_164                                                                   |     86|
|544   |        mul_16s_15s_30_1_1_U3096                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_165                                                                   |    101|
|545   |        mul_16s_15s_30_1_1_U3099                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_166                                                                   |    133|
|546   |        mul_16s_15s_30_1_1_U3103                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_167                                                                   |    132|
|547   |        mul_16s_15s_30_1_1_U3105                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_168                                                                   |    120|
|548   |        mul_16s_15s_30_1_1_U3109                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_169                                                                   |     97|
|549   |        mul_16s_15s_30_1_1_U3113                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_170                                                                   |    101|
|550   |        mul_16s_15s_30_1_1_U3114                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_171                                                                   |    139|
|551   |        mul_16s_15s_30_1_1_U3116                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_172                                                                   |    203|
|552   |        mul_16s_15s_30_1_1_U3117                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_173                                                                   |    106|
|553   |        mul_16s_15s_30_1_1_U3121                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_174                                                                   |     96|
|554   |        mul_16s_15s_30_1_1_U3126                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_175                                                                   |    106|
|555   |        mul_16s_15s_30_1_1_U3128                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_176                                                                   |    132|
|556   |        mul_16s_15s_30_1_1_U3130                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_177                                                                   |     97|
|557   |        mul_16s_15s_30_1_1_U3133                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_178                                                                   |    147|
|558   |        mul_16s_15s_30_1_1_U3134                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_179                                                                   |    159|
|559   |        mul_16s_15s_30_1_1_U3136                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_180                                                                   |    145|
|560   |        mul_16s_15s_30_1_1_U3139                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_181                                                                   |     83|
|561   |        mul_16s_15s_30_1_1_U3142                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_182                                                                   |    109|
|562   |        mul_16s_15s_30_1_1_U3145                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_183                                                                   |     97|
|563   |        mul_16s_15s_30_1_1_U3146                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_184                                                                   |     99|
|564   |        mul_16s_15s_30_1_1_U3147                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_185                                                                   |    163|
|565   |        mul_16s_15s_30_1_1_U3150                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_186                                                                   |    145|
|566   |        mul_16s_15s_30_1_1_U3152                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_187                                                                   |    153|
|567   |        mul_16s_15s_30_1_1_U3154                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_188                                                                   |    142|
|568   |        mul_16s_15s_30_1_1_U3157                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_189                                                                   |    105|
|569   |        mul_16s_15s_30_1_1_U3159                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_190                                                                   |    139|
|570   |        mul_16s_15s_30_1_1_U3160                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_191                                                                   |    111|
|571   |        mul_16s_15s_30_1_1_U3163                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_192                                                                   |    130|
|572   |        mul_16s_15s_30_1_1_U3165                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_193                                                                   |    148|
|573   |        mul_16s_15s_30_1_1_U3167                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_194                                                                   |    141|
|574   |        mul_16s_15s_30_1_1_U3171                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_195                                                                   |    138|
|575   |        mul_16s_15s_30_1_1_U3172                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_196                                                                   |    133|
|576   |        mul_16s_15s_30_1_1_U3173                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_197                                                                   |    136|
|577   |        mul_16s_15s_30_1_1_U3176                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_198                                                                   |    114|
|578   |        mul_16s_15s_30_1_1_U3178                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_199                                                                   |     96|
|579   |        mul_16s_15s_30_1_1_U3179                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_200                                                                   |    114|
|580   |        mul_16s_15s_30_1_1_U3180                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_201                                                                   |    142|
|581   |        mul_16s_15s_30_1_1_U3183                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_202                                                                   |    101|
|582   |        mul_16s_15s_30_1_1_U3188                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_203                                                                   |     99|
|583   |        mul_16s_15s_30_1_1_U3189                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_204                                                                   |    166|
|584   |        mul_16s_15s_30_1_1_U3190                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_205                                                                   |    149|
|585   |        mul_16s_15s_30_1_1_U3191                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_206                                                                   |     79|
|586   |        mul_16s_15s_30_1_1_U3192                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_207                                                                   |    135|
|587   |        mul_16s_15s_30_1_1_U3193                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_208                                                                   |     89|
|588   |        mul_16s_15s_30_1_1_U3194                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_209                                                                   |    102|
|589   |        mul_16s_15s_30_1_1_U3195                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_210                                                                   |    145|
|590   |        mul_16s_15s_30_1_1_U3197                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_211                                                                   |    145|
|591   |        mul_16s_15s_30_1_1_U3198                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_212                                                                   |     92|
|592   |        mul_16s_15s_30_1_1_U3200                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_213                                                                   |     80|
|593   |        mul_16s_15s_30_1_1_U3201                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_214                                                                   |     85|
|594   |        mul_16s_15s_30_1_1_U3202                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_215                                                                   |    114|
|595   |        mul_16s_15s_30_1_1_U3206                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_216                                                                   |    127|
|596   |        mul_16s_15s_30_1_1_U3209                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_217                                                                   |    123|
|597   |        mul_16s_15s_30_1_1_U3212                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_218                                                                   |    160|
|598   |        mul_16s_15s_30_1_1_U3213                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_219                                                                   |    149|
|599   |        mul_16s_15s_30_1_1_U3214                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_220                                                                   |    124|
|600   |        mul_16s_15s_30_1_1_U3217                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_221                                                                   |    138|
|601   |        mul_16s_15s_30_1_1_U3218                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_222                                                                   |    154|
|602   |        mul_16s_15s_30_1_1_U3220                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_223                                                                   |    183|
|603   |        mul_16s_15s_30_1_1_U3221                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_224                                                                   |    155|
|604   |        mul_16s_15s_30_1_1_U3224                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_225                                                                   |    148|
|605   |        mul_16s_15s_30_1_1_U3226                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_226                                                                   |    158|
|606   |        mul_16s_15s_30_1_1_U3229                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_227                                                                   |    104|
|607   |        mul_16s_15s_30_1_1_U3231                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_228                                                                   |    193|
|608   |        mul_16s_15s_30_1_1_U3240                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_229                                                                   |     88|
|609   |        mul_16s_15s_30_1_1_U3244                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_230                                                                   |    110|
|610   |        mul_16s_15s_30_1_1_U3248                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_231                                                                   |    140|
|611   |        mul_16s_15s_30_1_1_U3250                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_232                                                                   |     75|
|612   |        mul_16s_15s_30_1_1_U3252                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_233                                                                   |    133|
|613   |        mul_16s_15s_30_1_1_U3256                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_234                                                                   |    160|
|614   |        mul_16s_15s_30_1_1_U3258                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_235                                                                   |    126|
|615   |        mul_16s_15s_30_1_1_U3259                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_236                                                                   |    114|
|616   |        mul_16s_15s_30_1_1_U3261                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_237                                                                   |    112|
|617   |        mul_16s_15s_30_1_1_U3262                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_238                                                                   |    113|
|618   |        mul_16s_15s_30_1_1_U3263                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_239                                                                   |    130|
|619   |        mul_16s_15s_30_1_1_U3265                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_240                                                                   |    135|
|620   |        mul_16s_15s_30_1_1_U3266                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_241                                                                   |    129|
|621   |        mul_16s_15s_30_1_1_U3267                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_242                                                                   |    172|
|622   |        mul_16s_15s_30_1_1_U3268                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_243                                                                   |    102|
|623   |        mul_16s_15s_30_1_1_U3269                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_244                                                                   |     89|
|624   |        mul_16s_15s_30_1_1_U3270                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_245                                                                   |    149|
|625   |        mul_16s_15s_30_1_1_U3273                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_246                                                                   |    136|
|626   |        mul_16s_15s_30_1_1_U3274                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_247                                                                   |    131|
|627   |        mul_16s_15s_30_1_1_U3278                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_248                                                                   |    178|
|628   |        mul_16s_15s_30_1_1_U3279                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_249                                                                   |    130|
|629   |        mul_16s_15s_30_1_1_U3281                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_250                                                                   |     76|
|630   |        mul_16s_15s_30_1_1_U3288                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_251                                                                   |    146|
|631   |        mul_16s_15s_30_1_1_U3289                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_252                                                                   |     79|
|632   |        mul_16s_15s_30_1_1_U3290                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_253                                                                   |    132|
|633   |        mul_16s_15s_30_1_1_U3291                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_254                                                                   |    140|
|634   |        mul_16s_15s_30_1_1_U3292                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_255                                                                   |    171|
|635   |        mul_16s_15s_30_1_1_U3294                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_256                                                                   |    166|
|636   |        mul_16s_15s_30_1_1_U3295                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_257                                                                   |    144|
|637   |        mul_16s_15s_30_1_1_U3299                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_258                                                                   |    170|
|638   |        mul_16s_15s_30_1_1_U3300                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_259                                                                   |    142|
|639   |        mul_16s_15s_30_1_1_U3301                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_260                                                                   |    136|
|640   |        mul_16s_15s_30_1_1_U3306                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_261                                                                   |    161|
|641   |        mul_16s_15s_30_1_1_U3307                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_262                                                                   |    165|
|642   |        mul_16s_15s_30_1_1_U3308                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_263                                                                   |    131|
|643   |        mul_16s_15s_30_1_1_U3309                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_264                                                                   |    106|
|644   |        mul_16s_15s_30_1_1_U3310                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_265                                                                   |    134|
|645   |        mul_16s_15s_30_1_1_U3311                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_266                                                                   |    137|
|646   |        mul_16s_15s_30_1_1_U3312                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_267                                                                   |    131|
|647   |        mul_16s_15s_30_1_1_U3315                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_268                                                                   |    110|
|648   |        mul_16s_15s_30_1_1_U3316                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_269                                                                   |    175|
|649   |        mul_16s_15s_30_1_1_U3318                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_270                                                                   |     99|
|650   |        mul_16s_15s_30_1_1_U3319                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_271                                                                   |     70|
|651   |        mul_16s_15s_30_1_1_U3320                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_272                                                                   |    138|
|652   |        mul_16s_15s_30_1_1_U3323                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_273                                                                   |    146|
|653   |        mul_16s_15s_30_1_1_U3326                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_274                                                                   |    133|
|654   |        mul_16s_15s_30_1_1_U3327                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_275                                                                   |    130|
|655   |        mul_16s_15s_30_1_1_U3328                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_276                                                                   |    155|
|656   |        mul_16s_15s_30_1_1_U3332                                                                                  |hls_cnn_2d_100s_mul_16s_15s_30_1_1_277                                                                   |    160|
|657   |        mul_16s_15s_31_1_1_U3084                                                                                  |hls_cnn_2d_100s_mul_16s_15s_31_1_1                                                                       |    113|
|658   |        mul_16s_15s_31_1_1_U3102                                                                                  |hls_cnn_2d_100s_mul_16s_15s_31_1_1_278                                                                   |    145|
|659   |        mul_16s_16s_31_1_1_U3060                                                                                  |hls_cnn_2d_100s_mul_16s_16s_31_1_1                                                                       |    127|
|660   |        mul_16s_16s_31_1_1_U3089                                                                                  |hls_cnn_2d_100s_mul_16s_16s_31_1_1_279                                                                   |    183|
|661   |        mul_16s_16s_31_1_1_U3108                                                                                  |hls_cnn_2d_100s_mul_16s_16s_31_1_1_280                                                                   |     73|
|662   |        mul_16s_16s_31_1_1_U3115                                                                                  |hls_cnn_2d_100s_mul_16s_16s_31_1_1_281                                                                   |    139|
|663   |        mul_16s_16s_31_1_1_U3143                                                                                  |hls_cnn_2d_100s_mul_16s_16s_31_1_1_282                                                                   |     85|
|664   |        mul_16s_16s_31_1_1_U3144                                                                                  |hls_cnn_2d_100s_mul_16s_16s_31_1_1_283                                                                   |    136|
|665   |        mul_16s_16s_31_1_1_U3155                                                                                  |hls_cnn_2d_100s_mul_16s_16s_31_1_1_284                                                                   |    168|
|666   |        mul_16s_16s_31_1_1_U3168                                                                                  |hls_cnn_2d_100s_mul_16s_16s_31_1_1_285                                                                   |    103|
|667   |        mul_16s_16s_31_1_1_U3170                                                                                  |hls_cnn_2d_100s_mul_16s_16s_31_1_1_286                                                                   |    167|
|668   |        mul_16s_16s_31_1_1_U3254                                                                                  |hls_cnn_2d_100s_mul_16s_16s_31_1_1_287                                                                   |    159|
|669   |        mul_16s_16s_31_1_1_U3321                                                                                  |hls_cnn_2d_100s_mul_16s_16s_31_1_1_288                                                                   |    113|
|670   |  layer2_out_U                                                                                                    |hls_cnn_2d_100s_fifo_w240_d247_A                                                                         |     95|
|671   |    U_hls_cnn_2d_100s_fifo_w240_d247_A_ram                                                                        |hls_cnn_2d_100s_fifo_w240_d247_A_ram                                                                     |      4|
|672   |  layer3_out_U                                                                                                    |hls_cnn_2d_100s_fifo_w320_d247_A                                                                         |    408|
|673   |    U_hls_cnn_2d_100s_fifo_w320_d247_A_ram                                                                        |hls_cnn_2d_100s_fifo_w320_d247_A_ram                                                                     |    318|
|674   |  layer4_out_U                                                                                                    |hls_cnn_2d_100s_fifo_w120_d238_A                                                                         |     93|
|675   |    U_hls_cnn_2d_100s_fifo_w120_d238_A_ram                                                                        |hls_cnn_2d_100s_fifo_w120_d238_A_ram                                                                     |      2|
|676   |  layer5_out_U                                                                                                    |hls_cnn_2d_100s_fifo_w160_d238_A                                                                         |     95|
|677   |    U_hls_cnn_2d_100s_fifo_w160_d238_A_ram                                                                        |hls_cnn_2d_100s_fifo_w160_d238_A_ram                                                                     |      3|
|678   |  layer7_out_U                                                                                                    |hls_cnn_2d_100s_fifo_w10_d1_S                                                                            |     19|
|679   |    U_hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg                                                                      |hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg                                                                   |     10|
|680   |  relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0                                           |hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s                     |    304|
|681   |    flow_control_loop_pipe_U                                                                                      |hls_cnn_2d_100s_flow_control_loop_pipe_0                                                                 |     20|
|682   |  relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0                                           |hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s                     |    565|
|683   |    flow_control_loop_pipe_U                                                                                      |hls_cnn_2d_100s_flow_control_loop_pipe                                                                   |     24|
|684   |  sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0                                                   |hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s                             |     69|
|685   |    regslice_both_layer8_out_U                                                                                    |hls_cnn_2d_100s_regslice_both                                                                            |     45|
|686   |    sigmoid_table_U                                                                                               |hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg         |      1|
|687   |  start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_U                              |hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi         |     10|
|688   |  start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_U                                    |hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0               |      9|
|689   |  start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_U                               |hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0          |      9|
|690   |  start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_U                               |hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0          |      9|
|691   |  start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_U                                       |hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0                  |     10|
+------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:15 ; elapsed = 00:02:17 . Memory (MB): peak = 3654.430 ; gain = 2105.469 ; free physical = 157 ; free virtual = 10577
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 224 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:17 ; elapsed = 00:02:20 . Memory (MB): peak = 3658.340 ; gain = 2109.379 ; free physical = 5572 ; free virtual = 18726
Synthesis Optimization Complete : Time (s): cpu = 00:02:17 ; elapsed = 00:02:20 . Memory (MB): peak = 3658.340 ; gain = 2109.379 ; free physical = 5592 ; free virtual = 18703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3658.340 ; gain = 0.000 ; free physical = 5554 ; free virtual = 18728
INFO: [Netlist 29-17] Analyzing 11296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3959.312 ; gain = 0.000 ; free physical = 5225 ; free virtual = 18473
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 670 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 648 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 21 instances

Synth Design complete | Checksum: 87a27bac
INFO: [Common 17-83] Releasing license: Synthesis
254 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:44 ; elapsed = 00:02:47 . Memory (MB): peak = 3959.348 ; gain = 2410.520 ; free physical = 5144 ; free virtual = 18473
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 7545.688; main = 2374.849; forked = 6078.955
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 19360.586; main = 3959.316; forked = 15706.152
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Oct 14 00:02:27 2025...
