INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aarti/alu_zed/alu_zed.srcs/sources_1/new/alu_zed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_zed
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aarti/alu_zed/alu_zed.srcs/sim_1/new/alu_zed_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_zed_tb
