Marleen Adé , Rudy Lauwereins , J. A. Peperstraete, Data memory minimisation for synchronous data flow graphs emulated on DSP-FPGA targets, Proceedings of the 34th annual Design Automation Conference, p.64-69, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266036]
Bhattacharyya, S. S. and Lee, E. A.1994. Memory management for dataflow programming of multirate signal processing algorithms.IEEE Trans. Signal Process. 42,5, 1190--1201.
Shuvra S. Battacharyya , Edward A. Lee , Praveen K. Murthy, Software Synthesis from Dataflow Graphs, Kluwer Academic Publishers, Norwell, MA, 1996
Joseph Tobin Buck , Edward A. Lee, Scheduling dynamic dataflow graphs with bounded memory using the token flow model, University of California, Berkeley, 1993
Joseph Buck , Radha Vaidyanathan, Heterogeneous modeling and simulation of embedded systems in El Greco, Proceedings of the eighth international workshop on Hardware/software codesign, p.142-146, May 2000, San Diego, California, USA[doi>10.1145/334012.334042]
Buck, J. T., Ha, S., Lee, E. A., and Messerschmitt, D. G.1994. Ptolemy: A framework for simulating and prototyping heterogeneous systems.Int. J. Comput. Simul. 4, 155--182.
Thomas H. Cormen , Clifford Stein , Ronald L. Rivest , Charles E. Leiserson, Introduction to Algorithms, McGraw-Hill Higher Education, 2001
Marija Cubric , Prakash Panangaden, Minimal Memory Schedules for Dataflow Networks, Proceedings of the 4th International Conference on Concurrency Theory, p.368-383, August 23-26, 1993
Eker, J., Janneck, J. W., Lee, E. A., Liu, J., Liu, X., Ludvig, J., Neuendorffer, S., Sachs, S., and Xiong, Y.2003. Taming heterogeneity - The Ptolemy approach.Proc. IEEE 91,1, 127--144.
Marc Geilen , Twan Basten , Sander Stuijk, Minimising buffer requirements of synchronous dataflow graphs with model checking, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065796]
A. H. Ghamarian , M. C. W. Geilen , S. Stuijk , T. Basten , B. D. Theelen , M. R. Mousavi , A. J. M. Moonen , M. J. G. Bekooij, Throughput Analysis of Synchronous Data Flow Graphs, Proceedings of the Sixth International Conference on Application of Concurrency to System Design, p.25-36, June 28-30, 2006[doi>10.1109/ACSD.2006.33]
R. Govindarajan , Guang R. Gao , Palash Desai, Minimizing Buffer Requirements under Rate-Optimal Schedule in Regular Dataflow Networks, Journal of VLSI Signal Processing Systems, v.31 n.3, p.207-229, July 2002[doi>10.1023/A:1015452903532]
Hsu, C.2007. Dataflow integration and simulation techniques for DSP system design tools. Ph.D. thesis, Department of Electrical and Computer Engineering, University of Maryland, College Park.
Chia-Jui Hsu , Ming-Yung Ko , Shuvra S. Bhattacharyya, Software synthesis from the dataflow interchange format, Proceedings of the 2005 workshop on Software and compilers for embedded systems, p.37-49, September 29-October 01, 2005, Dallas, Texas[doi>10.1145/1140389.1140394]
Chia-Jui Hsu , Ming-Yung Ko , Shuvra S. Bhattacharyya , Suren Ramasubbu , José Luis Pino, Efficient simulation of critical synchronous dataflow graphs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.3, p.1-28, August 2007[doi>10.1145/1255456.1255458]
Chia-Jui Hsu , José Luis Pino , Shuvra S. Bhattacharyya, Multithreaded simulation for synchronous dataflow graphs, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391553]
Chia-Jui Hsu , José Luis Pino , Fei-Jiang Hu, A mixed-mode vector-based dataflow approach for modeling and simulating LTE physical layer, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837282]
Chia-Jui Hsu , Suren Ramasubbu , Ming-Yung Ko , José Luis Pino , Shuvra S. Bhattacharyya, Efficient simulation of critical synchronous dataflow graphs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147137]
Vida Kianzad , Shuvra S. Bhattacharyya, Efficient Techniques for Clustering and Scheduling onto Embedded Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.17 n.7, p.667-680, July 2006[doi>10.1109/TPDS.2006.87]
Kim, S. J. and Browne, J. C.1988. A general approach to mapping of parallel computations upon multiprocessor architectures. InProceedings of the International Conference on Parallel Processing. Vol. 3.
Johnson S. Kin , Jose Luis Pino, Multithreaded Synchronous Data Flow Simulation, Proceedings of the conference on Design, Automation and Test in Europe, p.11094, March 03-07, 2003
Ko, M., Murthy, P. K., and Bhattacharyya, S. S.2004. Compact procedural implementation in DSP software synthesis through recursive graph decomposition. InProceedings of the International Workshop on Software and Compilers for Embedded Systems. 47--61.
Ko, M., Shen, C., and Bhattacharyya, S. S.2006. Memory-constrained block processing optimization for synthesis of DSP software. InProceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation. 137--143.
Kumar N. Lalgudi , Marios C. Papaefthymiou , Miodrag Potkonjak, Optimizing computations for effective block-processing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.3, p.604-630, July 2000[doi>10.1145/348019.348304]
Lee, E. A. and Messerschmitt, D. G.1987. Synchronous dataflow.Proc. IEEE 75,9, 1235--1245.
Mozilla.org.2011. NSPR reference. http://www.mozilla.org/projects/nspr/reference/html/index.html.
Praveen K. Murthy , Shuvra S. Bhattacharyya, Memory Management for Synthesis of DSP Software, CRC Press, Inc., Boca Raton, FL, 2006
Pino, J. L. and Kalbasi, K.1998. Cosimulating synchronous DSP applications with analog RF circuits. InProceedings of the IEEE Asilomar Conference on Signals, Systems, and Computers.
Raymond Reiter, Scheduling Parallel Computations, Journal of the ACM (JACM), v.15 n.4, p.590-599, Oct. 1968[doi>10.1145/321479.321485]
Ritz, S., Pankert, M., Zivojinovic, V., and Meyr, H.1993. Optimum vectorization of scalable synchronous dataflow graphs. InProceedings of the International Conference on Application-Specific Array Processors. 285--296.
Sankalita Saha , Chung-Ching Shen , Chia-Jui Hsu , Gaurav Aggarwal , Ashok Veeraraghavan , Alan Sussman , Shuvra S. Bhattacharyya, Model-Based OpenMP Implementation of a 3D Facial Pose Tracking System, Proceedings of the 2006 International Conference Workshops on Parallel Processing, p.66-73, August 14-18, 2006[doi>10.1109/ICPPW.2006.55]
Vivek Sarkar, Partitioning and Scheduling Parallel Programs for Multiprocessors, MIT Press, Cambridge, MA, 1989
Sundararajan Sriram , Shuvra S. Bhattacharyya, Embedded Multiprocessors: Scheduling and Synchronization, CRC Press, Inc., Boca Raton, FL, 2009
Todor Stefanov , Claudiu Zissulescu , Alexandru Turjan , Bart Kienhuis , Ed Deprettere, System Design Using Kahn Process Networks: The Compaan/Laura Approach, Proceedings of the conference on Design, automation and test in Europe, p.10340, February 16-20, 2004
Sander Stuijk , Marc Geilen , Twan Basten, Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147138]
Sung, W., Oh, M., Im, C., and Ha, S.1997. Demonstration of hardware software codesign workflow in PeaCE. InProceedings of the International Conference on VLSI and CAD.
