{
  "sha": "f337259fbd5ee31c6794158457dcd0d23e5c0f13",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6ZjMzNzI1OWZiZDVlZTMxYzY3OTQxNTg0NTdkY2QwZDIzZTVjMGYxMw==",
  "commit": {
    "author": {
      "name": "Claudiu Zissulescu",
      "email": "claziss@gmail.com",
      "date": "2020-07-07T13:01:48Z"
    },
    "committer": {
      "name": "Claudiu Zissulescu",
      "email": "claziss@gmail.com",
      "date": "2020-07-07T13:01:48Z"
    },
    "message": "arc: Update vector instructions.\n\nUpdate vadd2, vadd4h, vmac2h, vmpy2h, vsub4h vector instructions\narguments to discriminate between double/single register operands.\n\nopcodes/\nxxxx-xx-xx  Claudiu Zissulescu  <claziss@synopsys.com>\n\n\t* arc-opc.c (insert_rbd): New function.\n\t(RBD): Define.\n\t(RBDdup): Likewise.\n\t* arc-tbl.h (vadd2, vadd4h, vmac2h, vmpy2h, vsub4h): Update\n\tinstructions.\n\nSigned-off-by: Claudiu Zissulescu <claziss@gmail.com>",
    "tree": {
      "sha": "c5959369fc084d3a9ffceda85274e4eab5fcadae",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/c5959369fc084d3a9ffceda85274e4eab5fcadae"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/f337259fbd5ee31c6794158457dcd0d23e5c0f13",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/f337259fbd5ee31c6794158457dcd0d23e5c0f13",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/f337259fbd5ee31c6794158457dcd0d23e5c0f13",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/f337259fbd5ee31c6794158457dcd0d23e5c0f13/comments",
  "author": {
    "login": "claziss",
    "id": 2761368,
    "node_id": "MDQ6VXNlcjI3NjEzNjg=",
    "avatar_url": "https://avatars.githubusercontent.com/u/2761368?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/claziss",
    "html_url": "https://github.com/claziss",
    "followers_url": "https://api.github.com/users/claziss/followers",
    "following_url": "https://api.github.com/users/claziss/following{/other_user}",
    "gists_url": "https://api.github.com/users/claziss/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/claziss/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/claziss/subscriptions",
    "organizations_url": "https://api.github.com/users/claziss/orgs",
    "repos_url": "https://api.github.com/users/claziss/repos",
    "events_url": "https://api.github.com/users/claziss/events{/privacy}",
    "received_events_url": "https://api.github.com/users/claziss/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "claziss",
    "id": 2761368,
    "node_id": "MDQ6VXNlcjI3NjEzNjg=",
    "avatar_url": "https://avatars.githubusercontent.com/u/2761368?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/claziss",
    "html_url": "https://github.com/claziss",
    "followers_url": "https://api.github.com/users/claziss/followers",
    "following_url": "https://api.github.com/users/claziss/following{/other_user}",
    "gists_url": "https://api.github.com/users/claziss/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/claziss/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/claziss/subscriptions",
    "organizations_url": "https://api.github.com/users/claziss/orgs",
    "repos_url": "https://api.github.com/users/claziss/repos",
    "events_url": "https://api.github.com/users/claziss/events{/privacy}",
    "received_events_url": "https://api.github.com/users/claziss/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "35097e108abaf2008ebfccb7a333062f5952817f",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/35097e108abaf2008ebfccb7a333062f5952817f",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/35097e108abaf2008ebfccb7a333062f5952817f"
    }
  ],
  "stats": {
    "total": 184,
    "additions": 105,
    "deletions": 79
  },
  "files": [
    {
      "sha": "d5f9744ae693d153eb461ba892beb2b273e29d93",
      "filename": "gas/testsuite/gas/arc/dsp.d",
      "status": "modified",
      "additions": 2,
      "deletions": 2,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/f337259fbd5ee31c6794158457dcd0d23e5c0f13/gas/testsuite/gas/arc/dsp.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/f337259fbd5ee31c6794158457dcd0d23e5c0f13/gas/testsuite/gas/arc/dsp.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arc/dsp.d?ref=f337259fbd5ee31c6794158457dcd0d23e5c0f13",
      "patch": "@@ -70,13 +70,13 @@ Disassembly of section .text:\n 0x[0-9a-f]+ 282f 00a4           \tvext2bhl\tr0,r2\n 0x[0-9a-f]+ 282f 00a5           \tvext2bhm\tr0,r2\n 0x[0-9a-f]+ 2a23 0100           \tvlsr2h\tr0,r2,r4\n-0x[0-9a-f]+ 2a1e 0100           \tvmac2h\tr0,r2,r4\n+0x[0-9a-f]+ 2a1e 0100           \tvmac2h\tr0r1,r2,r4\n 0x[0-9a-f]+ 2a1e 8100           \tvmac2hf\tr0,r2,r4\n 0x[0-9a-f]+ 2a1f 8100           \tvmac2hfr\tr0,r2,r4\n 0x[0-9a-f]+ 2a1f 0100           \tvmac2hu\tr0,r2,r4\n 0x[0-9a-f]+ 2a24 8100           \tvmax2h\tr0,r2,r4\n 0x[0-9a-f]+ 2a25 8100           \tvmin2h\tr0,r2,r4\n-0x[0-9a-f]+ 2a1c 0100           \tvmpy2h\tr0,r2,r4\n+0x[0-9a-f]+ 2a1c 0100           \tvmpy2h\tr0r1,r2,r4\n 0x[0-9a-f]+ 2a1c 8100           \tvmpy2hf\tr0,r2,r4\n 0x[0-9a-f]+ 2a1d 8100           \tvmpy2hfr\tr0,r2,r4\n 0x[0-9a-f]+ 2a1d 0100           \tvmpy2hu\tr0,r2,r4"
    },
    {
      "sha": "07f2594661d668e24270e7cbee92edff7ac473d8",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/f337259fbd5ee31c6794158457dcd0d23e5c0f13/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/f337259fbd5ee31c6794158457dcd0d23e5c0f13/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=f337259fbd5ee31c6794158457dcd0d23e5c0f13",
      "patch": "@@ -1,3 +1,11 @@\n+2020-07-07  Claudiu Zissulescu  <claziss@synopsys.com>\n+\n+\t* arc-opc.c (insert_rbd): New function.\n+\t(RBD): Define.\n+\t(RBDdup): Likewise.\n+\t* arc-tbl.h (vadd2, vadd4h, vmac2h, vmpy2h, vsub4h): Update\n+\tinstructions.\n+\n 2020-07-07  Jan Beulich  <jbeulich@suse.com>\n \n \t* i386-dis.c (EVEX_W_0F3826_P_1, EVEX_W_0F3826_P_2,"
    },
    {
      "sha": "94adde478368ab2a5671420d3ccb65887fb85af9",
      "filename": "opcodes/arc-opc.c",
      "status": "modified",
      "additions": 20,
      "deletions": 2,
      "changes": 22,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/f337259fbd5ee31c6794158457dcd0d23e5c0f13/opcodes/arc-opc.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/f337259fbd5ee31c6794158457dcd0d23e5c0f13/opcodes/arc-opc.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/arc-opc.c?ref=f337259fbd5ee31c6794158457dcd0d23e5c0f13",
      "patch": "@@ -103,6 +103,19 @@ insert_rcd (unsigned long long  insn,\n   return insn | ((value & 0x3F) << 6);\n }\n \n+static unsigned long long\n+insert_rbd (unsigned long long  insn,\n+\t    long long           value,\n+\t    const char **       errmsg)\n+{\n+  if (value & 0x01)\n+    *errmsg = _(\"cannot use odd number source register\");\n+  if (value == 60)\n+    *errmsg = _(\"LP_COUNT register cannot be used as destination register\");\n+\n+  return insn | ((value & 0x07) << 24) | (((value >> 3) & 0x07) << 12);\n+}\n+\n /* Dummy insert ZERO operand function.  */\n \n static unsigned long long\n@@ -1826,11 +1839,16 @@ const struct arc_operand arc_operands[] =\n   { 6, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_TRUNCATE, insert_rad, 0 },\n #define RCD\t\t(RAD_CHK + 1)\n   { 6, 6, 0, ARC_OPERAND_IR | ARC_OPERAND_TRUNCATE, insert_rcd, 0 },\n+#define RBD\t\t(RCD + 1)\n+  { 6, 6, 0, ARC_OPERAND_IR | ARC_OPERAND_TRUNCATE, insert_rbd, extract_rb },\n+#define RBDdup\t\t(RBD + 1)\n+  { 6, 12, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_TRUNCATE,\n+    insert_rbd, extract_rb },\n \n   /* The plain integer register fields.  Used by short\n      instructions.  */\n-#define RA16\t\t(RCD + 1)\n-#define RA_S\t\t(RCD + 1)\n+#define RA16\t\t(RBDdup + 1)\n+#define RA_S\t\t(RBDdup + 1)\n   { 4, 0, 0, ARC_OPERAND_IR, insert_ras, extract_ras },\n #define RB16\t\t(RA16 + 1)\n #define RB_S\t\t(RA16 + 1)"
    },
    {
      "sha": "d00110fa8aa437f13dd0586fa328a221a5b4fccd",
      "filename": "opcodes/arc-tbl.h",
      "status": "modified",
      "additions": 75,
      "deletions": 75,
      "changes": 150,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/f337259fbd5ee31c6794158457dcd0d23e5c0f13/opcodes/arc-tbl.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/f337259fbd5ee31c6794158457dcd0d23e5c0f13/opcodes/arc-tbl.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/arc-tbl.h?ref=f337259fbd5ee31c6794158457dcd0d23e5c0f13",
      "patch": "@@ -17131,46 +17131,46 @@\n { \"vabss2h\", 0x2E2F7FA9, 0xFFFFFFFF, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, LIMM }, { 0 }},\n \n /* vadd2 a,b,c 00101bbb001111000BBBCCCCCCAAAAAA.  */\n-{ \"vadd2\", 0x283C0000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RA_CHK, RB, RC }, { 0 }},\n+{ \"vadd2\", 0x283C0000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RAD, RBD, RCD }, { 0 }},\n \n /* vadd2 0,b,c 00101bbb001111000BBBCCCCCC111110.  */\n-{ \"vadd2\", 0x283C003E, 0xF8FF803F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, RB, RC }, { 0 }},\n+{ \"vadd2\", 0x283C003E, 0xF8FF803F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, RBD, RCD }, { 0 }},\n \n /* vadd2<.cc> b,b,c 00101bbb111111000BBBCCCCCC0QQQQQ.  */\n-{ \"vadd2\", 0x28FC0000, 0xF8FF8020, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RB_CHK, RBdup, RC }, { C_CC }},\n+{ \"vadd2\", 0x28FC0000, 0xF8FF8020, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RBD, RBDdup, RC }, { C_CC }},\n \n /* vadd2 a,b,u6 00101bbb011111000BBBuuuuuuAAAAAA.  */\n-{ \"vadd2\", 0x287C0000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RA_CHK, RB, UIMM6_20 }, { 0 }},\n+{ \"vadd2\", 0x287C0000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RAD, RBD, UIMM6_20 }, { 0 }},\n \n /* vadd2 0,b,u6 00101bbb011111000BBBuuuuuu111110.  */\n-{ \"vadd2\", 0x287C003E, 0xF8FF803F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, RB, UIMM6_20 }, { 0 }},\n+{ \"vadd2\", 0x287C003E, 0xF8FF803F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, RBD, UIMM6_20 }, { 0 }},\n \n /* vadd2<.cc> b,b,u6 00101bbb111111000BBBuuuuuu1QQQQQ.  */\n-{ \"vadd2\", 0x28FC0020, 0xF8FF8020, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RB_CHK, RBdup, UIMM6_20 }, { C_CC }},\n+{ \"vadd2\", 0x28FC0020, 0xF8FF8020, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RBD, RBDdup, UIMM6_20 }, { C_CC }},\n \n /* vadd2 b,b,s12 00101bbb101111000BBBssssssSSSSSS.  */\n-{ \"vadd2\", 0x28BC0000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RB_CHK, RBdup, SIMM12_20 }, { 0 }},\n+{ \"vadd2\", 0x28BC0000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RBD, RBDdup, SIMM12_20 }, { 0 }},\n \n /* vadd2 a,limm,c 00101110001111000111CCCCCCAAAAAA.  */\n-{ \"vadd2\", 0x2E3C7000, 0xFFFFF000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RA_CHK, LIMM, RC }, { 0 }},\n+{ \"vadd2\", 0x2E3C7000, 0xFFFFF000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RAD, LIMM, RCD }, { 0 }},\n \n /* vadd2 a,b,limm 00101bbb001111000BBB111110AAAAAA.  */\n-{ \"vadd2\", 0x283C0F80, 0xF8FF8FC0, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RA_CHK, RB, LIMM }, { 0 }},\n+{ \"vadd2\", 0x283C0F80, 0xF8FF8FC0, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RAD, RBD, LIMM }, { 0 }},\n \n /* vadd2 0,limm,c 00101110001111000111CCCCCC111110.  */\n-{ \"vadd2\", 0x2E3C703E, 0xFFFFF03F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, RC }, { 0 }},\n+{ \"vadd2\", 0x2E3C703E, 0xFFFFF03F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, RCD }, { 0 }},\n \n /* vadd2 0,b,limm 00101bbb001111000BBB111110111110.  */\n-{ \"vadd2\", 0x283C0FBE, 0xF8FF8FFF, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, RB, LIMM }, { 0 }},\n+{ \"vadd2\", 0x283C0FBE, 0xF8FF8FFF, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, RBD, LIMM }, { 0 }},\n \n /* vadd2<.cc> b,b,limm 00101bbb111111000BBB1111100QQQQQ.  */\n-{ \"vadd2\", 0x28FC0F80, 0xF8FF8FE0, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RB_CHK, RBdup, LIMM }, { C_CC }},\n+{ \"vadd2\", 0x28FC0F80, 0xF8FF8FE0, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RBD, RBDdup, LIMM }, { C_CC }},\n \n /* vadd2<.cc> 0,limm,c 00101110111111000111CCCCCC0QQQQQ.  */\n-{ \"vadd2\", 0x2EFC7000, 0xFFFFF020, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, RC }, { C_CC }},\n+{ \"vadd2\", 0x2EFC7000, 0xFFFFF020, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, RCD }, { C_CC }},\n \n /* vadd2 a,limm,u6 00101110011111000111uuuuuuAAAAAA.  */\n-{ \"vadd2\", 0x2E7C7000, 0xFFFFF000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RA_CHK, LIMM, UIMM6_20 }, { 0 }},\n+{ \"vadd2\", 0x2E7C7000, 0xFFFFF000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RAD, LIMM, UIMM6_20 }, { 0 }},\n \n /* vadd2 0,limm,u6 00101110011111000111uuuuuu111110.  */\n { \"vadd2\", 0x2E7C703E, 0xFFFFF03F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, UIMM6_20 }, { 0 }},\n@@ -17182,7 +17182,7 @@\n { \"vadd2\", 0x2EBC7000, 0xFFFFF000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, SIMM12_20 }, { 0 }},\n \n /* vadd2 a,limm,limm 00101110001111000111111110AAAAAA.  */\n-{ \"vadd2\", 0x2E3C7F80, 0xFFFFFFC0, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RA_CHK, LIMM, LIMMdup }, { 0 }},\n+{ \"vadd2\", 0x2E3C7F80, 0xFFFFFFC0, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RAD, LIMM, LIMMdup }, { 0 }},\n \n /* vadd2 0,limm,limm 00101110001111000111111110111110.  */\n { \"vadd2\", 0x2E3C7FBE, 0xFFFFFFFF, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, LIMMdup }, { 0 }},\n@@ -17311,46 +17311,46 @@\n { \"vadd4b\", 0x2EE47F80, 0xFFFFFFE0, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, LIMM, LIMMdup }, { C_CC }},\n \n /* vadd4h a,b,c 00101bbb001110000BBBCCCCCCAAAAAA.  */\n-{ \"vadd4h\", 0x28380000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RA_CHK, RB, RC }, { 0 }},\n+{ \"vadd4h\", 0x28380000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RAD, RBD, RCD }, { 0 }},\n \n /* vadd4h 0,b,c 00101bbb001110000BBBCCCCCC111110.  */\n-{ \"vadd4h\", 0x2838003E, 0xF8FF803F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, RB, RC }, { 0 }},\n+{ \"vadd4h\", 0x2838003E, 0xF8FF803F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, RBD, RCD }, { 0 }},\n \n /* vadd4h<.cc> b,b,c 00101bbb111110000BBBCCCCCC0QQQQQ.  */\n-{ \"vadd4h\", 0x28F80000, 0xF8FF8020, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RB_CHK, RBdup, RC }, { C_CC }},\n+{ \"vadd4h\", 0x28F80000, 0xF8FF8020, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RBD, RBDdup, RCD }, { C_CC }},\n \n /* vadd4h a,b,u6 00101bbb011110000BBBuuuuuuAAAAAA.  */\n-{ \"vadd4h\", 0x28780000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RA_CHK, RB, UIMM6_20 }, { 0 }},\n+{ \"vadd4h\", 0x28780000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RAD, RBD, UIMM6_20 }, { 0 }},\n \n /* vadd4h 0,b,u6 00101bbb011110000BBBuuuuuu111110.  */\n-{ \"vadd4h\", 0x2878003E, 0xF8FF803F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, RB, UIMM6_20 }, { 0 }},\n+{ \"vadd4h\", 0x2878003E, 0xF8FF803F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, RBD, UIMM6_20 }, { 0 }},\n \n /* vadd4h<.cc> b,b,u6 00101bbb111110000BBBuuuuuu1QQQQQ.  */\n-{ \"vadd4h\", 0x28F80020, 0xF8FF8020, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RB_CHK, RBdup, UIMM6_20 }, { C_CC }},\n+{ \"vadd4h\", 0x28F80020, 0xF8FF8020, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RBD, RBDdup, UIMM6_20 }, { C_CC }},\n \n /* vadd4h b,b,s12 00101bbb101110000BBBssssssSSSSSS.  */\n-{ \"vadd4h\", 0x28B80000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RB_CHK, RBdup, SIMM12_20 }, { 0 }},\n+{ \"vadd4h\", 0x28B80000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RBD, RBDdup, SIMM12_20 }, { 0 }},\n \n /* vadd4h a,limm,c 00101110001110000111CCCCCCAAAAAA.  */\n-{ \"vadd4h\", 0x2E387000, 0xFFFFF000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RA_CHK, LIMM, RC }, { 0 }},\n+{ \"vadd4h\", 0x2E387000, 0xFFFFF000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RAD, LIMM, RCD }, { 0 }},\n \n /* vadd4h a,b,limm 00101bbb001110000BBB111110AAAAAA.  */\n-{ \"vadd4h\", 0x28380F80, 0xF8FF8FC0, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RA_CHK, RB, LIMM }, { 0 }},\n+{ \"vadd4h\", 0x28380F80, 0xF8FF8FC0, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RAD, RBD, LIMM }, { 0 }},\n \n /* vadd4h 0,limm,c 00101110001110000111CCCCCC111110.  */\n-{ \"vadd4h\", 0x2E38703E, 0xFFFFF03F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, RC }, { 0 }},\n+{ \"vadd4h\", 0x2E38703E, 0xFFFFF03F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, RCD }, { 0 }},\n \n /* vadd4h 0,b,limm 00101bbb001110000BBB111110111110.  */\n-{ \"vadd4h\", 0x28380FBE, 0xF8FF8FFF, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, RB, LIMM }, { 0 }},\n+{ \"vadd4h\", 0x28380FBE, 0xF8FF8FFF, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, RBD, LIMM }, { 0 }},\n \n /* vadd4h<.cc> b,b,limm 00101bbb111110000BBB1111100QQQQQ.  */\n-{ \"vadd4h\", 0x28F80F80, 0xF8FF8FE0, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RB_CHK, RBdup, LIMM }, { C_CC }},\n+{ \"vadd4h\", 0x28F80F80, 0xF8FF8FE0, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RBD, RBDdup, LIMM }, { C_CC }},\n \n /* vadd4h<.cc> 0,limm,c 00101110111110000111CCCCCC0QQQQQ.  */\n-{ \"vadd4h\", 0x2EF87000, 0xFFFFF020, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, RC }, { C_CC }},\n+{ \"vadd4h\", 0x2EF87000, 0xFFFFF020, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, RCD }, { C_CC }},\n \n /* vadd4h a,limm,u6 00101110011110000111uuuuuuAAAAAA.  */\n-{ \"vadd4h\", 0x2E787000, 0xFFFFF000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RA_CHK, LIMM, UIMM6_20 }, { 0 }},\n+{ \"vadd4h\", 0x2E787000, 0xFFFFF000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RAD, LIMM, UIMM6_20 }, { 0 }},\n \n /* vadd4h 0,limm,u6 00101110011110000111uuuuuu111110.  */\n { \"vadd4h\", 0x2E78703E, 0xFFFFF03F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, UIMM6_20 }, { 0 }},\n@@ -17362,7 +17362,7 @@\n { \"vadd4h\", 0x2EB87000, 0xFFFFF000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, SIMM12_20 }, { 0 }},\n \n /* vadd4h a,limm,limm 00101110001110000111111110AAAAAA.  */\n-{ \"vadd4h\", 0x2E387F80, 0xFFFFFFC0, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RA_CHK, LIMM, LIMMdup }, { 0 }},\n+{ \"vadd4h\", 0x2E387F80, 0xFFFFFFC0, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RAD, LIMM, LIMMdup }, { 0 }},\n \n /* vadd4h 0,limm,limm 00101110001110000111111110111110.  */\n { \"vadd4h\", 0x2E387FBE, 0xFFFFFFFF, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, LIMMdup }, { 0 }},\n@@ -18421,31 +18421,31 @@\n { \"vlsr2h\", 0x2EE37F80, 0xFFFFFFE0, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, LIMM, LIMMdup }, { C_CC }},\n \n /* vmac2h a,b,c 00101bbb000111100BBBCCCCCCAAAAAA.  */\n-{ \"vmac2h\", 0x281E0000, 0xF8FF8000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RA_CHK, RB, RC }, { 0 }},\n+{ \"vmac2h\", 0x281E0000, 0xF8FF8000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RAD, RB, RC }, { 0 }},\n \n /* vmac2h 0,b,c 00101bbb000111100BBBCCCCCC111110.  */\n { \"vmac2h\", 0x281E003E, 0xF8FF803F, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, RB, RC }, { 0 }},\n \n /* vmac2h<.cc> b,b,c 00101bbb110111100BBBCCCCCC0QQQQQ.  */\n-{ \"vmac2h\", 0x28DE0000, 0xF8FF8020, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RB_CHK, RBdup, RC }, { C_CC }},\n+{ \"vmac2h\", 0x28DE0000, 0xF8FF8020, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RBD, RBdup, RC }, { C_CC }},\n \n /* vmac2h a,b,u6 00101bbb010111100BBBuuuuuuAAAAAA.  */\n-{ \"vmac2h\", 0x285E0000, 0xF8FF8000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RA_CHK, RB, UIMM6_20 }, { 0 }},\n+{ \"vmac2h\", 0x285E0000, 0xF8FF8000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RAD, RB, UIMM6_20 }, { 0 }},\n \n /* vmac2h 0,b,u6 00101bbb010111100BBBuuuuuu111110.  */\n { \"vmac2h\", 0x285E003E, 0xF8FF803F, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, RB, UIMM6_20 }, { 0 }},\n \n /* vmac2h<.cc> b,b,u6 00101bbb110111100BBBuuuuuu1QQQQQ.  */\n-{ \"vmac2h\", 0x28DE0020, 0xF8FF8020, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RB_CHK, RBdup, UIMM6_20 }, { C_CC }},\n+{ \"vmac2h\", 0x28DE0020, 0xF8FF8020, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RBD, RBdup, UIMM6_20 }, { C_CC }},\n \n /* vmac2h b,b,s12 00101bbb100111100BBBssssssSSSSSS.  */\n-{ \"vmac2h\", 0x289E0000, 0xF8FF8000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RB_CHK, RBdup, SIMM12_20 }, { 0 }},\n+{ \"vmac2h\", 0x289E0000, 0xF8FF8000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RBD, RBdup, SIMM12_20 }, { 0 }},\n \n /* vmac2h a,limm,c 00101110000111100111CCCCCCAAAAAA.  */\n-{ \"vmac2h\", 0x2E1E7000, 0xFFFFF000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RA_CHK, LIMM, RC }, { 0 }},\n+{ \"vmac2h\", 0x2E1E7000, 0xFFFFF000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RAD, LIMM, RC }, { 0 }},\n \n /* vmac2h a,b,limm 00101bbb000111100BBB111110AAAAAA.  */\n-{ \"vmac2h\", 0x281E0F80, 0xF8FF8FC0, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RA_CHK, RB, LIMM }, { 0 }},\n+{ \"vmac2h\", 0x281E0F80, 0xF8FF8FC0, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RAD, RB, LIMM }, { 0 }},\n \n /* vmac2h 0,limm,c 00101110000111100111CCCCCC111110.  */\n { \"vmac2h\", 0x2E1E703E, 0xFFFFF03F, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, LIMM, RC }, { 0 }},\n@@ -18454,13 +18454,13 @@\n { \"vmac2h\", 0x281E0FBE, 0xF8FF8FFF, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, RB, LIMM }, { 0 }},\n \n /* vmac2h<.cc> b,b,limm 00101bbb110111100BBB1111100QQQQQ.  */\n-{ \"vmac2h\", 0x28DE0F80, 0xF8FF8FE0, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RB_CHK, RBdup, LIMM }, { C_CC }},\n+{ \"vmac2h\", 0x28DE0F80, 0xF8FF8FE0, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RBD, RBdup, LIMM }, { C_CC }},\n \n /* vmac2h<.cc> 0,limm,c 00101110110111100111CCCCCC0QQQQQ.  */\n { \"vmac2h\", 0x2EDE7000, 0xFFFFF020, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, LIMM, RC }, { C_CC }},\n \n /* vmac2h a,limm,u6 00101110010111100111uuuuuuAAAAAA.  */\n-{ \"vmac2h\", 0x2E5E7000, 0xFFFFF000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RA_CHK, LIMM, UIMM6_20 }, { 0 }},\n+{ \"vmac2h\", 0x2E5E7000, 0xFFFFF000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RAD, LIMM, UIMM6_20 }, { 0 }},\n \n /* vmac2h 0,limm,u6 00101110010111100111uuuuuu111110.  */\n { \"vmac2h\", 0x2E5E703E, 0xFFFFF03F, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, LIMM, UIMM6_20 }, { 0 }},\n@@ -18472,7 +18472,7 @@\n { \"vmac2h\", 0x2E9E7000, 0xFFFFF000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, LIMM, SIMM12_20 }, { 0 }},\n \n /* vmac2h a,limm,limm 00101110000111100111111110AAAAAA.  */\n-{ \"vmac2h\", 0x2E1E7F80, 0xFFFFFFC0, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RA_CHK, LIMM, LIMMdup }, { 0 }},\n+{ \"vmac2h\", 0x2E1E7F80, 0xFFFFFFC0, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RAD, LIMM, LIMMdup }, { 0 }},\n \n /* vmac2h 0,limm,limm 00101110000111100111111110111110.  */\n { \"vmac2h\", 0x2E1E7FBE, 0xFFFFFFFF, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, LIMM, LIMMdup }, { 0 }},\n@@ -18841,52 +18841,52 @@\n { \"vmin2h\", 0x2EE5FF80, 0xFFFFFFE0, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, LIMM, LIMMdup }, { C_CC }},\n \n /* vmpy2h a,b,c 00101bbb000111000BBBCCCCCCAAAAAA.  */\n-{ \"vmpy2h\", 0x281C0000, 0xF8FF8000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RA_CHK, RB, RC }, { 0 }},\n+{ \"vmpy2h\", 0x281C0000, 0xF8FF8000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RAD, RB, RC }, { 0 }},\n \n /* vmpy2h 0,b,c 00101bbb000111000BBBCCCCCC111110.  */\n { \"vmpy2h\", 0x281C003E, 0xF8FF803F, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, RB, RC }, { 0 }},\n \n /* vmpy2h<.cc> b,b,c 00101bbb110111000BBBCCCCCC0QQQQQ.  */\n-{ \"vmpy2h\", 0x28DC0000, 0xF8FF8020, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RB_CHK, RBdup, RC }, { C_CC }},\n+{ \"vmpy2h\", 0x28DC0000, 0xF8FF8020, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RBD, RBdup, RC }, { C_CC }},\n \n /* vmpy2h a,b,c 00101bbb000111000BBBCCCCCCAAAAAA.  */\n-{ \"vmpy2h\", 0x281C0000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { RA_CHK, RB, RC }, { 0 }},\n+{ \"vmpy2h\", 0x281C0000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { RAD, RB, RC }, { 0 }},\n \n /* vmpy2h 0,b,c 00101bbb000111000BBBCCCCCC111110.  */\n { \"vmpy2h\", 0x281C003E, 0xF8FF803F, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { ZA, RB, RC }, { 0 }},\n \n /* vmpy2h<.cc> b,b,c 00101bbb110111000BBBCCCCCC0QQQQQ.  */\n-{ \"vmpy2h\", 0x28DC0000, 0xF8FF8020, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { RB_CHK, RBdup, RC }, { C_CC }},\n+{ \"vmpy2h\", 0x28DC0000, 0xF8FF8020, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { RBD, RBdup, RC }, { C_CC }},\n \n /* vmpy2h a,b,u6 00101bbb010111000BBBuuuuuuAAAAAA.  */\n-{ \"vmpy2h\", 0x285C0000, 0xF8FF8000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RA_CHK, RB, UIMM6_20 }, { 0 }},\n+{ \"vmpy2h\", 0x285C0000, 0xF8FF8000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RAD, RB, UIMM6_20 }, { 0 }},\n \n /* vmpy2h 0,b,u6 00101bbb010111000BBBuuuuuu111110.  */\n { \"vmpy2h\", 0x285C003E, 0xF8FF803F, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, RB, UIMM6_20 }, { 0 }},\n \n /* vmpy2h<.cc> b,b,u6 00101bbb110111000BBBuuuuuu1QQQQQ.  */\n-{ \"vmpy2h\", 0x28DC0020, 0xF8FF8020, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RB_CHK, RBdup, UIMM6_20 }, { C_CC }},\n+{ \"vmpy2h\", 0x28DC0020, 0xF8FF8020, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RBD, RBdup, UIMM6_20 }, { C_CC }},\n \n /* vmpy2h a,b,u6 00101bbb010111000BBBuuuuuuAAAAAA.  */\n-{ \"vmpy2h\", 0x285C0000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { RA_CHK, RB, UIMM6_20 }, { 0 }},\n+{ \"vmpy2h\", 0x285C0000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { RAD, RB, UIMM6_20 }, { 0 }},\n \n /* vmpy2h 0,b,u6 00101bbb010111000BBBuuuuuu111110.  */\n { \"vmpy2h\", 0x285C003E, 0xF8FF803F, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { ZA, RB, UIMM6_20 }, { 0 }},\n \n /* vmpy2h<.cc> b,b,u6 00101bbb110111000BBBuuuuuu1QQQQQ.  */\n-{ \"vmpy2h\", 0x28DC0020, 0xF8FF8020, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { RB_CHK, RBdup, UIMM6_20 }, { C_CC }},\n+{ \"vmpy2h\", 0x28DC0020, 0xF8FF8020, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { RBD, RBdup, UIMM6_20 }, { C_CC }},\n \n /* vmpy2h b,b,s12 00101bbb100111000BBBssssssSSSSSS.  */\n-{ \"vmpy2h\", 0x289C0000, 0xF8FF8000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RB_CHK, RBdup, SIMM12_20 }, { 0 }},\n+{ \"vmpy2h\", 0x289C0000, 0xF8FF8000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RBD, RBdup, SIMM12_20 }, { 0 }},\n \n /* vmpy2h b,b,s12 00101bbb100111000BBBssssssSSSSSS.  */\n-{ \"vmpy2h\", 0x289C0000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { RB_CHK, RBdup, SIMM12_20 }, { 0 }},\n+{ \"vmpy2h\", 0x289C0000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { RBD, RBdup, SIMM12_20 }, { 0 }},\n \n /* vmpy2h a,limm,c 00101110000111000111CCCCCCAAAAAA.  */\n-{ \"vmpy2h\", 0x2E1C7000, 0xFFFFF000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RA_CHK, LIMM, RC }, { 0 }},\n+{ \"vmpy2h\", 0x2E1C7000, 0xFFFFF000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RAD, LIMM, RC }, { 0 }},\n \n /* vmpy2h a,b,limm 00101bbb000111000BBB111110AAAAAA.  */\n-{ \"vmpy2h\", 0x281C0F80, 0xF8FF8FC0, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RA_CHK, RB, LIMM }, { 0 }},\n+{ \"vmpy2h\", 0x281C0F80, 0xF8FF8FC0, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RAD, RB, LIMM }, { 0 }},\n \n /* vmpy2h 0,limm,c 00101110000111000111CCCCCC111110.  */\n { \"vmpy2h\", 0x2E1C703E, 0xFFFFF03F, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, LIMM, RC }, { 0 }},\n@@ -18895,16 +18895,16 @@\n { \"vmpy2h\", 0x281C0FBE, 0xF8FF8FFF, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, RB, LIMM }, { 0 }},\n \n /* vmpy2h<.cc> b,b,limm 00101bbb110111000BBB1111100QQQQQ.  */\n-{ \"vmpy2h\", 0x28DC0F80, 0xF8FF8FE0, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RB_CHK, RBdup, LIMM }, { C_CC }},\n+{ \"vmpy2h\", 0x28DC0F80, 0xF8FF8FE0, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RBD, RBdup, LIMM }, { C_CC }},\n \n /* vmpy2h<.cc> 0,limm,c 00101110110111000111CCCCCC0QQQQQ.  */\n { \"vmpy2h\", 0x2EDC7000, 0xFFFFF020, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, LIMM, RC }, { C_CC }},\n \n /* vmpy2h a,limm,c 00101110000111000111CCCCCCAAAAAA.  */\n-{ \"vmpy2h\", 0x2E1C7000, 0xFFFFF000, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { RA_CHK, LIMM, RC }, { 0 }},\n+{ \"vmpy2h\", 0x2E1C7000, 0xFFFFF000, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { RAD, LIMM, RC }, { 0 }},\n \n /* vmpy2h a,b,limm 00101bbb000111000BBB111110AAAAAA.  */\n-{ \"vmpy2h\", 0x281C0F80, 0xF8FF8FC0, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { RA_CHK, RB, LIMM }, { 0 }},\n+{ \"vmpy2h\", 0x281C0F80, 0xF8FF8FC0, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { RAD, RB, LIMM }, { 0 }},\n \n /* vmpy2h 0,limm,c 00101110000111000111CCCCCC111110.  */\n { \"vmpy2h\", 0x2E1C703E, 0xFFFFF03F, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { ZA, LIMM, RC }, { 0 }},\n@@ -18913,13 +18913,13 @@\n { \"vmpy2h\", 0x281C0FBE, 0xF8FF8FFF, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { ZA, RB, LIMM }, { 0 }},\n \n /* vmpy2h<.cc> b,b,limm 00101bbb110111000BBB1111100QQQQQ.  */\n-{ \"vmpy2h\", 0x28DC0F80, 0xF8FF8FE0, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { RB_CHK, RBdup, LIMM }, { C_CC }},\n+{ \"vmpy2h\", 0x28DC0F80, 0xF8FF8FE0, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { RBD, RBdup, LIMM }, { C_CC }},\n \n /* vmpy2h<.cc> 0,limm,c 00101110110111000111CCCCCC0QQQQQ.  */\n { \"vmpy2h\", 0x2EDC7000, 0xFFFFF020, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { ZA, LIMM, RC }, { C_CC }},\n \n /* vmpy2h a,limm,u6 00101110010111000111uuuuuuAAAAAA.  */\n-{ \"vmpy2h\", 0x2E5C7000, 0xFFFFF000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RA_CHK, LIMM, UIMM6_20 }, { 0 }},\n+{ \"vmpy2h\", 0x2E5C7000, 0xFFFFF000, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RAD, LIMM, UIMM6_20 }, { 0 }},\n \n /* vmpy2h 0,limm,u6 00101110010111000111uuuuuu111110.  */\n { \"vmpy2h\", 0x2E5C703E, 0xFFFFF03F, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, LIMM, UIMM6_20 }, { 0 }},\n@@ -18928,7 +18928,7 @@\n { \"vmpy2h\", 0x2EDC7020, 0xFFFFF020, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, LIMM, UIMM6_20 }, { C_CC }},\n \n /* vmpy2h a,limm,u6 00101110010111000111uuuuuuAAAAAA.  */\n-{ \"vmpy2h\", 0x2E5C7000, 0xFFFFF000, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { RA_CHK, LIMM, UIMM6_20 }, { 0 }},\n+{ \"vmpy2h\", 0x2E5C7000, 0xFFFFF000, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { RAD, LIMM, UIMM6_20 }, { 0 }},\n \n /* vmpy2h 0,limm,u6 00101110010111000111uuuuuu111110.  */\n { \"vmpy2h\", 0x2E5C703E, 0xFFFFF03F, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { ZA, LIMM, UIMM6_20 }, { 0 }},\n@@ -18943,7 +18943,7 @@\n { \"vmpy2h\", 0x2E9C7000, 0xFFFFF000, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { ZA, LIMM, SIMM12_20 }, { 0 }},\n \n /* vmpy2h a,limm,limm 00101110000111000111111110AAAAAA.  */\n-{ \"vmpy2h\", 0x2E1C7F80, 0xFFFFFFC0, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RA_CHK, LIMM, LIMMdup }, { 0 }},\n+{ \"vmpy2h\", 0x2E1C7F80, 0xFFFFFFC0, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { RAD, LIMM, LIMMdup }, { 0 }},\n \n /* vmpy2h 0,limm,limm 00101110000111000111111110111110.  */\n { \"vmpy2h\", 0x2E1C7FBE, 0xFFFFFFFF, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, LIMM, LIMMdup }, { 0 }},\n@@ -18952,7 +18952,7 @@\n { \"vmpy2h\", 0x2EDC7F80, 0xFFFFFFE0, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, LIMM, LIMMdup }, { C_CC }},\n \n /* vmpy2h a,limm,limm 00101110000111000111111110AAAAAA.  */\n-{ \"vmpy2h\", 0x2E1C7F80, 0xFFFFFFC0, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { RA_CHK, LIMM, LIMMdup }, { 0 }},\n+{ \"vmpy2h\", 0x2E1C7F80, 0xFFFFFFC0, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { RAD, LIMM, LIMMdup }, { 0 }},\n \n /* vmpy2h 0,limm,limm 00101110000111000111111110111110.  */\n { \"vmpy2h\", 0x2E1C7FBE, 0xFFFFFFFF, ARC_OPCODE_ARCv2HS, MPY, MPY8E, { ZA, LIMM, LIMMdup }, { 0 }},\n@@ -19999,46 +19999,46 @@\n { \"vsub4b\", 0x2EE57F80, 0xFFFFFFE0, ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, DSP, NONE, { ZA, LIMM, LIMMdup }, { C_CC }},\n \n /* vsub4h a,b,c 00101bbb001110010BBBCCCCCCAAAAAA.  */\n-{ \"vsub4h\", 0x28390000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RA_CHK, RB, RC }, { 0 }},\n+{ \"vsub4h\", 0x28390000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RAD, RBD, RCD }, { 0 }},\n \n /* vsub4h 0,b,c 00101bbb001110010BBBCCCCCC111110.  */\n-{ \"vsub4h\", 0x2839003E, 0xF8FF803F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, RB, RC }, { 0 }},\n+{ \"vsub4h\", 0x2839003E, 0xF8FF803F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, RBD, RCD }, { 0 }},\n \n /* vsub4h<.cc> b,b,c 00101bbb111110010BBBCCCCCC0QQQQQ.  */\n-{ \"vsub4h\", 0x28F90000, 0xF8FF8020, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RB_CHK, RBdup, RC }, { C_CC }},\n+{ \"vsub4h\", 0x28F90000, 0xF8FF8020, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RBD, RBDdup, RCD }, { C_CC }},\n \n /* vsub4h a,b,u6 00101bbb011110010BBBuuuuuuAAAAAA.  */\n-{ \"vsub4h\", 0x28790000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RA_CHK, RB, UIMM6_20 }, { 0 }},\n+{ \"vsub4h\", 0x28790000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RAD, RBD, UIMM6_20 }, { 0 }},\n \n /* vsub4h 0,b,u6 00101bbb011110010BBBuuuuuu111110.  */\n-{ \"vsub4h\", 0x2879003E, 0xF8FF803F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, RB, UIMM6_20 }, { 0 }},\n+{ \"vsub4h\", 0x2879003E, 0xF8FF803F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, RBD, UIMM6_20 }, { 0 }},\n \n /* vsub4h<.cc> b,b,u6 00101bbb111110010BBBuuuuuu1QQQQQ.  */\n-{ \"vsub4h\", 0x28F90020, 0xF8FF8020, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RB_CHK, RBdup, UIMM6_20 }, { C_CC }},\n+{ \"vsub4h\", 0x28F90020, 0xF8FF8020, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RBD, RBDdup, UIMM6_20 }, { C_CC }},\n \n /* vsub4h b,b,s12 00101bbb101110010BBBssssssSSSSSS.  */\n-{ \"vsub4h\", 0x28B90000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RB_CHK, RBdup, SIMM12_20 }, { 0 }},\n+{ \"vsub4h\", 0x28B90000, 0xF8FF8000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RBD, RBDdup, SIMM12_20 }, { 0 }},\n \n /* vsub4h a,limm,c 00101110001110010111CCCCCCAAAAAA.  */\n-{ \"vsub4h\", 0x2E397000, 0xFFFFF000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RA_CHK, LIMM, RC }, { 0 }},\n+{ \"vsub4h\", 0x2E397000, 0xFFFFF000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RAD, LIMM, RCD }, { 0 }},\n \n /* vsub4h a,b,limm 00101bbb001110010BBB111110AAAAAA.  */\n-{ \"vsub4h\", 0x28390F80, 0xF8FF8FC0, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RA_CHK, RB, LIMM }, { 0 }},\n+{ \"vsub4h\", 0x28390F80, 0xF8FF8FC0, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RAD, RBD, LIMM }, { 0 }},\n \n /* vsub4h 0,limm,c 00101110001110010111CCCCCC111110.  */\n-{ \"vsub4h\", 0x2E39703E, 0xFFFFF03F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, RC }, { 0 }},\n+{ \"vsub4h\", 0x2E39703E, 0xFFFFF03F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, RCD }, { 0 }},\n \n /* vsub4h 0,b,limm 00101bbb001110010BBB111110111110.  */\n-{ \"vsub4h\", 0x28390FBE, 0xF8FF8FFF, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, RB, LIMM }, { 0 }},\n+{ \"vsub4h\", 0x28390FBE, 0xF8FF8FFF, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, RBD, LIMM }, { 0 }},\n \n /* vsub4h<.cc> b,b,limm 00101bbb111110010BBB1111100QQQQQ.  */\n-{ \"vsub4h\", 0x28F90F80, 0xF8FF8FE0, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RB_CHK, RBdup, LIMM }, { C_CC }},\n+{ \"vsub4h\", 0x28F90F80, 0xF8FF8FE0, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RBD, RBDdup, LIMM }, { C_CC }},\n \n /* vsub4h<.cc> 0,limm,c 00101110111110010111CCCCCC0QQQQQ.  */\n-{ \"vsub4h\", 0x2EF97000, 0xFFFFF020, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, RC }, { C_CC }},\n+{ \"vsub4h\", 0x2EF97000, 0xFFFFF020, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, RCD }, { C_CC }},\n \n /* vsub4h a,limm,u6 00101110011110010111uuuuuuAAAAAA.  */\n-{ \"vsub4h\", 0x2E797000, 0xFFFFF000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RA_CHK, LIMM, UIMM6_20 }, { 0 }},\n+{ \"vsub4h\", 0x2E797000, 0xFFFFF000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RAD, LIMM, UIMM6_20 }, { 0 }},\n \n /* vsub4h 0,limm,u6 00101110011110010111uuuuuu111110.  */\n { \"vsub4h\", 0x2E79703E, 0xFFFFF03F, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, UIMM6_20 }, { 0 }},\n@@ -20050,7 +20050,7 @@\n { \"vsub4h\", 0x2EB97000, 0xFFFFF000, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, SIMM12_20 }, { 0 }},\n \n /* vsub4h a,limm,limm 00101110001110010111111110AAAAAA.  */\n-{ \"vsub4h\", 0x2E397F80, 0xFFFFFFC0, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RA_CHK, LIMM, LIMMdup }, { 0 }},\n+{ \"vsub4h\", 0x2E397F80, 0xFFFFFFC0, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { RAD, LIMM, LIMMdup }, { 0 }},\n \n /* vsub4h 0,limm,limm 00101110001110010111111110111110.  */\n { \"vsub4h\", 0x2E397FBE, 0xFFFFFFFF, ARC_OPCODE_ARCv2HS, MPY, MPY9E, { ZA, LIMM, LIMMdup }, { 0 }},"
    }
  ]
}