void F_1 ( int V_1 , T_1 V_2 )\r\n{\r\nT_1 V_3 = 0 , V_4 = V_2 ;\r\nswitch ( V_1 ) {\r\ncase V_5 :\r\nF_2 ( F_3 ( V_6 ) , & V_3 , & V_4 ) ;\r\nif ( V_2 & V_7 )\r\nV_4 |= ( 0x03 << 8 ) ;\r\nelse\r\nV_4 &= ~ ( 0x03 << 8 ) ;\r\nF_4 ( F_3 ( V_6 ) , V_3 , V_4 ) ;\r\nbreak;\r\ncase V_8 :\r\nif ( V_2 & V_9 ) {\r\nF_2 ( F_5 ( V_10 ) , & V_3 , & V_4 ) ;\r\nif ( V_4 & V_11 ) {\r\nV_4 = ( V_4 & 0x0000ffff ) | V_11 ;\r\nF_4 ( F_5 ( V_10 ) , V_3 , V_4 ) ;\r\n}\r\n}\r\nbreak;\r\ncase V_12 :\r\nif ( V_2 == V_13 ) {\r\nF_2 ( F_6 ( V_14 ) , & V_3 , & V_4 ) ;\r\nV_4 |= V_15 ;\r\nF_4 ( F_6 ( V_14 ) , V_3 , V_4 ) ;\r\n} else if ( V_2 & 0x01 ) {\r\nV_2 &= 0xfffffffc ;\r\nV_3 = 0xA0000000 | ( ( V_2 & 0x000ff000 ) >> 12 ) ;\r\nV_4 = 0x000fff80 | ( ( V_2 & 0x00000fff ) << 20 ) ;\r\nF_4 ( F_3 ( V_16 ) , V_3 , V_4 ) ;\r\n}\r\nbreak;\r\ncase V_17 :\r\nF_2 ( F_7 ( V_18 ) , & V_3 , & V_4 ) ;\r\nV_4 &= ~ ( 0xf << V_19 ) ;\r\nif ( V_2 )\r\nV_4 |= ( V_20 << V_19 ) ;\r\nF_4 ( F_7 ( V_18 ) , V_3 , V_4 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nT_1 F_8 ( int V_1 )\r\n{\r\nT_1 V_3 , V_4 ;\r\nT_1 V_21 = 0 ;\r\nswitch ( V_1 ) {\r\ncase V_22 :\r\nV_21 =\r\nF_9 ( V_23 , V_24 ) ;\r\nbreak;\r\ncase V_5 :\r\nF_2 ( F_3 ( V_16 ) , & V_3 , & V_4 ) ;\r\nif ( ( ( V_4 & 0xfff00000 ) || ( V_3 & 0x000000ff ) )\r\n&& ( ( V_3 & 0xf0000000 ) == 0xa0000000 ) )\r\nV_21 |= V_25 ;\r\nF_2 ( F_3 ( V_6 ) , & V_3 , & V_4 ) ;\r\nif ( ( V_4 & 0x300 ) == 0x300 )\r\nV_21 |= V_7 ;\r\nbreak;\r\ncase V_8 :\r\nV_21 |= V_26 ;\r\nV_21 |= V_27 ;\r\nF_2 ( F_5 ( V_10 ) , & V_3 , & V_4 ) ;\r\nif ( V_4 & V_11 )\r\nV_21 |= V_9 ;\r\nV_21 |= V_28 ;\r\nbreak;\r\ncase V_29 :\r\nF_2 ( F_10 ( V_30 ) , & V_3 , & V_4 ) ;\r\nV_21 = V_4 & 0x000000ff ;\r\nV_21 |= ( V_31 << 8 ) ;\r\nbreak;\r\ncase V_32 :\r\nV_21 =\r\nF_11 ( V_33 ,\r\nV_34 ) ;\r\nbreak;\r\ncase V_12 :\r\nF_2 ( F_6 ( V_14 ) , & V_3 , & V_4 ) ;\r\nif ( V_4 & V_15 ) {\r\nV_21 = V_35 |\r\nV_36 ;\r\nV_4 &= ~ V_15 ;\r\nF_4 ( F_6 ( V_14 ) , V_3 , V_4 ) ;\r\n} else {\r\nF_2 ( F_3 ( V_16 ) , & V_3 , & V_4 ) ;\r\nV_21 = ( V_3 & 0x000000ff ) << 12 ;\r\nV_21 |= ( V_4 & 0xfff00000 ) >> 20 ;\r\nV_21 |= 0x01 ;\r\nV_21 &= ~ 0x02 ;\r\n}\r\nbreak;\r\ncase V_37 :\r\nV_21 = V_38 ;\r\nbreak;\r\ncase V_39 :\r\nV_21 =\r\nF_9 ( V_40 , V_41 ) ;\r\nbreak;\r\ncase V_42 :\r\nV_21 = V_43 ;\r\nbreak;\r\ncase V_44 :\r\nV_21 = V_45 ;\r\nbreak;\r\ncase V_46 :\r\nV_21 =\r\nF_12 ( V_47 , V_20 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_21 ;\r\n}
