<p>Checked by design team.</p><p><br/></p><p><br/></p><p><strong style="text-align: center;">InferLatch </strong>waiver is on ICG/cg_prim. Latch by design.</p><p>----------------------------------------</p><p><br/></p><p><strong style="text-align: center;">ErrorAnalyzeBBox (UnsynthesizedDU) &amp; <span class="legacy-color-text-blue3">SYNTH_5273 (UnsynthesizedDU)</span></strong><span class="legacy-color-text-blue3"> are due to us black boxing our memories.</span></p><p><br/></p><p><span class="legacy-color-text-blue3">-----------------------------------------</span></p><p><br/></p><p>ioaiu_control width mismatch ones. They all look relatively benign. I am checking in now comments inside the block mentioning why the spyglass error exists. I specifically looked at _a but all look like they have similar signals.</p><p><br/></p><p>// Here the left is correct and the right is fixed with Debug Register Widths</p><p>[1815]   W164a Error    ioaiu_control_a.v 1110  10 LHS: 't_cfg_st_limit' width 2 is less than RHS: 'cfg_st_limit_i' width 8 in assignment [Hierarchy: ':gen_wrapper:ncaiu0@ioaiu_top_a:ioaiu_core@ioaiu_core_a:ioaiu_control@ioaiu_control_a']</p><p>[223A]   W164a Error    ioaiu_control_a.v 1110  10 LHS: 't_cfg_st_limit' width 2 is less than RHS: 'cfg_st_limit_i' width 8 in assignment [Hierarchy: ':gen_wrapper:ncaiu3@ioaiu_top_c:ioaiu_core@ioaiu_core_a:ioaiu_control@ioaiu_control_a']</p><p>...</p><p><br/></p><p>// No Native Layer User Signal but Network has AUX field.</p><p>[181A]   W164a Error    ioaiu_control_a.v 2202  10 LHS: 'n_pw_user' width 1 is less than RHS: '{{ ioaiu_pos((AXUW - BUW)){ 1'b0} }  ,q_oc_user[n_pw_oid]}' width 63 in assignment [Hierarchy: ':gen_wrapper:ncaiu0@ioaiu_top_a:ioaiu_core@ioaiu_core_a:ioaiu_control@ioaiu_control_a']</p><p>[223F]   W164a Error    ioaiu_control_a.v 2202  10 LHS: 'n_pw_user' width 1 is less than RHS: '{{ ioaiu_pos((AXUW - BUW)){ 1'b0} }  ,q_oc_user[n_pw_oid]}' width 63 in assignment [Hierarchy: ':gen_wrapper:ncaiu3@ioaiu_top_c:ioaiu_core@ioaiu_core_a:ioaiu_control@ioaiu_control_a']</p><p>...</p><p><br/></p><p>// Here the adding causes 1 extra bit to be considered for the left side for overflow.</p><p>[181B]   W164a Error    ioaiu_control_a.v 2407  10 LHS: 't_w1_offset' width 2 is less than RHS: '(w_w1_addr[(CLO - 1):AWL]  + q_w1_beats)' width 3 in assignment [Hierarchy: ':gen_wrapper:ncaiu0@ioaiu_top_a:ioaiu_core@ioaiu_core_a:ioaiu_control@ioaiu_control_a']</p><p>[2240]   W164a Error    ioaiu_control_a.v 2407  10 LHS: 't_w1_offset' width 2 is less than RHS: '(w_w1_addr[(CLO - 1):AWL]  + q_w1_beats)' width 3 in assignment [Hierarchy: ':gen_wrapper:ncaiu3@ioaiu_top_c:ioaiu_core@ioaiu_core_a:ioaiu_control@ioaiu_control_a']</p><p>...</p><p><br/></p><p>// Spyglass W164a : bar a two bit signal shifted right by 1 makes a single bit signal. (Why not just select [1]?)</p><p>[181C]   W164a Error    ioaiu_control_a.v 3008  10 LHS: 't_pt_unique' width 1 is less than RHS: '(w_pt_bar &gt;&gt; 1)' width 2 in assignment [Hierarchy: ':gen_wrapper:ncaiu0@ioaiu_top_a:ioaiu_core@ioaiu_core_a:ioaiu_control@ioaiu_control_a']</p><p>[2241]   W164a Error    ioaiu_control_a.v 3008  10 LHS: 't_pt_unique' width 1 is less than RHS: '(w_pt_bar &gt;&gt; 1)' width 2 in assignment [Hierarchy: ':gen_wrapper:ncaiu3@ioaiu_top_c:ioaiu_core@ioaiu_core_a:ioaiu_control@ioaiu_control_a']</p><p>...</p><p><br/></p><p>// // Spyglass W1641 : w_pt_len width contain the AXI len whereas t_pt_len has a max beats of 4 for a single transaction.</p><p>[181D]   W164a Error    ioaiu_control_a.v 3082  10 LHS: 't_pt_len' width 3 is less than RHS: 'w_pt_len' width 8 in assignment [Hierarchy: ':gen_wrapper:ncaiu0@ioaiu_top_a:ioaiu_core@ioaiu_core_a:ioaiu_control@ioaiu_control_a']</p><p>[2242]   W164a Error    ioaiu_control_a.v 3082  10 LHS: 't_pt_len' width 3 is less than RHS: 'w_pt_len' width 8 in assignment [Hierarchy: ':gen_wrapper:ncaiu3@ioaiu_top_c:ioaiu_core@ioaiu_core_a:ioaiu_control@ioaiu_control_a']</p><p>...</p><p><br/></p><p>// Spyglass W164a : This comes from the fact the concerto message width is less than the fid width which is fixed</p><p>[181E]   W164a Error    ioaiu_control_a.v 3952  10 LHS: 'n_mrr0_tid' width 5 is less than RHS: '{(t_of_stash[0] ? t_oc_stashnid[w_of_oid] : t_st_said[w_cs_sid]) ,{ PIDW{ 1'b0} } }' width 13 in assignment [Hierarchy: ':gen_wrapper:ncaiu0@ioaiu_top_a:ioaiu_core@ioaiu_core_a:ioaiu_control@ioaiu_control_a']</p><p>[2243]   W164a Error    ioaiu_control_a.v 3952  10 LHS: 'n_mrr0_tid' width 5 is less than RHS: '{(t_of_stash[0] ? t_oc_stashnid[w_of_oid] : t_st_said[w_cs_sid]) ,{ PIDW{ 1'b0} } }' width 13 in assignment [Hierarchy: ':gen_wrapper:ncaiu3@ioaiu_top_c:ioaiu_core@ioaiu_core_a:ioaiu_control@ioaiu_control_a']</p><p>...</p><p><br/></p><p>// Spyglass W164a : top bits of addr isnt used so even if its cut off it wont matter</p><p>[1822]   W164a Error    ioaiu_control_a.v 6410  10 LHS: 't_dvm_addr_e0' width 48 is less than RHS: 't_st_addr[w_crq_sid]' width 49 in assignment [Hierarchy: ':gen_wrapper:ncaiu0@ioaiu_top_a:ioaiu_core@ioaiu_core_a:ioaiu_control@ioaiu_control_a']</p><p>[2247]   W164a Error    ioaiu_control_a.v 6410  10 LHS: 't_dvm_addr_e0' width 48 is less than RHS: 't_st_addr[w_crq_sid]' width 49 in assignment [Hierarchy: ':gen_wrapper:ncaiu3@ioaiu_top_c:ioaiu_core@ioaiu_core_a:ioaiu_control@ioaiu_control_a']</p><p>...</p><p><br/></p><p>// Spyglass W164a : mpf1 bottom bits will contain the stash id      </p><p>[1825]   W164a Error    ioaiu_control_a.v 6566  10 LHS: 'q_oc_stashnid[i]' width 4 is less than RHS: 'w_src_mpf1' width 12 in assignment [Hierarchy: ':gen_wrapper:ncaiu0@ioaiu_top_a:ioaiu_core@ioaiu_core_a:ioaiu_control@ioaiu_control_a:\g_stash.g_stash0[0] ']</p><p>[224A]   W164a Error    ioaiu_control_a.v 6566  10 LHS: 'q_oc_stashnid[i]' width 4 is less than RHS: 'w_src_mpf1' width 12 in assignment [Hierarchy: ':gen_wrapper:ncaiu3@ioaiu_top_c:ioaiu_core@ioaiu_core_a:ioaiu_control@ioaiu_control_a:\g_stash.g_stash0[0] ']</p><p>...</p><p><br/></p><p>// Spyglass W164a : mismatch between concerto message and what's needed.</p><p>[1824]   W164a Error    ioaiu_control_a.v 10045 10 LHS: 'w_srd_oid' width 5 is less than RHS: 'w_srm_rid' width 8 in assignment [Hierarchy: ':gen_wrapper:ncaiu0@ioaiu_top_a:ioaiu_core@ioaiu_core_a:ioaiu_control@ioaiu_control_a']</p><p>[2249]   W164a Error    ioaiu_control_a.v 10045 10 LHS: 'w_srd_oid' width 5 is less than RHS: 'w_srm_rid' width 8 in assignment [Hierarchy: ':gen_wrapper:ncaiu3@ioaiu_top_c:ioaiu_core@ioaiu_core_a:ioaiu_control@ioaiu_control_a']</p><p>...</p><p><br/></p><p>Documented this by adding a comment with &quot;FIXME for 3.4&quot; so we don't lose it</p><p><br/></p><p>---------------------------</p><p>Rest of the errors are reviewed and the waivers are inline in the code.</p><p><br/></p>