$date
2026-02-18T06:03+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module XGate2QubitVector16bit $end
 $var wire 1 # io_out_valid $end
 $var wire 16 * io_in_QSV_0_0 $end
 $var wire 16 , io_in_QSV_0_1 $end
 $var wire 16 . io_out_QSV_3_0 $end
 $var wire 16 0 io_out_QSV_3_1 $end
 $var wire 1 2 reset $end
 $var wire 1 ; io_in_valid $end
 $var wire 16 ? io_in_QSV_3_0 $end
 $var wire 16 @ io_in_QSV_3_1 $end
 $var wire 16 D io_out_QSV_0_0 $end
 $var wire 16 F io_out_QSV_0_1 $end
 $var wire 16 V io_in_QSV_2_1 $end
 $var wire 1 W clock $end
 $var wire 16 X io_in_QSV_2_0 $end
 $var wire 16 Z io_out_QSV_1_1 $end
 $var wire 16 ] io_out_QSV_1_0 $end
 $var wire 16 h io_in_QSV_1_0 $end
 $var wire 16 i io_in_QSV_1_1 $end
 $var wire 1 j gate_0 $end
 $var wire 16 k io_out_QSV_2_0 $end
 $var wire 1 l gate_1 $end
 $var wire 16 n io_out_QSV_2_1 $end
  $scope module gate_1.gate $end
  $upscope $end
  $scope module gate_0.gate $end
  $upscope $end
  $scope module gate_0 $end
   $var wire 1 % clock $end
   $var wire 1 6 io_out_valid $end
   $var wire 16 8 io_in_QSV_1_1 $end
   $var wire 16 : io_in_QSV_1_0 $end
   $var wire 1 J gate $end
   $var wire 16 M io_in_QSV_0_1 $end
   $var wire 16 N io_in_QSV_0_0 $end
   $var wire 1 O reset $end
   $var wire 16 U io_out_QSV_1_1 $end
   $var wire 16 Y io_out_QSV_0_0 $end
   $var wire 16 [ io_out_QSV_0_1 $end
   $var wire 1 a io_in_valid $end
   $var wire 16 m io_out_QSV_1_0 $end
    $scope module gate $end
     $var wire 1 ! reset $end
     $var wire 1 $ delay $end
     $var wire 1 ' io_out_valid $end
     $var wire 16 - io_in_QSV_1_1 $end
     $var wire 16 / io_in_QSV_1_0 $end
     $var wire 16 3 reg_1_0 $end
     $var wire 16 5 reg_1_1 $end
     $var wire 1 = io_in_valid $end
     $var wire 16 C io_in_QSV_0_0 $end
     $var wire 16 E io_in_QSV_0_1 $end
     $var wire 1 R clock $end
     $var wire 16 S io_out_QSV_1_1 $end
     $var wire 16 T io_out_QSV_1_0 $end
     $var wire 16 f io_out_QSV_0_1 $end
     $var wire 16 g io_out_QSV_0_0 $end
     $var wire 16 q reg_0_0 $end
     $var wire 16 r reg_0_1 $end
    $upscope $end
  $upscope $end
  $scope module gate_1 $end
   $var wire 1 & reset $end
   $var wire 16 ( io_in_QSV_0_0 $end
   $var wire 16 ) io_in_QSV_0_1 $end
   $var wire 1 + gate $end
   $var wire 16 1 io_out_QSV_0_0 $end
   $var wire 16 4 io_out_QSV_0_1 $end
   $var wire 1 7 io_out_valid $end
   $var wire 16 > io_in_QSV_1_1 $end
   $var wire 16 A io_in_QSV_1_0 $end
   $var wire 16 H io_out_QSV_1_0 $end
   $var wire 16 I io_out_QSV_1_1 $end
   $var wire 1 P io_in_valid $end
   $var wire 1 ` clock $end
    $scope module gate $end
     $var wire 1 " io_out_valid $end
     $var wire 1 9 clock $end
     $var wire 1 < io_in_valid $end
     $var wire 16 B io_in_QSV_0_0 $end
     $var wire 16 G io_in_QSV_0_1 $end
     $var wire 16 K reg_0_1 $end
     $var wire 16 L reg_0_0 $end
     $var wire 16 Q io_out_QSV_1_1 $end
     $var wire 16 \ io_in_QSV_1_1 $end
     $var wire 16 ^ io_in_QSV_1_0 $end
     $var wire 1 _ reset $end
     $var wire 16 b io_out_QSV_1_0 $end
     $var wire 1 c delay $end
     $var wire 16 d reg_1_0 $end
     $var wire 16 e reg_1_1 $end
     $var wire 16 o io_out_QSV_0_0 $end
     $var wire 16 p io_out_QSV_0_1 $end
    $upscope $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
02
06
07
b0000000000000000 )
b0000000000000000 (
09
0;
b0000000000000000 -
0<
b0000000000000000 ,
0=
b0000000000000000 *
b0000000000000000 1
b0000000000000000 0
b0000000000000000 /
b0000000000000000 .
b0000000000000000 5
b0000000000000000 4
b0000000000000000 3
b0000000000000000 8
0J
b0000000000000000 :
0O
0P
0R
0W
0_
0`
0a
0c
0j
0l
b0000000000000000 ^
b0000000000000000 e
b0000000000000000 d
b0000000000000000 b
b0000000000000000 i
b0000000000000000 h
b0000000000000000 g
b0000000000000000 f
b0000000000000000 m
b0000000000000000 k
b0000000000000000 q
b0000000000000000 p
b0000000000000000 o
b0000000000000000 n
b0000000000000000 r
b0000000000000000 A
b0000000000000000 @
b0000000000000000 ?
b0000000000000000 >
b0000000000000000 E
b0000000000000000 D
b0000000000000000 C
b0000000000000000 B
b0000000000000000 I
b0000000000000000 H
b0000000000000000 G
b0000000000000000 F
b0000000000000000 M
b0000000000000000 L
b0000000000000000 K
b0000000000000000 Q
0!
0"
b0000000000000000 N
0#
b0000000000000000 U
0$
b0000000000000000 T
0%
b0000000000000000 S
0&
0'
b0000000000000000 Y
b0000000000000000 X
b0000000000000000 V
0+
b0000000000000000 ]
b0000000000000000 \
b0000000000000000 [
b0000000000000000 Z
$end
#0
1!
12
1&
1O
1_
#1
1`
1R
1%
1W
19
#6
0`
0!
02
0R
0%
0&
0W
09
0O
0_
#11
1`
1R
1%
1W
19
#16
0`
1a
b0100000000000000 C
0%
b0100000000000000 *
b0100000000000000 N
1P
0R
0W
09
1;
1<
1=
#21
1`
b0100000000000000 q
1R
b0100000000000000 T
1%
1W
19
b0100000000000000 ]
b0100000000000000 m
#26
0`
0R
0%
0W
09
#31
1`
1R
1%
1W
19
#36
0`
0R
0%
0W
09
#41
1`
1R
1%
1W
19
#46
0`
0R
0%
0W
09
#51
1`
1R
1%
1W
19
#56
0W
