INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol rxdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:34]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:46]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:48]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:135]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:149]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:152]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:153]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:77]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:79]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:90]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:358]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/New folder/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
