# vsim -c -classdebug -voptargs="+acc" "+UVM_TESTNAME=test_no_1" "+UVM_VERBOSITY=LOW" -wlf wave/wave_test_no_1.wlf work.testbench -do "log -r /*; coverage save -onexit ucdb/ucdb_test_no_1.ucdb; run -all; quit -f; exit" 
# Start time: 15:34:48 on Mar 15,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.port_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.base_pack(fast)
# Loading work.config_pack(fast)
# Loading work.item_pack(fast)
# Loading work.port_agent_pack(fast)
# Loading work.memory_interface(fast)
# Loading work.memory_agent_pack(fast)
# Loading work.control_interface(fast)
# Loading work.control_agent_pack(fast)
# Loading work.reset_interface(fast)
# Loading work.reset_agent_pack(fast)
# Loading work.seq_pack(fast)
# Loading work.env_pack(fast)
# Loading work.test_pack(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.testbench(fast)
# Loading work.reset_interface_sv_unit(fast)
# Loading work.reset_interface(fast)
# Loading work.memory_interface_sv_unit(fast)
# Loading work.memory_interface(fast)
# Loading work.control_interface_sv_unit(fast)
# Loading work.control_interface(fast)
# Loading work.port_interface_sv_unit(fast)
# Loading work.port_interface(fast)
# Loading work.switch_top(fast)
# Loading work.reg_top(fast)
# Loading work.reg_rtl(fast)
# Loading work.reg_decoder(fast)
# Loading work.port_top(fast)
# Loading work.fifo(fast)
# Loading work.fsm_in_top(fast)
# Loading work.watchdog(fast)
# Loading work.fsm_in(fast)
# Loading work.fsm_out_top(fast)
# Loading work.fsm_out(fast)
# Loading work.reg_top(fast__1)
# Loading work.reg_decoder(fast__1)
# Loading work.reg_top(fast__2)
# Loading work.reg_decoder(fast__2)
# Loading work.reg_top(fast__3)
# Loading work.reg_decoder(fast__3)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /opt/questa/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# log -r /*
#  coverage save -onexit ucdb/ucdb_test_no_1.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test test_no_1...
# Warning: In instance '\/env_pack::coverage::event_cvg ' the 'option.per_instance' is set to '0' (false). Assignment to members 'weight', 'goal' and 'comment' of 'option' would not have any effect.
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------
# Name                         Type                        Size  Value
# --------------------------------------------------------------------
# uvm_test_top                 test_no_1                   -     @496 
#   env                        environment                 -     @507 
#     cov                      coverage                    -     @729 
#       an_port_control        uvm_analysis_imp_control    -     @768 
#       an_port_memory         uvm_analysis_imp_memory     -     @784 
#       an_port_port_0         uvm_analysis_imp_port_0     -     @736 
#       an_port_port_1         uvm_analysis_imp_port_1     -     @744 
#       an_port_port_2         uvm_analysis_imp_port_2     -     @752 
#       an_port_port_3         uvm_analysis_imp_port_3     -     @760 
#       an_port_reset          uvm_analysis_imp_reset      -     @776 
#     ctrl_agent               control_agent               -     @599 
#       control_agent_driver   control_driver              -     @935 
#         rsp_port             uvm_analysis_port           -     @950 
#         seq_item_port        uvm_seq_item_pull_port      -     @942 
#       control_agent_monitor  control_monitor             -     @958 
#         mon_an_port          uvm_analysis_port           -     @978 
#       control_agent_seqr     uvm_sequencer               -     @826 
#         rsp_export           uvm_analysis_export         -     @833 
#         seq_item_export      uvm_seq_item_pull_imp       -     @927 
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     mem_agent                memory_agent                -     @606 
#       memory_agent_driver    memory_driver               -     @1103
#         rsp_port             uvm_analysis_port           -     @1118
#         seq_item_port        uvm_seq_item_pull_port      -     @1110
#       memory_agent_monitor   memory_monitor              -     @1126
#         mon_an_port          uvm_analysis_port           -     @1150
#       memory_agent_seqr      uvm_sequencer               -     @994 
#         rsp_export           uvm_analysis_export         -     @1001
#         seq_item_export      uvm_seq_item_pull_imp       -     @1095
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_0_agent             port_agent                  -     @552 
#       port_0_driver          port_driver                 -     @1331
#         rsp_port             uvm_analysis_port           -     @1346
#         seq_item_port        uvm_seq_item_pull_port      -     @1338
#       port_0_monitor         port_monitor                -     @1356
#         mon_an_port          uvm_analysis_port           -     @1373
#       port_0_seqr            port_sequencer              -     @1167
#         export_port          uvm_analysis_export         -     @1276
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1284
#           analysis_export    uvm_analysis_imp            -     @1323
#           get_ap             uvm_analysis_port           -     @1315
#           get_peek_export    uvm_get_peek_imp            -     @1299
#           put_ap             uvm_analysis_port           -     @1307
#           put_export         uvm_put_imp                 -     @1291
#         rsp_export           uvm_analysis_export         -     @1174
#         seq_item_export      uvm_seq_item_pull_imp       -     @1268
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_1_agent             port_agent                  -     @560 
#       port_1_driver          port_driver                 -     @1554
#         rsp_port             uvm_analysis_port           -     @1569
#         seq_item_port        uvm_seq_item_pull_port      -     @1561
#       port_1_monitor         port_monitor                -     @1579
#         mon_an_port          uvm_analysis_port           -     @1596
#       port_1_seqr            port_sequencer              -     @1390
#         export_port          uvm_analysis_export         -     @1499
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1507
#           analysis_export    uvm_analysis_imp            -     @1546
#           get_ap             uvm_analysis_port           -     @1538
#           get_peek_export    uvm_get_peek_imp            -     @1522
#           put_ap             uvm_analysis_port           -     @1530
#           put_export         uvm_put_imp                 -     @1514
#         rsp_export           uvm_analysis_export         -     @1397
#         seq_item_export      uvm_seq_item_pull_imp       -     @1491
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_2_agent             port_agent                  -     @568 
#       port_2_driver          port_driver                 -     @1777
#         rsp_port             uvm_analysis_port           -     @1792
#         seq_item_port        uvm_seq_item_pull_port      -     @1784
#       port_2_monitor         port_monitor                -     @1802
#         mon_an_port          uvm_analysis_port           -     @1819
#       port_2_seqr            port_sequencer              -     @1613
#         export_port          uvm_analysis_export         -     @1722
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1730
#           analysis_export    uvm_analysis_imp            -     @1769
#           get_ap             uvm_analysis_port           -     @1761
#           get_peek_export    uvm_get_peek_imp            -     @1745
#           put_ap             uvm_analysis_port           -     @1753
#           put_export         uvm_put_imp                 -     @1737
#         rsp_export           uvm_analysis_export         -     @1620
#         seq_item_export      uvm_seq_item_pull_imp       -     @1714
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_3_agent             port_agent                  -     @576 
#       port_3_driver          port_driver                 -     @2000
#         rsp_port             uvm_analysis_port           -     @2015
#         seq_item_port        uvm_seq_item_pull_port      -     @2007
#       port_3_monitor         port_monitor                -     @2025
#         mon_an_port          uvm_analysis_port           -     @2042
#       port_3_seqr            port_sequencer              -     @1836
#         export_port          uvm_analysis_export         -     @1945
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1953
#           analysis_export    uvm_analysis_imp            -     @1992
#           get_ap             uvm_analysis_port           -     @1984
#           get_peek_export    uvm_get_peek_imp            -     @1968
#           put_ap             uvm_analysis_port           -     @1976
#           put_export         uvm_put_imp                 -     @1960
#         rsp_export           uvm_analysis_export         -     @1843
#         seq_item_export      uvm_seq_item_pull_imp       -     @1937
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     rst_agent                reset_agent                 -     @592 
#       reset_agent_driver     reset_driver                -     @2167
#         rsp_port             uvm_analysis_port           -     @2182
#         seq_item_port        uvm_seq_item_pull_port      -     @2174
#       reset_agent_monitor    reset_monitor               -     @2190
#         mon_an_port          uvm_analysis_port           -     @2210
#       reset_agent_seqr       uvm_sequencer               -     @2058
#         rsp_export           uvm_analysis_export         -     @2065
#         seq_item_export      uvm_seq_item_pull_imp       -     @2159
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     scb                      scoreboard                  -     @722 
#       an_port_control        uvm_analysis_imp_control    -     @2308
#       an_port_memory         uvm_analysis_imp_memory     -     @2324
#       an_port_port_0         uvm_analysis_imp_port_0     -     @2332
#       an_port_port_1         uvm_analysis_imp_port_1     -     @2340
#       an_port_port_2         uvm_analysis_imp_port_2     -     @2348
#       an_port_port_3         uvm_analysis_imp_port_3     -     @2356
#       an_port_reset          uvm_analysis_imp_reset      -     @2316
#     virtual_sequencer        virtual_sequencer           -     @613 
#       rsp_export             uvm_analysis_export         -     @620 
#       seq_item_export        uvm_seq_item_pull_imp       -     @714 
#       arbitration_queue      array                       0     -    
#       lock_queue             array                       0     -    
#       num_last_reqs          integral                    32    'd1  
#       num_last_rsps          integral                    32    'd1  
# --------------------------------------------------------------------
# 
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 5: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 15: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset active!
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 25: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 185: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ff.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 185: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ff.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 185: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received ff.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 205: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 6e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 205: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 6e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 205: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 6e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 215: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 51.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 215: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 51.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 215: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 51.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 225: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 2c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 225: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 2c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 225: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 2c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 235: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ea.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 235: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ea.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 235: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received ea.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 245: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received f2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 245: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received f2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 245: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received f2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 255: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 17.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 255: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 17.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 255: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 17.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 265: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received f7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 265: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received f7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 265: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received f7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 275: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 94.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 275: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 94.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 275: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 94.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 285: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 19.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 285: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 19.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 285: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 19.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 295: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 65.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 295: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 65.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 295: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 65.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 305: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 7b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 305: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 7b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 305: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 7b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 315: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 84.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 315: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 84.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 315: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 84.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 325: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 27.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 325: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 27.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 325: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 27.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 335: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 4d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 335: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 4d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 335: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 4d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 345: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 345: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 345: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 355: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 355: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 355: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received e1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 365: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 44.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 365: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 44.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 365: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 44.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 375: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received af.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 375: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received af.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 375: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received af.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 385: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 89.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 385: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 89.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 385: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 89.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 395: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received c4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 395: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received c4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 395: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received c4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 405: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 405: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 405: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received b0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 415: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 415: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 415: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received b5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 425: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 3b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 425: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 3b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 425: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 3b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 435: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 22.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 435: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 22.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 435: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 22.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 445: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 78.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 445: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 78.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 445: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 78.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 455: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 455: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 455: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 465: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 4f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 465: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 4f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 465: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 4f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 475: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 20.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 475: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 20.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 475: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 20.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 485: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received cf.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 485: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received cf.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 485: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received cf.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 495: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 32.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 495: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 32.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 495: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 32.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 505: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 505: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 505: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received a4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 515: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 515: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 515: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received b6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 525: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 3d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 525: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 3d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 525: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 3d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 535: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 6f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 535: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 6f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 535: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 6f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 545: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 545: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 545: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 555: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 5f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 555: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 5f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 555: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 5f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 565: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 5a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 565: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 5a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 565: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 5a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 585: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received cf.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 585: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received cf.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 585: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received cf.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 595: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 92.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 595: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 92.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 595: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 92.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 605: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received c3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 605: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received c3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 605: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received c3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 615: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 34.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 615: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 34.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 615: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 34.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 625: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 625: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 625: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 635: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 47.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 635: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 47.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 635: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 47.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 645: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 40.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 645: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 40.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 645: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 40.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 655: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 6e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 655: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 6e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 655: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 6e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 665: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 4c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 665: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 4c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 665: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 4c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 675: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 21.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 675: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 21.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 675: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 21.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 685: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 1b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 685: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 1b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 685: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 1b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 695: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 15.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 695: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 15.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 695: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 15.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 705: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 2c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 705: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 2c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 705: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 2c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 715: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received f1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 715: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received f1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 715: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received f1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 725: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received de.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 725: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received de.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 725: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received de.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 735: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 34.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 735: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 34.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 735: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 34.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 745: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 92.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 745: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 92.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 745: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 92.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 755: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 99.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 755: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 99.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 755: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 99.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 765: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 48.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 765: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 48.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 765: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 48.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 775: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 36.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 775: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 36.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 775: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 36.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 785: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received cb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 785: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received cb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 785: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received cb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 795: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received df.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 795: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received df.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 795: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received df.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 805: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 48.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 805: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 48.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 805: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 48.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 815: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received c8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 815: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received c8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 815: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received c8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 825: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 825: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 825: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received e8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 835: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received bc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 835: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received bc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 835: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received bc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 845: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received dd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 845: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received dd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 845: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received dd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 855: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received bf.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 855: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received bf.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 855: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received bf.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 865: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received c4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 865: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received c4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 865: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received c4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 875: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 875: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 875: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 885: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received f3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 885: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received f3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 885: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received f3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 895: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 895: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 895: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 905: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 33.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 905: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 33.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 905: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 33.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 915: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 915: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 915: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 925: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received aa.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 925: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received aa.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 925: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received aa.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 935: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 60.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 935: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 60.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 935: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 60.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 945: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 945: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 945: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received e8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 955: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 31.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 955: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 31.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 955: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 31.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 965: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 59.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 965: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 59.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 965: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 59.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 975: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 45.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 975: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 45.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 975: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 45.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 985: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 2e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 985: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 2e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 985: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 2e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 995: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 54.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 995: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 54.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 995: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 54.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1005: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1005: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1005: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1015: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 8a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1015: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 8a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1015: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 8a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1025: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ee.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1025: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ee.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1025: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received ee.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1035: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 55.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1035: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 55.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1035: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 55.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1145: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ff.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1145: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ff.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1145: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received ff.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1155: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 21.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1165: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1165: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1165: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received e2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1165: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received e2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1175: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1175: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1175: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received b9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1175: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received b9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1185: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 5d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1185: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 5d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1185: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 5d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1185: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 5d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1195: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 7f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1195: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 7f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1195: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 7f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1195: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 7f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1205: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 49.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1205: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 49.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1205: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 49.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1205: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 49.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1215: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 5d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1215: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 5d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1215: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 5d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1215: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 5d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1225: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 3b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1225: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 3b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1225: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 3b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1225: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 3b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1235: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ec.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1235: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ec.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1235: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received ec.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1235: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received ec.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1245: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 35.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1245: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 35.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1245: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 35.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1245: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 35.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1255: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 1a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1255: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 1a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1255: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 1a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1255: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 1a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1265: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received f2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1265: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received f2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1265: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received f2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1265: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received f2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1275: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 46.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1275: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 46.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1275: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 46.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1275: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 46.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1285: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received cc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1285: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received cc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1285: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received cc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1285: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received cc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1295: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received d0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1295: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received d0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1295: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received d0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1295: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received d0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1305: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 11.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1305: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 11.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1305: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 11.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1305: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 11.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1315: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 5f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1315: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 5f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1315: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 5f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1315: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 5f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1325: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received f6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1325: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received f6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1325: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received f6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1325: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received f6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1335: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received d6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1335: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received d6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1335: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received d6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1335: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received d6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1345: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 21.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1345: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 21.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1345: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 21.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1345: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 21.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1355: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 42.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1355: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 42.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1355: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 42.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1355: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 42.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1365: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received bb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1365: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received bb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1365: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received bb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1365: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received bb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1375: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received d5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1375: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received d5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1375: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received d5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1375: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received d5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1385: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 43.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1385: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 43.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1385: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 43.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1385: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 43.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1395: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 51.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1395: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 51.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1395: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 51.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1395: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 51.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1405: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received c9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1405: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received c9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1405: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received c9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1405: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received c9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1415: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1415: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1415: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received e8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1415: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received e8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1425: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1425: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1425: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1425: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1435: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1435: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1435: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1435: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1445: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 69.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1445: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 69.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1445: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 69.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1445: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 69.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1455: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 31.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1455: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 31.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1455: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 31.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1455: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 31.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1465: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1465: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1465: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1465: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1475: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 73.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1475: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 73.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1475: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 73.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1475: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 73.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1485: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 21.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1485: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 21.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1485: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 21.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1485: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 21.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1495: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ba.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1495: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ba.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1495: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received ba.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1495: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received ba.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1505: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 3b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1505: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 3b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1505: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 3b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1505: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 3b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1515: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 70.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1515: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 70.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1515: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 70.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1515: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 70.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1525: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received fe.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1525: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received fe.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1525: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received fe.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1525: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received fe.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1535: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1535: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1535: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received b2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1535: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received b2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1545: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received eb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1545: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received eb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1545: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received eb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1545: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received eb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1555: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received dc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1555: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received dc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1555: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received dc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1555: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received dc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1565: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1565: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1565: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received a6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1565: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received a6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1575: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 48.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1575: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 48.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1575: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 48.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1575: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 48.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1585: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 69.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1585: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 69.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1585: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 69.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1585: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 69.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1595: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received d9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1595: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received d9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1595: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received d9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1595: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received d9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1605: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 78.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1605: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 78.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1605: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 78.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1605: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 78.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1615: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 39.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1615: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 39.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1615: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 39.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1615: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 39.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1625: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1625: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1625: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1625: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1635: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ed.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1635: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ed.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1635: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received ed.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1635: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received ed.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1645: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 61.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1645: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 61.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1645: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 61.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1645: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 61.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1655: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received fd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1655: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received fd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1655: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received fd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1655: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received fd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1665: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 47.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1665: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 47.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1665: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 47.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1665: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 47.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1675: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 11.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1675: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 11.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1675: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 11.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1675: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 11.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1685: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 5d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1685: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 5d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1685: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 5d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1685: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 5d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1695: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 8a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1695: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 8a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1695: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 8a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1695: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 8a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1705: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 3f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1705: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 3f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1705: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 3f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1705: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 3f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1715: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 70.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1715: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 70.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1715: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 70.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1715: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 70.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1725: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1725: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1725: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1725: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1735: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ad.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1735: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ad.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1735: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received ad.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1735: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received ad.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1745: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1745: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1745: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received b6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1745: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received b6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1755: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 32.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1755: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 32.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1755: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 32.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1755: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 32.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1765: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 31.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1765: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 31.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1765: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 31.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1765: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 31.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1775: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received f5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1775: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received f5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1775: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received f5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1775: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received f5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1785: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1785: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1785: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1785: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1795: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 6c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1795: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 6c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1795: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 6c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1795: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 6c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1805: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1805: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1805: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received b0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1805: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received b0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1815: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ca.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1815: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ca.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1815: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received ca.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1815: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received ca.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1825: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1825: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1825: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received a6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1825: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received a6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1835: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 9f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1835: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 9f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1835: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 9f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1835: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 9f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1845: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 51.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1845: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 51.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1845: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 51.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1845: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 51.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1855: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ac.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1855: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ac.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1855: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received ac.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1855: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received ac.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1865: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ee.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1865: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ee.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1865: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received ee.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1865: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received ee.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1875: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1875: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1875: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1875: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1885: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 10.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1885: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 10.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1885: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 10.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1885: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 10.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1895: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 79.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1895: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 79.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1895: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 79.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1895: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 79.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1905: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received f3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1905: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received f3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1905: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received f3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1905: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received f3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1915: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 17.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1915: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 17.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1915: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 17.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1915: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 17.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1925: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 94.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1925: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 94.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1925: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 94.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1925: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 94.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1935: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received f5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1935: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received f5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1935: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received f5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1935: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received f5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1945: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1945: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1945: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received a0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1945: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received a0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1955: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received fe.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1955: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received fe.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1955: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received fe.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1955: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received fe.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1965: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 1a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1965: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 1a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1965: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 1a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1965: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 1a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1975: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 1b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1975: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 1b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1975: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 1b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1975: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 1b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1985: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 43.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1985: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 43.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1985: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 43.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1985: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 43.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1995: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 97.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1995: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 97.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1995: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 97.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1995: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 97.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2005: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 3e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2005: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 3e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2005: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 3e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2005: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 3e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2015: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received f9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2015: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received f9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2015: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received f9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2015: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received f9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2025: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2025: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2025: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received e5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2025: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received e5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2035: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received d5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2035: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received d5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2035: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received d5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2035: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received d5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2045: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2045: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2045: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2045: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2055: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 38.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2055: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 38.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2055: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 38.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2055: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 38.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2065: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 9f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2065: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 9f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2065: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 9f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2065: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 9f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2075: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received c1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2075: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received c1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2075: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received c1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2075: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received c1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2085: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received bb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2085: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received bb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2085: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received bb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2085: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received bb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2095: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2095: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2095: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received e6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2095: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received e6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2105: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 86.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2105: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 86.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2105: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 86.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2105: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 86.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2115: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 2f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2115: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 2f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2115: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 2f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2115: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 2f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2125: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2125: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2125: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received a7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2125: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received a7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2135: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2135: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2135: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2135: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2145: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 99.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2145: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 99.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2145: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 99.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2145: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 99.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2155: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2155: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2155: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2155: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2165: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received d4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2165: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received d4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2165: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received d4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2165: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received d4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2175: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 17.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2175: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 17.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2175: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 17.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2175: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 17.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2185: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 7d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2185: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 7d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2185: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 7d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2185: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 7d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2195: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2195: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2195: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2195: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2205: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 7f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2205: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 7f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2205: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 7f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2205: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 7f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2215: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received cd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2215: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received cd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2215: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received cd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2215: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received cd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2225: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ce.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2225: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ce.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2225: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received ce.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2225: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received ce.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2235: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2235: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2235: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received b6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2235: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received b6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2245: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2245: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2245: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2245: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2255: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2255: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2255: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2255: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2265: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received cd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2265: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received cd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2265: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received cd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2265: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received cd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2275: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 4a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2275: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 4a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2275: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 4a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2275: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 4a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2285: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received bf.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2285: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received bf.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2285: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received bf.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2285: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received bf.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2295: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 78.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2295: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 78.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2295: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 78.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2295: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 78.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2305: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 22.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2305: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 22.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2305: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 22.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2305: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 22.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2315: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 26.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2315: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 26.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2315: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 26.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2315: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 26.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2325: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 79.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2325: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 79.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2325: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 79.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2325: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 79.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2335: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received df.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2335: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received df.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2335: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received df.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2335: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received df.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2345: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 29.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2345: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 29.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2345: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 29.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2345: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 29.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2355: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 77.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2355: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 77.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2355: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 77.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2355: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 77.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2365: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 56.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2365: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 56.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2365: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 56.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2365: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 56.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2375: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 6e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2375: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 6e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2375: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 6e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2375: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 6e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2385: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 34.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2385: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 34.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2385: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 34.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2385: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 34.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2395: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2395: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2395: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received a2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2395: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received a2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2405: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 8f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2405: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 8f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2405: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 8f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2405: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 8f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2415: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 1a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2415: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 1a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2415: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 1a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2415: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 1a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2425: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 29.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2425: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 29.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2425: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 29.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2425: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 29.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2435: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2435: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2435: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received a3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2435: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received a3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2445: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 9f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2445: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 9f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2445: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 9f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2445: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 9f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2455: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received fa.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2455: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received fa.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2455: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received fa.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2455: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received fa.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2465: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 95.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2465: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 95.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2465: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 95.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2465: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 95.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2475: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 12.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2475: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 12.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2475: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 12.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2475: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 12.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2485: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2485: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2485: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received b9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2485: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received b9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2495: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 65.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2495: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 65.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2495: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 65.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2495: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 65.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2505: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 94.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2505: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 94.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2505: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 94.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2505: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 94.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2515: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received c6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2515: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received c6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2515: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received c6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2515: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received c6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2525: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 50.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2525: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 50.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2525: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 50.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2525: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 50.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2535: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 58.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2535: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 58.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2535: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 58.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2535: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 58.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2545: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 58.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2545: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 58.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2545: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 58.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2545: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 58.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2555: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 4e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2555: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 4e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2555: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 4e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2555: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 4e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2565: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2565: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2565: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2565: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2575: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 29.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2575: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 29.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2575: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 29.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2575: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 29.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2585: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2585: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2585: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received e1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2585: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received e1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2595: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 47.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2595: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 47.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2595: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 47.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2595: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 47.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2605: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 5c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2605: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 5c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2605: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 5c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2605: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 5c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2615: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received c4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2615: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received c4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2615: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received c4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2615: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received c4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2625: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received c0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2625: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received c0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2625: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received c0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2625: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received c0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2635: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 69.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2635: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 69.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2635: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 69.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2635: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 69.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2645: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2645: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2645: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received a3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2645: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received a3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2655: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 99.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2655: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 99.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2655: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 99.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2655: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 99.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2665: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received d1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2665: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received d1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2665: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received d1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2665: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received d1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2675: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2675: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2675: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2675: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2685: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 42.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2685: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 42.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2685: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 42.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2685: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 42.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2695: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received c1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2695: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received c1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2695: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received c1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2695: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received c1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2705: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2705: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2705: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received e2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2705: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received e2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2715: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received cb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2715: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received cb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2715: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received cb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2715: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received cb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2725: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received fc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2725: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received fc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2725: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received fc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2725: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received fc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2735: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2735: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2735: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2735: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2745: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 29.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2745: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 29.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2745: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 29.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2745: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 29.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2755: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 76.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2755: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 76.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2755: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 76.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2755: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 76.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2765: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2765: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2765: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received b6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2765: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received b6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2775: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 52.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2775: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 52.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2775: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 52.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2775: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 52.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2785: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2785: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2785: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received b3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2785: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received b3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2795: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 79.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2795: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 79.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2795: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 79.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2795: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 79.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2805: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 41.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2805: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 41.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2805: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 41.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2805: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 41.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2815: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 1e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2815: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 1e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2815: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 1e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2815: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 1e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2825: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 69.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2825: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 69.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2825: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 69.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2825: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 69.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2835: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2835: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2835: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received e4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2835: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received e4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2845: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 66.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2845: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 66.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2845: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 66.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2845: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 66.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2855: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 6a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2855: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 6a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2855: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 6a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2855: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 6a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2865: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received d6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2865: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received d6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2865: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received d6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2865: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received d6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2875: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received f6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2875: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received f6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2875: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received f6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2875: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received f6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2885: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 26.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2885: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 26.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2885: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 26.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2885: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 26.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2895: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 58.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2895: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 58.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2895: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 58.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2895: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 58.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2905: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 7f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2905: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 7f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2905: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 7f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2905: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 7f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2915: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 5c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2915: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 5c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2915: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 5c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2915: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 5c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2925: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 62.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2925: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 62.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2925: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 62.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2925: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 62.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2935: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 98.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2935: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 98.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2935: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 98.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2935: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 98.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2945: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2945: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2945: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2945: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2955: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 12.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2955: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 12.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2955: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 12.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2955: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 12.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2965: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 8f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2965: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 8f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2965: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 8f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2965: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 8f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2975: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 43.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2975: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 43.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2975: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 43.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2975: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 43.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2985: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received de.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2985: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received de.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2985: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received de.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2985: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received de.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2995: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received bf.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2995: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received bf.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2995: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received bf.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2995: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received bf.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3005: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received be.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3005: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received be.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3005: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received be.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3005: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received be.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3015: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 68.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3015: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 68.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3015: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 68.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3015: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 68.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3025: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3025: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3025: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3025: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3035: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 55.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3035: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 55.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3035: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 55.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3035: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 0; received 55.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3145: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ff.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3155: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 23.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3165: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 31.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3165: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 31.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3175: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received bc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3175: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received bc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3185: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3185: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3195: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 4c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3195: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 4c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3205: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 27.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3205: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 27.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3215: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3215: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3225: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 2b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3225: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 2b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3235: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ab.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3235: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ab.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3245: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 29.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3245: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 29.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3255: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3255: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3265: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 5b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3265: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 5b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3275: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received be.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3275: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received be.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3285: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 94.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3285: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 94.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3295: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received de.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3295: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received de.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3305: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 5b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3305: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 5b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3315: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 4d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3315: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 4d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3325: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 5e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3325: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 5e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3335: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 73.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3335: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 73.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3345: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 14.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3345: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 14.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3355: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 59.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3355: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 59.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3365: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 69.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3365: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 69.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3375: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 87.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3375: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 87.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3385: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 15.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3385: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 15.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3395: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3395: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3405: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 33.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3405: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 33.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3415: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3415: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3425: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 28.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3425: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 28.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3435: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 8d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3435: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 8d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3445: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ca.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3445: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ca.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3455: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received f7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3455: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received f7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3465: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 3f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3465: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 3f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3475: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 23.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3475: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 23.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3485: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 43.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3485: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 43.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3495: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 98.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3495: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 98.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3505: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ee.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3505: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ee.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3515: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3515: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3525: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 22.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3525: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 22.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3535: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received de.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3535: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received de.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3545: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3545: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3555: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3555: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3565: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 33.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3565: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 33.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3575: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received d3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3575: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received d3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3585: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3585: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3595: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 4b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3595: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 4b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3605: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3605: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3615: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 13.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3615: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 13.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3625: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 33.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3625: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 33.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3635: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 6a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3635: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 6a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3645: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 62.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3645: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 62.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3655: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 39.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3655: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 39.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3665: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received fb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3665: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received fb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3675: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received d7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3675: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received d7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3685: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 23.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3685: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 23.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3695: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 50.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3695: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 50.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3705: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3705: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3715: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ad.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3715: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ad.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3725: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 93.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3725: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 93.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3735: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 18.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3735: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 18.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3745: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3745: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3755: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3755: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3765: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 8a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3765: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 8a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3775: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 36.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3775: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 36.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3785: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 57.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3785: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 57.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3795: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ce.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3795: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ce.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3805: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ca.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3805: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ca.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3815: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received eb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3815: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received eb.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3825: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 87.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3825: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 87.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3835: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received d9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3835: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received d9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3845: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 93.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3845: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 93.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3855: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received f6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3855: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received f6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3865: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 39.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3865: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 39.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3875: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received c9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3875: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received c9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3885: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received d8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3885: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received d8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3895: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 97.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3895: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 97.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3905: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received d0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3905: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received d0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3915: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ba.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3915: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ba.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3925: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3925: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3935: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3935: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3945: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3945: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3955: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3955: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3965: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received c0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3965: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received c0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3975: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 25.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3975: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 25.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3985: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 13.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3985: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 13.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3995: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 83.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 3995: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 83.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4005: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 33.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4005: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 33.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4015: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received c4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4015: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received c4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4025: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 7b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4025: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 7b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4035: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 3e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4035: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 3e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4045: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4045: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4055: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4055: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4065: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4065: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4075: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4075: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4085: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 7e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4085: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 7e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4095: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 7a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4095: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 7a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4105: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4105: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4115: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 17.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4115: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 17.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4125: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4125: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4135: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ba.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4135: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ba.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4145: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 4a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4145: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 4a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4155: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 61.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4155: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 61.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4165: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 90.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4165: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 90.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4175: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 9e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4175: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 9e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4185: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4185: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4195: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4195: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4205: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 10.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4205: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 10.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4215: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4215: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4225: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received f1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4225: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received f1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4235: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received f7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4235: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received f7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4245: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received f5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4245: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received f5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4255: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 66.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4255: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 66.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4265: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 19.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4265: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 19.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4275: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received df.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4275: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received df.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4285: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 9e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4285: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 9e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4295: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4295: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4305: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 16.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4305: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 16.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4315: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 66.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4315: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 66.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4325: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 8e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4325: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 8e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4335: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 78.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4335: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 78.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4345: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 83.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4345: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 83.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4355: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 3b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4355: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 3b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4365: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received cc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4365: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received cc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4375: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 63.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4375: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 63.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4385: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 1a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4385: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 1a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4395: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 2e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4395: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 2e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4405: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 86.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4405: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 86.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4415: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 24.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4415: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 24.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4425: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4425: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 6.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4435: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ad.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4435: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ad.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4445: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 4d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4445: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 4d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4455: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4455: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4465: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4465: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received bd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4475: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4475: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4485: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 1c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4485: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 1c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4495: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received c3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4495: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received c3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4505: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received f0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4505: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received f0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4515: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4515: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4525: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 88.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4525: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 88.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4535: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received d2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4535: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received d2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4545: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4545: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4555: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4555: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4565: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received d9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4565: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received d9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4575: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received bf.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4575: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received bf.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4585: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 34.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4585: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 34.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4595: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4595: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4605: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4605: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4615: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 5b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4615: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 5b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4625: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 40.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4625: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 40.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4635: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received de.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4635: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received de.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4645: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 99.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4645: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 99.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4655: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received da.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4655: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received da.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4665: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 23.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4665: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 23.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4675: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 22.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4675: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 22.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4685: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 71.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4685: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 71.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4695: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ba.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4695: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ba.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4705: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 5f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4705: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 5f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4715: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 7f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4715: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 7f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4725: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 7c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4725: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 7c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4735: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4735: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4745: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4745: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4755: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ac.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4755: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received ac.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4765: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 80.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4765: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 80.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4775: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received d3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4775: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received d3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4785: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 7f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4785: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 7f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4795: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 86.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4795: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 86.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4805: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 28.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4805: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 28.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4815: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4815: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4825: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 78.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4825: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 78.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4835: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 97.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4835: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 97.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4845: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received e3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4845: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received e3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4855: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4855: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4865: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4865: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4875: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received fc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4875: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received fc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4885: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 1f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4885: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 1f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4895: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received a5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4895: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received a5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4905: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received b4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4905: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received b4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4915: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 30.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4915: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 30.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4925: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received c0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4925: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received c0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4935: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received c9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4935: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received c9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4945: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 4d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4945: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 4d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4955: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 40.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4955: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 40.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4965: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 44.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4965: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 44.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4975: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 59.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4975: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 59.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4985: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 95.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4985: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 95.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4995: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 67.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 4995: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 67.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 5005: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 41.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 5005: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 41.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 5015: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 5b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 5015: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 5b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 5025: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 72.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 5025: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 72.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 5035: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 9d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 5035: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 9d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 5045: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 5045: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 5055: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 4a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 5055: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 4a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 5065: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 55.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 5065: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected 0; received 55.
# UVM_INFO src/test/environment/scoreboard.svh(352) @ 6635: uvm_test_top.env.scb [scb] MISS packet nr 1 read from port 0.
# UVM_INFO src/test/environment/scoreboard.svh(352) @ 6635: uvm_test_top.env.scb [scb] MISS packet nr 2 read from port 2.
# UVM_INFO src/test/environment/scoreboard.svh(371) @ 6635: uvm_test_top.env.scb [scb] There are 2 left packets on port 1.
# UVM_INFO src/test/environment/scoreboard.svh(371) @ 6635: uvm_test_top.env.scb [scb] There are 2 left packets on port 2.
# UVM_INFO src/test/environment/scoreboard.svh(371) @ 6635: uvm_test_top.env.scb [scb] There are 3 left packets on port 3.
# UVM_INFO src/test/environment/coverage/coverage.svh(142) @ 6635: uvm_test_top.env.cov [cov] Ports coverage   = 100.00%
# UVM_INFO src/test/environment/coverage/coverage.svh(143) @ 6635: uvm_test_top.env.cov [cov] Memory coverage  = 73.96%
# UVM_INFO src/test/environment/coverage/coverage.svh(144) @ 6635: uvm_test_top.env.cov [cov] Control coverage = 75.00%
# UVM_INFO src/test/environment/coverage/coverage.svh(145) @ 6635: uvm_test_top.env.cov [cov] Data coverage    = 62.22%
# UVM_INFO src/test/environment/coverage/coverage.svh(146) @ 6635: uvm_test_top.env.cov [cov] Event coverage   = 43.95%
# UVM_INFO src/test/environment/scoreboard.svh(381) @ 6635: uvm_test_top.env.scb [scb] There were 8 memory write accesses: INCORRECT/CORRECT: 0/8.
# UVM_INFO src/test/environment/scoreboard.svh(382) @ 6635: uvm_test_top.env.scb [scb] There were 0 memory read accesses: INCORRECT/CORRECT: 0/0.
# UVM_INFO src/test/environment/scoreboard.svh(383) @ 6635: uvm_test_top.env.scb [scb] There were 3 sent packets: INCORRECT/CORRECT STRUCTURE: 0/3.
# UVM_INFO src/test/environment/scoreboard.svh(384) @ 6635: uvm_test_top.env.scb [scb] There were 0 dropped packets.
# UVM_INFO src/test/environment/scoreboard.svh(386) @ 6635: uvm_test_top.env.scb [scb] ON PORT 0:
# UVM_INFO src/test/environment/scoreboard.svh(387) @ 6635: uvm_test_top.env.scb [scb] There were 2 received packets: MISSED/MATCHED: 1/1.
# UVM_INFO src/test/environment/scoreboard.svh(388) @ 6635: uvm_test_top.env.scb [scb] There were 0 left packets.
# UVM_INFO src/test/environment/scoreboard.svh(389) @ 6635: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 189/89.
# UVM_INFO src/test/environment/scoreboard.svh(386) @ 6635: uvm_test_top.env.scb [scb] ON PORT 1:
# UVM_INFO src/test/environment/scoreboard.svh(387) @ 6635: uvm_test_top.env.scb [scb] There were 2 received packets: MISSED/MATCHED: 0/2.
# UVM_INFO src/test/environment/scoreboard.svh(388) @ 6635: uvm_test_top.env.scb [scb] There were 1 left packets.
# UVM_INFO src/test/environment/scoreboard.svh(389) @ 6635: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 273/5.
# UVM_INFO src/test/environment/scoreboard.svh(386) @ 6635: uvm_test_top.env.scb [scb] ON PORT 2:
# UVM_INFO src/test/environment/scoreboard.svh(387) @ 6635: uvm_test_top.env.scb [scb] There were 3 received packets: MISSED/MATCHED: 1/2.
# UVM_INFO src/test/environment/scoreboard.svh(388) @ 6635: uvm_test_top.env.scb [scb] There were 1 left packets.
# UVM_INFO src/test/environment/scoreboard.svh(389) @ 6635: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 465/7.
# UVM_INFO src/test/environment/scoreboard.svh(386) @ 6635: uvm_test_top.env.scb [scb] ON PORT 3:
# UVM_INFO src/test/environment/scoreboard.svh(387) @ 6635: uvm_test_top.env.scb [scb] There were 3 received packets: MISSED/MATCHED: 0/3.
# UVM_INFO src/test/environment/scoreboard.svh(388) @ 6635: uvm_test_top.env.scb [scb] There were 1 left packets.
# UVM_INFO src/test/environment/scoreboard.svh(389) @ 6635: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 465/7.
# UVM_INFO src/test/environment/scoreboard.svh(391) @ 6635: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 1392/108.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 1428
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [UVMTOP]     1
# [cov]     5
# [reset_agent_monitor]     3
# [scb]  1418
# ** Note: $finish    : /opt/questa/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6635 ns  Iteration: 96  Instance: /testbench
# Saving coverage database on exit...
# End time: 15:34:53 on Mar 15,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 1
