//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-35059454
// Cuda compilation tools, release 12.6, V12.6.85
// Based on NVVM 7.0.1
//

.version 8.5
.target sm_52
.address_size 64

	// .globl	_Z10matrix_mulPKiS0_Pii

.visible .entry _Z10matrix_mulPKiS0_Pii(
	.param .u64 _Z10matrix_mulPKiS0_Pii_param_0,
	.param .u64 _Z10matrix_mulPKiS0_Pii_param_1,
	.param .u64 _Z10matrix_mulPKiS0_Pii_param_2,
	.param .u32 _Z10matrix_mulPKiS0_Pii_param_3
)
{
	.reg .pred 	%p<9>;
	.reg .b32 	%r<58>;
	.reg .b64 	%rd<34>;


	ld.param.u64 	%rd18, [_Z10matrix_mulPKiS0_Pii_param_0];
	ld.param.u64 	%rd19, [_Z10matrix_mulPKiS0_Pii_param_1];
	ld.param.u64 	%rd17, [_Z10matrix_mulPKiS0_Pii_param_2];
	ld.param.u32 	%r20, [_Z10matrix_mulPKiS0_Pii_param_3];
	cvta.to.global.u64 	%rd1, %rd19;
	cvta.to.global.u64 	%rd2, %rd18;
	mov.u32 	%r21, %ntid.x;
	mov.u32 	%r22, %ctaid.x;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r21, %r23;
	div.s32 	%r1, %r24, %r20;
	mul.lo.s32 	%r25, %r1, %r20;
	sub.s32 	%r2, %r24, %r25;
	setp.ge.s32 	%p1, %r1, %r20;
	setp.lt.s32 	%p2, %r20, 0;
	or.pred  	%p3, %p2, %p1;
	@%p3 bra 	$L__BB0_9;

	setp.lt.s32 	%p4, %r20, 1;
	mov.u32 	%r57, 0;
	@%p4 bra 	$L__BB0_8;

	add.s32 	%r30, %r20, -1;
	and.b32  	%r56, %r20, 3;
	setp.lt.u32 	%p5, %r30, 3;
	mov.u32 	%r53, 0;
	mov.u32 	%r57, %r53;
	@%p5 bra 	$L__BB0_5;

	sub.s32 	%r51, %r20, %r56;
	mul.wide.s32 	%rd3, %r25, 4;
	mul.wide.s32 	%rd20, %r2, 4;
	add.s64 	%rd30, %rd1, %rd20;
	mul.wide.s32 	%rd5, %r20, 4;
	mov.u32 	%r53, 0;
	mov.u64 	%rd31, %rd2;

$L__BB0_4:
	add.s64 	%rd21, %rd31, %rd3;
	ld.global.u32 	%r33, [%rd30];
	ld.global.u32 	%r34, [%rd21];
	mad.lo.s32 	%r35, %r33, %r34, %r57;
	add.s64 	%rd22, %rd30, %rd5;
	ld.global.u32 	%r36, [%rd22];
	ld.global.u32 	%r37, [%rd21+4];
	mad.lo.s32 	%r38, %r36, %r37, %r35;
	add.s64 	%rd23, %rd22, %rd5;
	ld.global.u32 	%r39, [%rd23];
	ld.global.u32 	%r40, [%rd21+8];
	mad.lo.s32 	%r41, %r39, %r40, %r38;
	add.s64 	%rd24, %rd23, %rd5;
	add.s64 	%rd30, %rd24, %rd5;
	ld.global.u32 	%r42, [%rd24];
	ld.global.u32 	%r43, [%rd21+12];
	mad.lo.s32 	%r57, %r42, %r43, %r41;
	add.s32 	%r53, %r53, 4;
	add.s64 	%rd31, %rd31, 16;
	add.s32 	%r51, %r51, -4;
	setp.ne.s32 	%p6, %r51, 0;
	@%p6 bra 	$L__BB0_4;

$L__BB0_5:
	setp.eq.s32 	%p7, %r56, 0;
	@%p7 bra 	$L__BB0_8;

	mad.lo.s32 	%r44, %r53, %r20, %r2;
	mul.wide.s32 	%rd25, %r44, 4;
	add.s64 	%rd33, %rd1, %rd25;
	mul.wide.s32 	%rd11, %r20, 4;
	add.s32 	%r45, %r53, %r25;
	mul.wide.s32 	%rd26, %r45, 4;
	add.s64 	%rd32, %rd2, %rd26;

$L__BB0_7:
	.pragma "nounroll";
	ld.global.u32 	%r46, [%rd33];
	ld.global.u32 	%r47, [%rd32];
	mad.lo.s32 	%r57, %r46, %r47, %r57;
	add.s64 	%rd33, %rd33, %rd11;
	add.s64 	%rd32, %rd32, 4;
	add.s32 	%r56, %r56, -1;
	setp.ne.s32 	%p8, %r56, 0;
	@%p8 bra 	$L__BB0_7;

$L__BB0_8:
	add.s32 	%r48, %r25, %r2;
	cvta.to.global.u64 	%rd27, %rd17;
	mul.wide.s32 	%rd28, %r48, 4;
	add.s64 	%rd29, %rd27, %rd28;
	st.global.u32 	[%rd29], %r57;

$L__BB0_9:
	ret;

}

