INFO: [HLS 200-10] Running 'G:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Stepan' on host 'desktop-mgf3pmh' (Windows NT_amd64 version 6.2) on Thu Mar 21 17:14:25 +0300 2024
INFO: [HLS 200-10] In directory 'G:/Xilinx_lab/KP_502_7'
Sourcing Tcl script 'G:/Xilinx_lab/KP_502_7/kp_502_7/sol1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project kp_502_7 
INFO: [HLS 200-10] Opening project 'G:/Xilinx_lab/KP_502_7/kp_502_7'.
INFO: [HLS 200-1510] Running: set_top kp_502_7 
INFO: [HLS 200-1510] Running: add_files ./source/kp_502_7.cpp 
INFO: [HLS 200-10] Adding design file './source/kp_502_7.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb source/kp_502_7_test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'source/kp_502_7_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution sol1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'G:/Xilinx_lab/KP_502_7/kp_502_7/sol1'.
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 6ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_7 kp_502_7 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off kp_502_7/While 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../source/kp_502_7_test.cpp in debug mode
   Compiling ../../../../source/kp_502_7.cpp in debug mode
   Generating csim.exe
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_hotbm_apfixed.h:45:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:1065,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/utils/x_hls_utils.h:246:10: warning: 'hls_preserve' attribute directive ignored [-Wattributes]
 T reg(T d)
          ^
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_hotbm_apfixed.h:45:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:1065,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/utils/x_hls_utils.h:246:10: warning: 'hls_preserve' attribute directive ignored [-Wattributes]
 T reg(T d)
          ^
_________Pass_________!

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.577 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.098 seconds; peak allocated memory: 1.256 GB.
