Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec 23 15:40:01 2018
| Host         : MINADUKI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             174 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             118 |           16 |
| Yes          | No                    | No                     |             108 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+-------------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+----------------------+-------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                      | out/cnt[5]_i_1_n_0      |                2 |             10 |
|  CLK_IBUF_BUFG |                      | cnt/cnt_high[0]_i_1_n_0 |                7 |             54 |
|  CLK_IBUF_BUFG |                      | PWM_in_IBUF             |                7 |             54 |
|  CLK_IBUF_BUFG | cnt/loadbuffer_high  |                         |                5 |             54 |
|  CLK_IBUF_BUFG | cnt/loadbuffer_low_0 |                         |                6 |             54 |
|  CLK_IBUF_BUFG |                      |                         |               20 |            174 |
+----------------+----------------------+-------------------------+------------------+----------------+


