// Seed: 1129226220
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire [-1 : 1] id_5;
  assign id_2 = id_1;
  wire id_6;
  ;
endmodule
module module_1 (
    id_1,
    id_2
);
  output uwire id_2;
  input wire id_1;
  logic \id_3 ;
  ;
  assign \id_3 = id_1;
  module_0 modCall_1 (
      \id_3 ,
      \id_3 ,
      \id_3 ,
      \id_3
  );
  integer id_4, id_5;
  assign id_2 = -1'b0;
  assign id_4 = 1;
  assign id_5 = 1;
endmodule
