{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port sys_clk_n -pg 1 -y 1390 -defaultsOSRD
preplace port DDR -pg 1 -y 900 -defaultsOSRD
preplace port DVSAERAck_SBO_0 -pg 1 -y 1100 -defaultsOSRD
preplace port ChipBiasAddrSelect_SBO_0 -pg 1 -y 1020 -defaultsOSRD
preplace port sys_clk_p -pg 1 -y 1370 -defaultsOSRD
preplace port DVSAERReset_SBO_0 -pg 1 -y 1120 -defaultsOSRD
preplace port ChipBiasDiagSelect_SO_0 -pg 1 -y 1000 -defaultsOSRD
preplace port ChipBiasClock_CBO_0 -pg 1 -y 1040 -defaultsOSRD
preplace port ChipBiasEnable_SO_0 -pg 1 -y 980 -defaultsOSRD
preplace port ChipBiasBitIn_DO_0 -pg 1 -y 1060 -defaultsOSRD
preplace port DVSAERReq_ABI_0 -pg 1 -y 1240 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 1330 -defaultsOSRD
preplace port vid_hsync -pg 1 -y 660 -defaultsOSRD
preplace port ChipBiasLatch_SBO_0 -pg 1 -y 1080 -defaultsOSRD
preplace port rst_n -pg 1 -y 1560 -defaultsOSRD
preplace port vid_vsync -pg 1 -y 680 -defaultsOSRD
preplace portBus power_1v8_ctrl -pg 1 -y 1380 -defaultsOSRD
preplace portBus LEDs -pg 1 -y 1530 -defaultsOSRD
preplace portBus power_3v3_ctrl -pg 1 -y 1400 -defaultsOSRD
preplace portBus DVSAERData_AI_0 -pg 1 -y 1290 -defaultsOSRD
preplace portBus vid_data -pg 1 -y 640 -defaultsOSRD
preplace inst LEDShifter_0 -pg 1 -lvl 9 -y 1530 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 6 -y 700 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 8 -y 1390 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 5 -y 960 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -y 760 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 4 -y 980 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -y 260 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 5 -y 710 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 6 -y 1950 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 1140 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -y 1130 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 9 -y 1400 -defaultsOSRD
preplace inst c_counter_binary_0 -pg 1 -lvl 7 -y 1940 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 4 -y 1140 -defaultsOSRD
preplace inst axis_dwidth_converter_0 -pg 1 -lvl 6 -y 1480 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 8 -y 1620 -defaultsOSRD
preplace inst testAERDVSSM_0 -pg 1 -lvl 8 -y 1110 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 7 -y 1110 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 6 -y 320 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 700 -defaultsOSRD
preplace inst const_HIGH -pg 1 -lvl 5 -y 1110 -defaultsOSRD
preplace inst SFAST_process_data_0 -pg 1 -lvl 4 -y 440 -defaultsOSRD
preplace inst axi_fifo_mm_s_0 -pg 1 -lvl 7 -y 1640 -defaultsOSRD
preplace inst const_ZERO -pg 1 -lvl 5 -y 1230 -defaultsOSRD
preplace inst EVMUXDataToXYTSStream_0 -pg 1 -lvl 3 -y 810 -defaultsOSRD
preplace inst XYTSStreamToRawStream_0 -pg 1 -lvl 5 -y 290 -defaultsOSRD
preplace inst TxBufferBusy -pg 1 -lvl 7 -y 1810 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -y 1100 -defaultsOSRD
preplace inst eventStreamToConstEn_0 -pg 1 -lvl 3 -y 310 -defaultsOSRD
preplace inst const_VCC -pg 1 -lvl 2 -y 160 -defaultsOSRD
preplace netloc EVABMOFStream_0_xStreamOut_V_V 1 4 2 1910 10 2760
preplace netloc axi_vdma_0_M_AXI_MM2S 1 4 1 1940
preplace netloc eventStreamToConstEn_0_frameStream 1 3 3 1420 30 NJ 30 2720
preplace netloc dataReg_V 1 3 3 1410 590 NJ 590 2560J
preplace netloc testAERDVSSM_0_SPIMISO_DZO 1 6 3 3290J 1320 NJ 1320 4220
preplace netloc testAERDVSSM_0_ChipBiasAddrSelect_SBO 1 8 2 NJ 1020 NJ
preplace netloc util_vector_logic_0_Res 1 6 1 NJ
preplace netloc processing_system7_0_FIXED_IO 1 6 4 3300J 1330 NJ 1330 NJ 1330 NJ
preplace netloc EVABMOFStream_0_pixelDataStream_V_V 1 4 2 2000 570 2550
preplace netloc axi_vdma_0_M_AXI_S2MM 1 4 1 1950
preplace netloc axi_smc_M00_AXI 1 5 1 2620
preplace netloc testAERDVSSM_0_DVSAERAck_SBO 1 5 5 2760 890 NJ 890 NJ 890 4240 1100 NJ
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 730
preplace netloc XYTSStreamToRawStream_0_streamOut_V_V 1 5 1 2600
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 4 2 1940J 800 2640
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 5 410 1500 NJ 1500 NJ 1500 NJ 1500 NJ
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 2 780J 600 1330
preplace netloc testAERDVSSM_0_DVSAERReset_SBO 1 8 2 NJ 1120 NJ
preplace netloc v_tc_0_vtiming_out 1 5 1 2660
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 5 730 1570 NJ 1570 NJ 1570 NJ 1570 NJ
preplace netloc processing_system7_0_DDR 1 6 4 3310J 900 NJ 900 NJ 900 NJ
preplace netloc testAERDVSSM_0_ChipBiasEnable_SO 1 8 2 NJ 980 NJ
preplace netloc tsRegReg_V 1 3 3 1440 610 NJ 610 2580J
preplace netloc axi_fifo_mm_s_0_interrupt 1 5 3 2760 1400 NJ 1400 3700
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 750
preplace netloc testAERDVSSM_0_AERSMOutFifoData_DO 1 2 7 800 1020 1460J 910 1960J 830 2730 870 NJ 870 NJ 870 4230
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 50 1040 NJ 1040 NJ 1040 1360 1330 NJ 1330 NJ 1330 3220
preplace netloc c_counter_binary_0_THRESH0 1 5 3 2760 1870 NJ 1870 3760
preplace netloc xlslice_1_Dout 1 4 1 1930
preplace netloc EVMUXDataToXYTSStream_0_yStreamOut_V_V 1 3 1 1360
preplace netloc EVABMOFStream_0_tsStreamOut_V_V 1 4 2 1980 550 2530
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 6 390 450 740 580 1340 630 1970 1050 2670 1710 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 2 760 590 1400J
preplace netloc EVABMOFStream_0_polStreamOut_V_V 1 4 2 1990 560 2540
preplace netloc xlslice_0_Dout 1 8 1 4220J
preplace netloc testAERDVSSM_0_ChipBiasDiagSelect_SO 1 8 2 NJ 1000 NJ
preplace netloc axis_dwidth_converter_0_M_AXIS 1 6 1 3260
preplace netloc EVMUXDataToXYTSStream_0_xStreamOut_V_V 1 3 1 1350
preplace netloc sys_clk_p_0_1 1 0 9 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 3730J 1450 4220J
preplace netloc rst_n_0_1 1 0 9 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 3280 1510 3710 1550 NJ
preplace netloc polRegReg_V 1 3 3 1430 600 NJ 600 2610J
preplace netloc processing_system7_0_SPI0_MOSI_O 1 6 2 NJ 1030 3730
preplace netloc yRegReg_V 1 3 3 NJ 900 1950J 820 2590
preplace netloc XYTSStreamToRawStream_0_sentCnt_V 1 3 3 1450 580 NJ 580 2520
preplace netloc Net1 1 5 2 2750 1390 3270J
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 40 950 400 950 790 570 1470 620 2010 620 2630 1580 3310 1050 3700
preplace netloc processing_system7_0_FCLK_CLK1 1 3 4 1470 1040 2000 860 2690 840 3250
preplace netloc Net2 1 5 1 2580
preplace netloc processing_system7_0_FCLK_CLK2 1 6 1 3250
preplace netloc EVABMOFStream_0_yStreamOut_V_V 1 4 2 1920 20 2730
preplace netloc axi_fifo_mm_s_0_axi_str_rxd_tready 1 6 1 3320
preplace netloc testAERDVSSM_0_AERSMOutFifoWrite_SO 1 2 7 810 1030 1470J 920 1980J 840 2680 880 NJ 880 NJ 880 4210
preplace netloc util_vector_logic_1_Res 1 9 1 4540
preplace netloc processing_system7_0_SPI0_SCLK_O 1 6 2 NJ 1010 3750
preplace netloc TxBufferBusy_Res 1 7 1 3750
preplace netloc v_axi4s_vid_out_0_vid_data 1 6 4 NJ 640 NJ 640 NJ 640 NJ
preplace netloc testAERDVSSM_0_ChipBiasBitIn_DO 1 8 2 NJ 1060 NJ
preplace netloc util_vector_logic_3_Res 1 7 1 3720J
preplace netloc sys_clk_n_0_1 1 0 9 NJ 1390 NJ 1390 NJ 1390 NJ 1390 NJ 1390 2640J 1380 NJ 1380 3720J 1530 NJ
preplace netloc nonMonTSDiffFlgReg_V_ap_vld 1 5 1 2670
preplace netloc xRegReg_V 1 3 3 1330 890 1940J 810 2570J
preplace netloc LEDShifter_0_LEDs 1 9 1 NJ
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 4 2 1990 850 2650J
preplace netloc ps7_0_axi_periph_M05_AXI 1 2 1 N
preplace netloc processing_system7_0_SPI0_SS1_O 1 6 2 3280J 1040 N
preplace netloc nonMonTSDiffFlgReg_V 1 5 1 2620
preplace netloc DVSAERData_AI_0_1 1 0 8 NJ 1290 NJ 1290 NJ 1290 NJ 1290 NJ 1290 2710 1340 3260J 1300 3730J
preplace netloc testAERDVSSM_0_ChipBiasLatch_SBO 1 8 2 NJ 1080 NJ
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 4 3 2010 870 2700J 850 3230
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 6 4 NJ 660 NJ 660 NJ 660 NJ
preplace netloc EVMUXDataToXYTSStream_0_polStreamOut_V_V 1 3 1 1380
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 6 4 NJ 680 NJ 680 NJ 680 NJ
preplace netloc util_vector_logic_2_Res 1 8 1 4240
preplace netloc processing_system7_0_M_AXI_GP0 1 1 6 420 1310 NJ 1310 NJ 1310 NJ 1310 NJ 1310 3240
preplace netloc testAERDVSSM_0_ChipBiasClock_CBO 1 8 2 NJ 1040 NJ
preplace netloc const_VCC_dout 1 2 5 770 560 1390 1300 NJ 1300 2740J 860 3230
preplace netloc processing_system7_0_M_AXI_GP1 1 1 6 430 1320 NJ 1320 NJ 1320 NJ 1320 NJ 1320 3230
preplace netloc DVSAERReq_ABI_0_1 1 0 8 NJ 1240 NJ 1240 NJ 1240 NJ 1240 2010J 1170 2720 1350 3320J 1310 3740J
preplace netloc xlconstant_0_dout 1 2 1 750
preplace netloc axi_gpio_0_gpio_io_o 1 3 5 1330 1360 NJ 1360 NJ 1360 NJ 1360 3740J
preplace netloc EVMUXDataToXYTSStream_0_tsStreamOut_V_V 1 3 1 1370
levelinfo -pg 1 0 220 580 1060 1680 2270 2990 3510 3980 4390 4560 -top 0 -bot 2010
",
}
{
   da_axi4_cnt: "35",
   da_bram_cntlr_cnt: "3",
   da_clkrst_cnt: "9",
}
