{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707169627210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707169627210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 05 18:47:07 2024 " "Processing started: Mon Feb 05 18:47:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707169627210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707169627210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_nuevo -c cpu_nuevo " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_nuevo -c cpu_nuevo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707169627210 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1707169627639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arepos github/cpu_vhdl/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /arepos github/cpu_vhdl/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-estructural " "Found design unit 1: alu-estructural" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707169628094 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707169628094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707169628094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arepos github/cpu_vhdl/registro8b/registro8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /arepos github/cpu_vhdl/registro8b/registro8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro8b-estructural " "Found design unit 1: registro8b-estructural" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707169628096 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro8b " "Found entity 1: registro8b" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707169628096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707169628096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arepos github/cpu_vhdl/memoria8b/memoria8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /arepos github/cpu_vhdl/memoria8b/memoria8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria8b-estructural " "Found design unit 1: memoria8b-estructural" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/memoria8b/memoria8b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707169628099 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria8b " "Found entity 1: memoria8b" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/memoria8b/memoria8b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707169628099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707169628099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_nuevo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_nuevo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_nuevo-cpu " "Found design unit 1: cpu_nuevo-cpu" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707169628101 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_nuevo " "Found entity 1: cpu_nuevo" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707169628101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707169628101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_nuevo " "Elaborating entity \"cpu_nuevo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1707169628171 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_status cpu_nuevo.vhd(27) " "Verilog HDL or VHDL warning at cpu_nuevo.vhd(27): object \"out_status\" assigned a value but never read" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1707169628172 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "in_salida cpu_nuevo.vhd(27) " "VHDL Signal Declaration warning at cpu_nuevo.vhd(27): used implicit default value for signal \"in_salida\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1707169628173 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_salida cpu_nuevo.vhd(28) " "Verilog HDL or VHDL warning at cpu_nuevo.vhd(28): object \"out_salida\" assigned a value but never read" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1707169628173 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_pc cpu_nuevo.vhd(195) " "VHDL Process Statement warning at cpu_nuevo.vhd(195): signal \"en_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628178 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_pc cpu_nuevo.vhd(196) " "VHDL Process Statement warning at cpu_nuevo.vhd(196): signal \"wr_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628178 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_ram cpu_nuevo.vhd(197) " "VHDL Process Statement warning at cpu_nuevo.vhd(197): signal \"en_ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628178 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_ram cpu_nuevo.vhd(198) " "VHDL Process Statement warning at cpu_nuevo.vhd(198): signal \"wr_ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628178 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_ri cpu_nuevo.vhd(199) " "VHDL Process Statement warning at cpu_nuevo.vhd(199): signal \"en_ri\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628178 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_ri cpu_nuevo.vhd(200) " "VHDL Process Statement warning at cpu_nuevo.vhd(200): signal \"wr_ri\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628178 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_salida cpu_nuevo.vhd(201) " "VHDL Process Statement warning at cpu_nuevo.vhd(201): signal \"en_salida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628178 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_salida cpu_nuevo.vhd(202) " "VHDL Process Statement warning at cpu_nuevo.vhd(202): signal \"wr_salida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628178 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_data cpu_nuevo.vhd(203) " "VHDL Process Statement warning at cpu_nuevo.vhd(203): signal \"en_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628178 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_data cpu_nuevo.vhd(204) " "VHDL Process Statement warning at cpu_nuevo.vhd(204): signal \"wr_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628179 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_op1 cpu_nuevo.vhd(205) " "VHDL Process Statement warning at cpu_nuevo.vhd(205): signal \"en_op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628179 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_op1 cpu_nuevo.vhd(206) " "VHDL Process Statement warning at cpu_nuevo.vhd(206): signal \"wr_op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628179 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_op2 cpu_nuevo.vhd(207) " "VHDL Process Statement warning at cpu_nuevo.vhd(207): signal \"en_op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628179 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_op2 cpu_nuevo.vhd(208) " "VHDL Process Statement warning at cpu_nuevo.vhd(208): signal \"wr_op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628179 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_status cpu_nuevo.vhd(209) " "VHDL Process Statement warning at cpu_nuevo.vhd(209): signal \"en_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628179 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_status cpu_nuevo.vhd(210) " "VHDL Process Statement warning at cpu_nuevo.vhd(210): signal \"wr_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628179 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_resultado cpu_nuevo.vhd(211) " "VHDL Process Statement warning at cpu_nuevo.vhd(211): signal \"en_resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628179 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_resultado cpu_nuevo.vhd(212) " "VHDL Process Statement warning at cpu_nuevo.vhd(212): signal \"wr_resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628179 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in cpu_nuevo.vhd(252) " "VHDL Process Statement warning at cpu_nuevo.vhd(252): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628179 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc cpu_nuevo.vhd(254) " "VHDL Process Statement warning at cpu_nuevo.vhd(254): signal \"out_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628180 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc cpu_nuevo.vhd(255) " "VHDL Process Statement warning at cpu_nuevo.vhd(255): signal \"out_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628180 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ram cpu_nuevo.vhd(262) " "VHDL Process Statement warning at cpu_nuevo.vhd(262): signal \"out_ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628180 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc cpu_nuevo.vhd(264) " "VHDL Process Statement warning at cpu_nuevo.vhd(264): signal \"out_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628180 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc cpu_nuevo.vhd(265) " "VHDL Process Statement warning at cpu_nuevo.vhd(265): signal \"out_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628180 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ri cpu_nuevo.vhd(276) " "VHDL Process Statement warning at cpu_nuevo.vhd(276): signal \"out_ri\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628180 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ram cpu_nuevo.vhd(310) " "VHDL Process Statement warning at cpu_nuevo.vhd(310): signal \"out_ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628180 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data cpu_nuevo.vhd(313) " "VHDL Process Statement warning at cpu_nuevo.vhd(313): signal \"out_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628180 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data cpu_nuevo.vhd(328) " "VHDL Process Statement warning at cpu_nuevo.vhd(328): signal \"out_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628180 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_alu cpu_nuevo.vhd(363) " "VHDL Process Statement warning at cpu_nuevo.vhd(363): signal \"carry_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628180 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ov_alu cpu_nuevo.vhd(363) " "VHDL Process Statement warning at cpu_nuevo.vhd(363): signal \"ov_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628180 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zeta_alu cpu_nuevo.vhd(363) " "VHDL Process Statement warning at cpu_nuevo.vhd(363): signal \"zeta_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628180 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_resultado cpu_nuevo.vhd(383) " "VHDL Process Statement warning at cpu_nuevo.vhd(383): signal \"out_resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628180 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicion_actual cpu_nuevo.vhd(394) " "VHDL Process Statement warning at cpu_nuevo.vhd(394): signal \"posicion_actual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628180 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicion_actual cpu_nuevo.vhd(395) " "VHDL Process Statement warning at cpu_nuevo.vhd(395): signal \"posicion_actual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169628181 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ri_v cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"en_ri_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628182 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_ri_v cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"wr_ri_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628182 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_salida_v cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"en_salida_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628182 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_salida_v cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"wr_salida_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628182 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_pc_v cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"en_pc_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628182 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_pc_v cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"wr_pc_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628183 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ram_v cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"en_ram_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628183 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_ram_v cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"wr_ram_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628183 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_data_v cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"en_data_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628183 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_data_v cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"wr_data_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628183 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_resultado_v cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"en_resultado_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628183 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_resultado_v cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"wr_resultado_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628183 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_op1_v cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"en_op1_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628183 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_op1_v cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"wr_op1_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628183 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_op2_v cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"en_op2_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628183 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_op2_v cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"wr_op2_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628183 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_status_v cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"en_status_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628183 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_status_v cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"wr_status_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628183 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_pc cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"in_pc\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628184 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posicion_ram cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"posicion_ram\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628184 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posicion_actual cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"posicion_actual\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628184 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_ram cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"in_ram\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628184 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_ri cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"in_ri\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628184 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628184 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_data cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"in_data\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628184 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_op1 cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"in_op1\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628184 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_op2 cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"in_op2\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628184 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_status cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): inferring latch(es) for signal or variable \"in_status\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169628184 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_status\[0\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_status\[0\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628187 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_status\[1\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_status\[1\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628187 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_status\[2\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_status\[2\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628187 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_status\[3\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_status\[3\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628187 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_status\[4\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_status\[4\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628187 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_status\[5\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_status\[5\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628187 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_status\[6\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_status\[6\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628188 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_status\[7\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_status\[7\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628188 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op2\[0\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_op2\[0\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628188 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op2\[1\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_op2\[1\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628188 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op2\[2\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_op2\[2\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628188 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op2\[3\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_op2\[3\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628188 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op2\[4\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_op2\[4\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628188 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op2\[5\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_op2\[5\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628188 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op2\[6\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_op2\[6\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628188 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op2\[7\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_op2\[7\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628188 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[0\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_op1\[0\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628188 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[1\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_op1\[1\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628188 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[2\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_op1\[2\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628189 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[3\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_op1\[3\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628189 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[4\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_op1\[4\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628189 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[5\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_op1\[5\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628189 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[6\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_op1\[6\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628189 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[7\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_op1\[7\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628189 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_data\[0\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_data\[0\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628189 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_data\[1\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_data\[1\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628189 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_data\[2\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_data\[2\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628189 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_data\[3\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_data\[3\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628189 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_data\[4\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_data\[4\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628189 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_data\[5\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_data\[5\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628189 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_data\[6\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_data\[6\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628189 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_data\[7\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_data\[7\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628190 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] cpu_nuevo.vhd(194) " "Inferred latch for \"salida\[0\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628190 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] cpu_nuevo.vhd(194) " "Inferred latch for \"salida\[1\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628190 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] cpu_nuevo.vhd(194) " "Inferred latch for \"salida\[2\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628190 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] cpu_nuevo.vhd(194) " "Inferred latch for \"salida\[3\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628190 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[4\] cpu_nuevo.vhd(194) " "Inferred latch for \"salida\[4\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628190 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[5\] cpu_nuevo.vhd(194) " "Inferred latch for \"salida\[5\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628190 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[6\] cpu_nuevo.vhd(194) " "Inferred latch for \"salida\[6\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628190 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[7\] cpu_nuevo.vhd(194) " "Inferred latch for \"salida\[7\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628190 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[0\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_ri\[0\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628190 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[1\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_ri\[1\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628190 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[2\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_ri\[2\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628190 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[3\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_ri\[3\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628191 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[4\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_ri\[4\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628191 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[5\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_ri\[5\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628191 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[6\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_ri\[6\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628191 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[7\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_ri\[7\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628191 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[0\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_ram\[0\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628191 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[1\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_ram\[1\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628191 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[2\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_ram\[2\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628191 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[3\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_ram\[3\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628191 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[4\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_ram\[4\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628191 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[5\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_ram\[5\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628191 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[6\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_ram\[6\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628192 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[7\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_ram\[7\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628192 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[0\] cpu_nuevo.vhd(194) " "Inferred latch for \"posicion_actual\[0\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628192 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[1\] cpu_nuevo.vhd(194) " "Inferred latch for \"posicion_actual\[1\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628192 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[2\] cpu_nuevo.vhd(194) " "Inferred latch for \"posicion_actual\[2\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628192 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[3\] cpu_nuevo.vhd(194) " "Inferred latch for \"posicion_actual\[3\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628192 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[4\] cpu_nuevo.vhd(194) " "Inferred latch for \"posicion_actual\[4\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628192 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[5\] cpu_nuevo.vhd(194) " "Inferred latch for \"posicion_actual\[5\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628192 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[6\] cpu_nuevo.vhd(194) " "Inferred latch for \"posicion_actual\[6\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628192 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[7\] cpu_nuevo.vhd(194) " "Inferred latch for \"posicion_actual\[7\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628192 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[0\] cpu_nuevo.vhd(194) " "Inferred latch for \"posicion_ram\[0\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628192 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[1\] cpu_nuevo.vhd(194) " "Inferred latch for \"posicion_ram\[1\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628193 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[2\] cpu_nuevo.vhd(194) " "Inferred latch for \"posicion_ram\[2\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628193 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[3\] cpu_nuevo.vhd(194) " "Inferred latch for \"posicion_ram\[3\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628193 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[4\] cpu_nuevo.vhd(194) " "Inferred latch for \"posicion_ram\[4\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628193 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[5\] cpu_nuevo.vhd(194) " "Inferred latch for \"posicion_ram\[5\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628193 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[6\] cpu_nuevo.vhd(194) " "Inferred latch for \"posicion_ram\[6\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628193 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[7\] cpu_nuevo.vhd(194) " "Inferred latch for \"posicion_ram\[7\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628193 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[0\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_pc\[0\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628193 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[1\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_pc\[1\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628193 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[2\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_pc\[2\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628193 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[3\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_pc\[3\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628193 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[4\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_pc\[4\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628193 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[5\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_pc\[5\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628194 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[6\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_pc\[6\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628194 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[7\] cpu_nuevo.vhd(194) " "Inferred latch for \"in_pc\[7\]\" at cpu_nuevo.vhd(194)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169628194 "|cpu_nuevo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:modulo_alu " "Elaborating entity \"alu\" for hierarchy \"alu:modulo_alu\"" {  } { { "cpu_nuevo.vhd" "modulo_alu" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628230 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeta alu.vhd(9) " "VHDL Signal Declaration warning at alu.vhd(9): used explicit default value for signal \"zeta\" because signal was never assigned a value" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 9 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1707169628231 "|cpu_nuevo|alu:modulo_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro8b registro8b:r_operador1 " "Elaborating entity \"registro8b\" for hierarchy \"registro8b:r_operador1\"" {  } { { "cpu_nuevo.vhd" "r_operador1" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria8b memoria8b:r_ram " "Elaborating entity \"memoria8b\" for hierarchy \"memoria8b:r_ram\"" {  } { { "cpu_nuevo.vhd" "r_ram" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628244 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[0\]~0 " "Converted tri-state buffer \"in_ram\[0\]~0\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[1\]~1 " "Converted tri-state buffer \"in_ram\[1\]~1\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[2\]~2 " "Converted tri-state buffer \"in_ram\[2\]~2\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[3\]~3 " "Converted tri-state buffer \"in_ram\[3\]~3\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[4\]~4 " "Converted tri-state buffer \"in_ram\[4\]~4\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[5\]~5 " "Converted tri-state buffer \"in_ram\[5\]~5\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[6\]~6 " "Converted tri-state buffer \"in_ram\[6\]~6\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[7\]~7 " "Converted tri-state buffer \"in_ram\[7\]~7\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[0\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[1\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[2\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[3\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[4\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[5\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[6\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[7\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[0\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[1\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[2\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[3\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[4\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[5\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[6\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[7\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_data\|data_out\[0\] " "Converted tri-state buffer \"registro8b:r_data\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_data\|data_out\[1\] " "Converted tri-state buffer \"registro8b:r_data\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_data\|data_out\[2\] " "Converted tri-state buffer \"registro8b:r_data\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_data\|data_out\[3\] " "Converted tri-state buffer \"registro8b:r_data\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_data\|data_out\[4\] " "Converted tri-state buffer \"registro8b:r_data\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_data\|data_out\[5\] " "Converted tri-state buffer \"registro8b:r_data\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_data\|data_out\[6\] " "Converted tri-state buffer \"registro8b:r_data\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_data\|data_out\[7\] " "Converted tri-state buffer \"registro8b:r_data\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[0\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[1\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[2\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[3\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[4\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[5\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[6\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[7\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_resultado\|data_out\[0\] " "Converted tri-state buffer \"registro8b:r_resultado\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_resultado\|data_out\[1\] " "Converted tri-state buffer \"registro8b:r_resultado\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_resultado\|data_out\[2\] " "Converted tri-state buffer \"registro8b:r_resultado\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_resultado\|data_out\[3\] " "Converted tri-state buffer \"registro8b:r_resultado\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_resultado\|data_out\[4\] " "Converted tri-state buffer \"registro8b:r_resultado\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_resultado\|data_out\[5\] " "Converted tri-state buffer \"registro8b:r_resultado\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_resultado\|data_out\[6\] " "Converted tri-state buffer \"registro8b:r_resultado\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_resultado\|data_out\[7\] " "Converted tri-state buffer \"registro8b:r_resultado\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador2\|data_out\[0\] " "Converted tri-state buffer \"registro8b:r_operador2\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador2\|data_out\[1\] " "Converted tri-state buffer \"registro8b:r_operador2\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador2\|data_out\[2\] " "Converted tri-state buffer \"registro8b:r_operador2\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador2\|data_out\[3\] " "Converted tri-state buffer \"registro8b:r_operador2\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador2\|data_out\[4\] " "Converted tri-state buffer \"registro8b:r_operador2\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador2\|data_out\[5\] " "Converted tri-state buffer \"registro8b:r_operador2\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador2\|data_out\[6\] " "Converted tri-state buffer \"registro8b:r_operador2\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador2\|data_out\[7\] " "Converted tri-state buffer \"registro8b:r_operador2\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador1\|data_out\[0\] " "Converted tri-state buffer \"registro8b:r_operador1\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador1\|data_out\[1\] " "Converted tri-state buffer \"registro8b:r_operador1\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador1\|data_out\[2\] " "Converted tri-state buffer \"registro8b:r_operador1\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador1\|data_out\[3\] " "Converted tri-state buffer \"registro8b:r_operador1\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador1\|data_out\[4\] " "Converted tri-state buffer \"registro8b:r_operador1\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador1\|data_out\[5\] " "Converted tri-state buffer \"registro8b:r_operador1\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador1\|data_out\[6\] " "Converted tri-state buffer \"registro8b:r_operador1\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador1\|data_out\[7\] " "Converted tri-state buffer \"registro8b:r_operador1\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:modulo_alu\|resultado\[7\] " "Converted tri-state buffer \"alu:modulo_alu\|resultado\[7\]\" feeding internal logic into a wire" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:modulo_alu\|resultado\[6\] " "Converted tri-state buffer \"alu:modulo_alu\|resultado\[6\]\" feeding internal logic into a wire" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:modulo_alu\|resultado\[5\] " "Converted tri-state buffer \"alu:modulo_alu\|resultado\[5\]\" feeding internal logic into a wire" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:modulo_alu\|resultado\[4\] " "Converted tri-state buffer \"alu:modulo_alu\|resultado\[4\]\" feeding internal logic into a wire" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:modulo_alu\|resultado\[3\] " "Converted tri-state buffer \"alu:modulo_alu\|resultado\[3\]\" feeding internal logic into a wire" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:modulo_alu\|resultado\[2\] " "Converted tri-state buffer \"alu:modulo_alu\|resultado\[2\]\" feeding internal logic into a wire" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:modulo_alu\|resultado\[1\] " "Converted tri-state buffer \"alu:modulo_alu\|resultado\[1\]\" feeding internal logic into a wire" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:modulo_alu\|resultado\[0\] " "Converted tri-state buffer \"alu:modulo_alu\|resultado\[0\]\" feeding internal logic into a wire" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169628323 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1707169628323 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memoria8b:r_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoria8b:r_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169628460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169628460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169628460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169628460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169628460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169628460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169628460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169628460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169628460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169628460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169628460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169628460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169628460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169628460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cpu_nuevo.ram0_memoria8b_e2bb252e.hdl.mif " "Parameter INIT_FILE set to db/cpu_nuevo.ram0_memoria8b_e2bb252e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169628460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169628460 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1707169628460 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1707169628460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoria8b:r_ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"memoria8b:r_ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169628525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoria8b:r_ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"memoria8b:r_ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cpu_nuevo.ram0_memoria8b_e2bb252e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cpu_nuevo.ram0_memoria8b_e2bb252e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628525 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1707169628525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kml1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kml1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kml1 " "Found entity 1: altsyncram_kml1" {  } { { "db/altsyncram_kml1.tdf" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/db/altsyncram_kml1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707169628592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707169628592 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "posicion_actual\[0\] posicion_ram\[0\] " "Duplicate LATCH primitive \"posicion_actual\[0\]\" merged with LATCH primitive \"posicion_ram\[0\]\"" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628807 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "posicion_actual\[1\] posicion_ram\[1\] " "Duplicate LATCH primitive \"posicion_actual\[1\]\" merged with LATCH primitive \"posicion_ram\[1\]\"" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628807 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "posicion_actual\[2\] posicion_ram\[2\] " "Duplicate LATCH primitive \"posicion_actual\[2\]\" merged with LATCH primitive \"posicion_ram\[2\]\"" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628807 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "posicion_actual\[3\] posicion_ram\[3\] " "Duplicate LATCH primitive \"posicion_actual\[3\]\" merged with LATCH primitive \"posicion_ram\[3\]\"" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628807 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "posicion_actual\[4\] posicion_ram\[4\] " "Duplicate LATCH primitive \"posicion_actual\[4\]\" merged with LATCH primitive \"posicion_ram\[4\]\"" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628807 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "posicion_actual\[5\] posicion_ram\[5\] " "Duplicate LATCH primitive \"posicion_actual\[5\]\" merged with LATCH primitive \"posicion_ram\[5\]\"" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169628807 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1707169628807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida\[0\]\$latch " "Latch salida\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.mostrar_salida " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.mostrar_salida" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628807 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida\[1\]\$latch " "Latch salida\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.mostrar_salida " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.mostrar_salida" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628808 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida\[2\]\$latch " "Latch salida\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.mostrar_salida " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.mostrar_salida" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628808 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida\[3\]\$latch " "Latch salida\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.mostrar_salida " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.mostrar_salida" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628808 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida\[4\]\$latch " "Latch salida\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.mostrar_salida " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.mostrar_salida" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628808 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida\[5\]\$latch " "Latch salida\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.mostrar_salida " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.mostrar_salida" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628808 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida\[6\]\$latch " "Latch salida\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.mostrar_salida " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.mostrar_salida" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628808 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida\[7\]\$latch " "Latch salida\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.mostrar_salida " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.mostrar_salida" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628808 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[0\] " "Latch in_ri\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_op1" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628808 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[1\] " "Latch in_ri\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_op1" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628808 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[2\] " "Latch in_ri\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_op1" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628809 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[3\] " "Latch in_ri\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_op1" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628809 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[4\] " "Latch in_ri\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_op1" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628809 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[5\] " "Latch in_ri\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_op1" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628809 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[6\] " "Latch in_ri\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_op1" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628809 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[7\] " "Latch in_ri\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_op1" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628809 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "posicion_ram\[0\] " "Latch posicion_ram\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_ram " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_ram" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628809 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "posicion_ram\[1\] " "Latch posicion_ram\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_ram " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_ram" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628809 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "posicion_ram\[2\] " "Latch posicion_ram\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_ram " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_ram" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628809 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "posicion_ram\[3\] " "Latch posicion_ram\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_ram " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_ram" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628809 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "posicion_ram\[4\] " "Latch posicion_ram\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_ram " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_ram" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628810 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "posicion_ram\[5\] " "Latch posicion_ram\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_ram " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_ram" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628810 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[0\] " "Latch in_pc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628810 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[1\] " "Latch in_pc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628810 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[2\] " "Latch in_pc\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628810 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[3\] " "Latch in_pc\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628810 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[4\] " "Latch in_pc\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628810 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[5\] " "Latch in_pc\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628810 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "posicion_actual\[6\] " "Latch posicion_actual\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_ram " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_ram" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628810 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "posicion_actual\[7\] " "Latch posicion_actual\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_ram " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_ram" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628811 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[6\] " "Latch in_pc\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628811 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[7\] " "Latch in_pc\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169628811 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169628811 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "71 " "71 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1707169628907 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1707169629107 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169629107 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "327 " "Implemented 327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1707169629166 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1707169629166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "300 " "Implemented 300 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1707169629166 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1707169629166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1707169629166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 204 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 204 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707169629205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 05 18:47:09 2024 " "Processing ended: Mon Feb 05 18:47:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707169629205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707169629205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707169629205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707169629205 ""}
