/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [5:0] _03_;
  wire [8:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire [21:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [15:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = ~(_00_ & celloutsig_0_5z[20]);
  assign celloutsig_1_2z = ~(in_data[117] & celloutsig_1_1z[0]);
  assign celloutsig_0_6z = ~(celloutsig_0_0z & in_data[85]);
  assign celloutsig_1_8z = ~(in_data[191] | celloutsig_1_7z);
  assign celloutsig_0_10z = ~(celloutsig_0_1z | _01_);
  assign celloutsig_0_37z = ~((celloutsig_0_32z[4] | celloutsig_0_9z[1]) & celloutsig_0_17z[2]);
  assign celloutsig_1_4z = celloutsig_1_1z[0] | celloutsig_1_0z;
  assign celloutsig_0_28z = celloutsig_0_24z | celloutsig_0_3z;
  assign celloutsig_1_9z = celloutsig_1_7z ^ celloutsig_1_2z;
  assign celloutsig_1_13z = celloutsig_1_4z ^ in_data[191];
  assign celloutsig_1_0z = ~(in_data[152] ^ in_data[135]);
  assign celloutsig_0_15z = { celloutsig_0_7z[3:0], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_10z } + celloutsig_0_5z[10:0];
  assign celloutsig_0_17z = { celloutsig_0_7z[4:1], celloutsig_0_3z } + { celloutsig_0_7z[3:0], celloutsig_0_13z };
  reg [8:0] _18_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 9'h000;
    else _18_ <= { celloutsig_0_5z[17:14], celloutsig_0_9z };
  assign { _04_[8:4], _00_, _04_[2:0] } = _18_;
  reg [5:0] _19_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 6'h00;
    else _19_ <= in_data[93:88];
  assign { _02_[2:1], _01_, _03_[2:0] } = _19_;
  assign celloutsig_0_21z = { _04_[8:4], _00_, _04_[2:0], celloutsig_0_11z } / { 1'h1, celloutsig_0_5z[20:8], celloutsig_0_16z };
  assign celloutsig_1_12z = { celloutsig_1_1z, celloutsig_1_7z } === { celloutsig_1_11z[8:5], celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[69:66] >= in_data[34:31];
  assign celloutsig_0_33z = { celloutsig_0_9z[0], celloutsig_0_3z, celloutsig_0_25z } >= { celloutsig_0_21z[5:2], celloutsig_0_8z[5:4], 4'hf };
  assign celloutsig_0_24z = { celloutsig_0_7z[5:3], celloutsig_0_9z } >= { celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_13z = { 1'h1, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z } <= { in_data[47:26], _02_[2:1], _01_, _03_[2:0] };
  assign celloutsig_0_48z = ! { celloutsig_0_4z[2:0], celloutsig_0_42z, celloutsig_0_37z, celloutsig_0_28z, celloutsig_0_25z };
  assign celloutsig_0_1z = { in_data[62:46], celloutsig_0_0z, celloutsig_0_0z } < { in_data[31:15], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = celloutsig_1_1z[1] & ~(celloutsig_1_4z);
  assign celloutsig_0_7z = { celloutsig_0_5z[14], celloutsig_0_3z, celloutsig_0_4z } % { 1'h1, in_data[9], celloutsig_0_4z[3:1], in_data[0] };
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_1z } % { 1'h1, celloutsig_0_7z[4:2], celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_26z = { celloutsig_0_15z[5:2], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_10z } % { 1'h1, celloutsig_0_5z[5:0], celloutsig_0_4z };
  assign celloutsig_0_9z = - in_data[15:11];
  assign celloutsig_0_3z = & { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_16z = | { in_data[39:25], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_19z = | celloutsig_0_11z[2:0];
  assign celloutsig_0_18z = { celloutsig_0_7z[4:3], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_0z } <<< celloutsig_0_17z;
  assign celloutsig_1_1z = { in_data[154:152], celloutsig_1_0z } >>> in_data[124:121];
  assign celloutsig_1_11z = { in_data[119:112], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_6z } >>> { in_data[156:146], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_32z = { celloutsig_0_26z[4:1], celloutsig_0_16z, celloutsig_0_7z } ~^ celloutsig_0_26z;
  assign celloutsig_0_4z = { _03_[2:1], celloutsig_0_1z, celloutsig_0_1z } ~^ { in_data[60:58], celloutsig_0_0z };
  assign celloutsig_1_16z = { celloutsig_1_11z[10:9], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z } ~^ { celloutsig_1_1z, celloutsig_1_13z };
  assign celloutsig_0_25z = { _04_[7:4], _00_, _04_[2:0] } ~^ { celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_0_5z = { _02_[2:1], _01_, _03_[2:1], _02_[2:1], _01_, _03_[2:0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z } ^ { in_data[20:15], _02_[2:1], _01_, _03_[2:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_49z = ~((celloutsig_0_42z & _03_[2]) | celloutsig_0_33z);
  assign celloutsig_1_5z = ~((in_data[179] & celloutsig_1_1z[2]) | in_data[160]);
  assign celloutsig_1_6z = ~((celloutsig_1_0z & in_data[170]) | celloutsig_1_5z);
  assign celloutsig_1_7z = ~((celloutsig_1_1z[1] & celloutsig_1_1z[1]) | in_data[121]);
  assign celloutsig_1_10z = ~((celloutsig_1_8z & celloutsig_1_8z) | celloutsig_1_1z[1]);
  assign celloutsig_1_19z = ~((celloutsig_1_11z[13] & celloutsig_1_13z) | (celloutsig_1_12z & celloutsig_1_16z[1]));
  assign celloutsig_0_8z[5:4] = in_data[11:10] ~^ { celloutsig_0_7z[4], celloutsig_0_6z };
  assign _02_[0] = _01_;
  assign _03_[5:3] = { _02_[2:1], _01_ };
  assign _04_[3] = _00_;
  assign celloutsig_0_8z[3:0] = 4'hf;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
