
Lab5.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000e2  00800100  00000de2  00000e76  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000de2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000045  008001e2  008001e2  00000f58  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000f58  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000f88  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000108  00000000  00000000  00000fc8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000015ad  00000000  00000000  000010d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a67  00000000  00000000  0000267d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000b68  00000000  00000000  000030e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000002d8  00000000  00000000  00003c4c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000664  00000000  00000000  00003f24  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000010f5  00000000  00000000  00004588  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000f0  00000000  00000000  0000567d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__ctors_end>
   4:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
   8:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
   c:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
  10:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
  14:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
  18:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
  1c:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
  20:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
  24:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
  28:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
  2c:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
  30:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
  34:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
  38:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
  3c:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
  40:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
  44:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
  48:	0c 94 a2 03 	jmp	0x744	; 0x744 <__vector_18>
  4c:	0c 94 d0 03 	jmp	0x7a0	; 0x7a0 <__vector_19>
  50:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
  54:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
  58:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
  5c:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
  60:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
  64:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>

00000068 <__trampolines_end>:
  68:	42 75       	andi	r20, 0x52	; 82
  6a:	66 66       	ori	r22, 0x66	; 102
  6c:	65 72       	andi	r22, 0x25	; 37
  6e:	20 6f       	ori	r18, 0xF0	; 240
  70:	76 65       	ori	r23, 0x56	; 86
  72:	72 66       	ori	r23, 0x62	; 98
  74:	6c 6f       	ori	r22, 0xFC	; 252
  76:	77 20       	and	r7, r7
  78:	65 72       	andi	r22, 0x25	; 37
  7a:	72 6f       	ori	r23, 0xF2	; 242
  7c:	72 3a       	cpi	r23, 0xA2	; 162
  7e:	20 00       	.word	0x0020	; ????

00000080 <__c.2339>:
  80:	55 41 52 54 20 4f 76 65 72 72 75 6e 20 45 72 72     UART Overrun Err
  90:	6f 72 3a 20 00                                      or: .

00000095 <__c.2337>:
  95:	55 41 52 54 20 46 72 61 6d 65 20 45 72 72 6f 72     UART Frame Error
  a5:	3a 20 00                                            : .

000000a8 <__ctors_end>:
  a8:	11 24       	eor	r1, r1
  aa:	1f be       	out	0x3f, r1	; 63
  ac:	cf ef       	ldi	r28, 0xFF	; 255
  ae:	d8 e0       	ldi	r29, 0x08	; 8
  b0:	de bf       	out	0x3e, r29	; 62
  b2:	cd bf       	out	0x3d, r28	; 61

000000b4 <__do_copy_data>:
  b4:	11 e0       	ldi	r17, 0x01	; 1
  b6:	a0 e0       	ldi	r26, 0x00	; 0
  b8:	b1 e0       	ldi	r27, 0x01	; 1
  ba:	e2 ee       	ldi	r30, 0xE2	; 226
  bc:	fd e0       	ldi	r31, 0x0D	; 13
  be:	02 c0       	rjmp	.+4      	; 0xc4 <__do_copy_data+0x10>
  c0:	05 90       	lpm	r0, Z+
  c2:	0d 92       	st	X+, r0
  c4:	a2 3e       	cpi	r26, 0xE2	; 226
  c6:	b1 07       	cpc	r27, r17
  c8:	d9 f7       	brne	.-10     	; 0xc0 <__do_copy_data+0xc>

000000ca <__do_clear_bss>:
  ca:	22 e0       	ldi	r18, 0x02	; 2
  cc:	a2 ee       	ldi	r26, 0xE2	; 226
  ce:	b1 e0       	ldi	r27, 0x01	; 1
  d0:	01 c0       	rjmp	.+2      	; 0xd4 <.do_clear_bss_start>

000000d2 <.do_clear_bss_loop>:
  d2:	1d 92       	st	X+, r1

000000d4 <.do_clear_bss_start>:
  d4:	a7 32       	cpi	r26, 0x27	; 39
  d6:	b2 07       	cpc	r27, r18
  d8:	e1 f7       	brne	.-8      	; 0xd2 <.do_clear_bss_loop>
  da:	0e 94 06 02 	call	0x40c	; 0x40c <main>
  de:	0c 94 ef 06 	jmp	0xdde	; 0xdde <_exit>

000000e2 <__bad_interrupt>:
  e2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000e6 <itoa16>:
	return ones + (((float) tenths)/10.0) + (((float) hundredths)/100.0);
}

unsigned char convertFloatToChar(float input){
	return (input / 5.0) * 255;
	};
  e6:	ef 92       	push	r14
  e8:	ff 92       	push	r15
  ea:	0f 93       	push	r16
  ec:	1f 93       	push	r17
  ee:	cf 93       	push	r28
  f0:	df 93       	push	r29
  f2:	00 d0       	rcall	.+0      	; 0xf4 <itoa16+0xe>
  f4:	00 d0       	rcall	.+0      	; 0xf6 <itoa16+0x10>
  f6:	00 d0       	rcall	.+0      	; 0xf8 <itoa16+0x12>
  f8:	cd b7       	in	r28, 0x3d	; 61
  fa:	de b7       	in	r29, 0x3e	; 62
  fc:	ac 01       	movw	r20, r24
  fe:	fb 01       	movw	r30, r22
 100:	90 e0       	ldi	r25, 0x00	; 0
 102:	0a e0       	ldi	r16, 0x0A	; 10
 104:	10 e0       	ldi	r17, 0x00	; 0
 106:	21 e0       	ldi	r18, 0x01	; 1
 108:	29 0f       	add	r18, r25
 10a:	ee 24       	eor	r14, r14
 10c:	e3 94       	inc	r14
 10e:	f1 2c       	mov	r15, r1
 110:	ec 0e       	add	r14, r28
 112:	fd 1e       	adc	r15, r29
 114:	e9 0e       	add	r14, r25
 116:	f1 1c       	adc	r15, r1
 118:	97 fd       	sbrc	r25, 7
 11a:	fa 94       	dec	r15
 11c:	ca 01       	movw	r24, r20
 11e:	b8 01       	movw	r22, r16
 120:	0e 94 9a 06 	call	0xd34	; 0xd34 <__udivmodhi4>
 124:	80 5d       	subi	r24, 0xD0	; 208
 126:	d7 01       	movw	r26, r14
 128:	8c 93       	st	X, r24
 12a:	ab 01       	movw	r20, r22
 12c:	92 2f       	mov	r25, r18
 12e:	67 2b       	or	r22, r23
 130:	51 f7       	brne	.-44     	; 0x106 <itoa16+0x20>
 132:	bf 01       	movw	r22, r30
 134:	82 2f       	mov	r24, r18
 136:	18 16       	cp	r1, r24
 138:	6c f4       	brge	.+26     	; 0x154 <itoa16+0x6e>
 13a:	81 50       	subi	r24, 0x01	; 1
 13c:	41 e0       	ldi	r20, 0x01	; 1
 13e:	50 e0       	ldi	r21, 0x00	; 0
 140:	4c 0f       	add	r20, r28
 142:	5d 1f       	adc	r21, r29
 144:	48 0f       	add	r20, r24
 146:	51 1d       	adc	r21, r1
 148:	da 01       	movw	r26, r20
 14a:	9c 91       	ld	r25, X
 14c:	db 01       	movw	r26, r22
 14e:	9d 93       	st	X+, r25
 150:	bd 01       	movw	r22, r26
 152:	f1 cf       	rjmp	.-30     	; 0x136 <itoa16+0x50>
 154:	82 2f       	mov	r24, r18
 156:	27 fd       	sbrc	r18, 7
 158:	80 e0       	ldi	r24, 0x00	; 0
 15a:	e8 0f       	add	r30, r24
 15c:	f1 1d       	adc	r31, r1
 15e:	87 fd       	sbrc	r24, 7
 160:	fa 95       	dec	r31
 162:	10 82       	st	Z, r1
 164:	26 96       	adiw	r28, 0x06	; 6
 166:	0f b6       	in	r0, 0x3f	; 63
 168:	f8 94       	cli
 16a:	de bf       	out	0x3e, r29	; 62
 16c:	0f be       	out	0x3f, r0	; 63
 16e:	cd bf       	out	0x3d, r28	; 61
 170:	df 91       	pop	r29
 172:	cf 91       	pop	r28
 174:	1f 91       	pop	r17
 176:	0f 91       	pop	r16
 178:	ff 90       	pop	r15
 17a:	ef 90       	pop	r14
 17c:	08 95       	ret

0000017e <ADC_Init>:
 17e:	ec e7       	ldi	r30, 0x7C	; 124
 180:	f0 e0       	ldi	r31, 0x00	; 0
 182:	80 81       	ld	r24, Z
 184:	80 64       	ori	r24, 0x40	; 64
 186:	80 83       	st	Z, r24
 188:	80 81       	ld	r24, Z
 18a:	8f 77       	andi	r24, 0x7F	; 127
 18c:	80 83       	st	Z, r24
 18e:	ea e7       	ldi	r30, 0x7A	; 122
 190:	f0 e0       	ldi	r31, 0x00	; 0
 192:	80 81       	ld	r24, Z
 194:	87 68       	ori	r24, 0x87	; 135
 196:	80 83       	st	Z, r24
 198:	08 95       	ret

0000019a <ADC_Read>:
 19a:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
 19e:	80 64       	ori	r24, 0x40	; 64
 1a0:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
 1a4:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
 1a8:	86 fd       	sbrc	r24, 6
 1aa:	fc cf       	rjmp	.-8      	; 0x1a4 <ADC_Read+0xa>
 1ac:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
 1b0:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
 1b4:	08 95       	ret

000001b6 <float_to_ascii>:
 1b6:	2f 92       	push	r2
 1b8:	3f 92       	push	r3
 1ba:	4f 92       	push	r4
 1bc:	5f 92       	push	r5
 1be:	7f 92       	push	r7
 1c0:	8f 92       	push	r8
 1c2:	9f 92       	push	r9
 1c4:	af 92       	push	r10
 1c6:	bf 92       	push	r11
 1c8:	cf 92       	push	r12
 1ca:	df 92       	push	r13
 1cc:	ef 92       	push	r14
 1ce:	ff 92       	push	r15
 1d0:	0f 93       	push	r16
 1d2:	1f 93       	push	r17
 1d4:	cf 93       	push	r28
 1d6:	df 93       	push	r29
 1d8:	4b 01       	movw	r8, r22
 1da:	5c 01       	movw	r10, r24
 1dc:	8a 01       	movw	r16, r20
 1de:	20 e0       	ldi	r18, 0x00	; 0
 1e0:	30 e0       	ldi	r19, 0x00	; 0
 1e2:	a9 01       	movw	r20, r18
 1e4:	0e 94 ce 04 	call	0x99c	; 0x99c <__cmpsf2>
 1e8:	87 fd       	sbrc	r24, 7
 1ea:	18 c0       	rjmp	.+48     	; 0x21c <float_to_ascii+0x66>
 1ec:	c5 01       	movw	r24, r10
 1ee:	b4 01       	movw	r22, r8
 1f0:	0e 94 45 05 	call	0xa8a	; 0xa8a <__fixsfsi>
 1f4:	6b 01       	movw	r12, r22
 1f6:	7c 01       	movw	r14, r24
 1f8:	0e 94 7d 05 	call	0xafa	; 0xafa <__floatsisf>
 1fc:	9b 01       	movw	r18, r22
 1fe:	ac 01       	movw	r20, r24
 200:	c5 01       	movw	r24, r10
 202:	b4 01       	movw	r22, r8
 204:	0e 94 61 04 	call	0x8c2	; 0x8c2 <__subsf3>
 208:	20 e0       	ldi	r18, 0x00	; 0
 20a:	30 e0       	ldi	r19, 0x00	; 0
 20c:	48 ec       	ldi	r20, 0xC8	; 200
 20e:	52 e4       	ldi	r21, 0x42	; 66
 210:	0e 94 2d 06 	call	0xc5a	; 0xc5a <__mulsf3>
 214:	0e 94 45 05 	call	0xa8a	; 0xa8a <__fixsfsi>
 218:	71 2c       	mov	r7, r1
 21a:	1c c0       	rjmp	.+56     	; 0x254 <float_to_ascii+0x9e>
 21c:	b7 fa       	bst	r11, 7
 21e:	b0 94       	com	r11
 220:	b7 f8       	bld	r11, 7
 222:	b0 94       	com	r11
 224:	c5 01       	movw	r24, r10
 226:	b4 01       	movw	r22, r8
 228:	0e 94 45 05 	call	0xa8a	; 0xa8a <__fixsfsi>
 22c:	6b 01       	movw	r12, r22
 22e:	7c 01       	movw	r14, r24
 230:	0e 94 7d 05 	call	0xafa	; 0xafa <__floatsisf>
 234:	9b 01       	movw	r18, r22
 236:	ac 01       	movw	r20, r24
 238:	c5 01       	movw	r24, r10
 23a:	b4 01       	movw	r22, r8
 23c:	0e 94 61 04 	call	0x8c2	; 0x8c2 <__subsf3>
 240:	20 e0       	ldi	r18, 0x00	; 0
 242:	30 e0       	ldi	r19, 0x00	; 0
 244:	4a e7       	ldi	r20, 0x7A	; 122
 246:	54 e4       	ldi	r21, 0x44	; 68
 248:	0e 94 2d 06 	call	0xc5a	; 0xc5a <__mulsf3>
 24c:	0e 94 45 05 	call	0xa8a	; 0xa8a <__fixsfsi>
 250:	77 24       	eor	r7, r7
 252:	73 94       	inc	r7
 254:	d0 e0       	ldi	r29, 0x00	; 0
 256:	2a e0       	ldi	r18, 0x0A	; 10
 258:	22 2e       	mov	r2, r18
 25a:	31 2c       	mov	r3, r1
 25c:	41 2c       	mov	r4, r1
 25e:	51 2c       	mov	r5, r1
 260:	16 16       	cp	r1, r22
 262:	17 06       	cpc	r1, r23
 264:	18 06       	cpc	r1, r24
 266:	19 06       	cpc	r1, r25
 268:	74 f4       	brge	.+28     	; 0x286 <float_to_ascii+0xd0>
 26a:	58 01       	movw	r10, r16
 26c:	ad 0e       	add	r10, r29
 26e:	b1 1c       	adc	r11, r1
 270:	a2 01       	movw	r20, r4
 272:	91 01       	movw	r18, r2
 274:	0e 94 ae 06 	call	0xd5c	; 0xd5c <__divmodsi4>
 278:	60 5d       	subi	r22, 0xD0	; 208
 27a:	f5 01       	movw	r30, r10
 27c:	60 83       	st	Z, r22
 27e:	b9 01       	movw	r22, r18
 280:	ca 01       	movw	r24, r20
 282:	df 5f       	subi	r29, 0xFF	; 255
 284:	ed cf       	rjmp	.-38     	; 0x260 <float_to_ascii+0xaa>
 286:	d1 11       	cpse	r29, r1
 288:	04 c0       	rjmp	.+8      	; 0x292 <float_to_ascii+0xdc>
 28a:	80 e3       	ldi	r24, 0x30	; 48
 28c:	f8 01       	movw	r30, r16
 28e:	80 83       	st	Z, r24
 290:	d1 e0       	ldi	r29, 0x01	; 1
 292:	c1 e0       	ldi	r28, 0x01	; 1
 294:	cd 0f       	add	r28, r29
 296:	f8 01       	movw	r30, r16
 298:	ed 0f       	add	r30, r29
 29a:	f1 1d       	adc	r31, r1
 29c:	8e e2       	ldi	r24, 0x2E	; 46
 29e:	80 83       	st	Z, r24
 2a0:	d0 e0       	ldi	r29, 0x00	; 0
 2a2:	58 01       	movw	r10, r16
 2a4:	ac 0e       	add	r10, r28
 2a6:	b1 1c       	adc	r11, r1
 2a8:	8a e0       	ldi	r24, 0x0A	; 10
 2aa:	28 2e       	mov	r2, r24
 2ac:	31 2c       	mov	r3, r1
 2ae:	41 2c       	mov	r4, r1
 2b0:	51 2c       	mov	r5, r1
 2b2:	1c 14       	cp	r1, r12
 2b4:	1d 04       	cpc	r1, r13
 2b6:	1e 04       	cpc	r1, r14
 2b8:	1f 04       	cpc	r1, r15
 2ba:	84 f4       	brge	.+32     	; 0x2dc <float_to_ascii+0x126>
 2bc:	45 01       	movw	r8, r10
 2be:	8d 0e       	add	r8, r29
 2c0:	91 1c       	adc	r9, r1
 2c2:	c7 01       	movw	r24, r14
 2c4:	b6 01       	movw	r22, r12
 2c6:	a2 01       	movw	r20, r4
 2c8:	91 01       	movw	r18, r2
 2ca:	0e 94 ae 06 	call	0xd5c	; 0xd5c <__divmodsi4>
 2ce:	60 5d       	subi	r22, 0xD0	; 208
 2d0:	f4 01       	movw	r30, r8
 2d2:	60 83       	st	Z, r22
 2d4:	69 01       	movw	r12, r18
 2d6:	7a 01       	movw	r14, r20
 2d8:	df 5f       	subi	r29, 0xFF	; 255
 2da:	eb cf       	rjmp	.-42     	; 0x2b2 <float_to_ascii+0xfc>
 2dc:	d1 11       	cpse	r29, r1
 2de:	06 c0       	rjmp	.+12     	; 0x2ec <float_to_ascii+0x136>
 2e0:	80 e3       	ldi	r24, 0x30	; 48
 2e2:	f8 01       	movw	r30, r16
 2e4:	ec 0f       	add	r30, r28
 2e6:	f1 1d       	adc	r31, r1
 2e8:	80 83       	st	Z, r24
 2ea:	d1 e0       	ldi	r29, 0x01	; 1
 2ec:	8d 2f       	mov	r24, r29
 2ee:	8c 0f       	add	r24, r28
 2f0:	77 20       	and	r7, r7
 2f2:	31 f0       	breq	.+12     	; 0x300 <float_to_ascii+0x14a>
 2f4:	f8 01       	movw	r30, r16
 2f6:	e8 0f       	add	r30, r24
 2f8:	f1 1d       	adc	r31, r1
 2fa:	9d e2       	ldi	r25, 0x2D	; 45
 2fc:	90 83       	st	Z, r25
 2fe:	8f 5f       	subi	r24, 0xFF	; 255
 300:	f8 01       	movw	r30, r16
 302:	e8 0f       	add	r30, r24
 304:	f1 1d       	adc	r31, r1
 306:	10 82       	st	Z, r1
 308:	81 50       	subi	r24, 0x01	; 1
 30a:	98 2f       	mov	r25, r24
 30c:	28 2f       	mov	r18, r24
 30e:	29 1b       	sub	r18, r25
 310:	29 17       	cp	r18, r25
 312:	60 f4       	brcc	.+24     	; 0x32c <float_to_ascii+0x176>
 314:	d8 01       	movw	r26, r16
 316:	a2 0f       	add	r26, r18
 318:	b1 1d       	adc	r27, r1
 31a:	2c 91       	ld	r18, X
 31c:	f8 01       	movw	r30, r16
 31e:	e9 0f       	add	r30, r25
 320:	f1 1d       	adc	r31, r1
 322:	30 81       	ld	r19, Z
 324:	3c 93       	st	X, r19
 326:	91 50       	subi	r25, 0x01	; 1
 328:	20 83       	st	Z, r18
 32a:	f0 cf       	rjmp	.-32     	; 0x30c <float_to_ascii+0x156>
 32c:	df 91       	pop	r29
 32e:	cf 91       	pop	r28
 330:	1f 91       	pop	r17
 332:	0f 91       	pop	r16
 334:	ff 90       	pop	r15
 336:	ef 90       	pop	r14
 338:	df 90       	pop	r13
 33a:	cf 90       	pop	r12
 33c:	bf 90       	pop	r11
 33e:	af 90       	pop	r10
 340:	9f 90       	pop	r9
 342:	8f 90       	pop	r8
 344:	7f 90       	pop	r7
 346:	5f 90       	pop	r5
 348:	4f 90       	pop	r4
 34a:	3f 90       	pop	r3
 34c:	2f 90       	pop	r2
 34e:	08 95       	ret

00000350 <combineDigits>:
 350:	cf 92       	push	r12
 352:	df 92       	push	r13
 354:	ef 92       	push	r14
 356:	ff 92       	push	r15
 358:	0f 93       	push	r16
 35a:	1f 93       	push	r17
 35c:	cf 93       	push	r28
 35e:	df 93       	push	r29
 360:	8c 01       	movw	r16, r24
 362:	ea 01       	movw	r28, r20
 364:	07 2e       	mov	r0, r23
 366:	00 0c       	add	r0, r0
 368:	88 0b       	sbc	r24, r24
 36a:	99 0b       	sbc	r25, r25
 36c:	0e 94 7d 05 	call	0xafa	; 0xafa <__floatsisf>
 370:	20 e0       	ldi	r18, 0x00	; 0
 372:	30 e0       	ldi	r19, 0x00	; 0
 374:	40 e2       	ldi	r20, 0x20	; 32
 376:	51 e4       	ldi	r21, 0x41	; 65
 378:	0e 94 d3 04 	call	0x9a6	; 0x9a6 <__divsf3>
 37c:	6b 01       	movw	r12, r22
 37e:	7c 01       	movw	r14, r24
 380:	b8 01       	movw	r22, r16
 382:	11 0f       	add	r17, r17
 384:	88 0b       	sbc	r24, r24
 386:	99 0b       	sbc	r25, r25
 388:	0e 94 7d 05 	call	0xafa	; 0xafa <__floatsisf>
 38c:	9b 01       	movw	r18, r22
 38e:	ac 01       	movw	r20, r24
 390:	c7 01       	movw	r24, r14
 392:	b6 01       	movw	r22, r12
 394:	0e 94 62 04 	call	0x8c4	; 0x8c4 <__addsf3>
 398:	6b 01       	movw	r12, r22
 39a:	7c 01       	movw	r14, r24
 39c:	be 01       	movw	r22, r28
 39e:	dd 0f       	add	r29, r29
 3a0:	88 0b       	sbc	r24, r24
 3a2:	99 0b       	sbc	r25, r25
 3a4:	0e 94 7d 05 	call	0xafa	; 0xafa <__floatsisf>
 3a8:	20 e0       	ldi	r18, 0x00	; 0
 3aa:	30 e0       	ldi	r19, 0x00	; 0
 3ac:	48 ec       	ldi	r20, 0xC8	; 200
 3ae:	52 e4       	ldi	r21, 0x42	; 66
 3b0:	0e 94 d3 04 	call	0x9a6	; 0x9a6 <__divsf3>
 3b4:	9b 01       	movw	r18, r22
 3b6:	ac 01       	movw	r20, r24
 3b8:	c7 01       	movw	r24, r14
 3ba:	b6 01       	movw	r22, r12
 3bc:	0e 94 62 04 	call	0x8c4	; 0x8c4 <__addsf3>
 3c0:	df 91       	pop	r29
 3c2:	cf 91       	pop	r28
 3c4:	1f 91       	pop	r17
 3c6:	0f 91       	pop	r16
 3c8:	ff 90       	pop	r15
 3ca:	ef 90       	pop	r14
 3cc:	df 90       	pop	r13
 3ce:	cf 90       	pop	r12
 3d0:	08 95       	ret

000003d2 <read_UART>:

unsigned int read_UART(){
 3d2:	cf 93       	push	r28
 3d4:	df 93       	push	r29
	
	// uart_init( UART_BAUD_SELECT(UART_BAUD_RATE,F_CPU) );
	unsigned int c = uart_getc();
 3d6:	0e 94 13 04 	call	0x826	; 0x826 <uart_getc>
 3da:	ec 01       	movw	r28, r24
	
	if ( c & UART_NO_DATA )
 3dc:	90 fd       	sbrc	r25, 0
 3de:	12 c0       	rjmp	.+36     	; 0x404 <__EEPROM_REGION_LENGTH__+0x4>
        {
            /*
             * new data available from UART
             * check for Frame or Overrun error
             */
            if ( c & UART_FRAME_ERROR )
 3e0:	94 ff       	sbrs	r25, 4
 3e2:	04 c0       	rjmp	.+8      	; 0x3ec <read_UART+0x1a>
            {
                /* Framing Error detected, i.e no stop bit detected */
                uart_puts_P("UART Frame Error: ");
 3e4:	85 e9       	ldi	r24, 0x95	; 149
 3e6:	90 e0       	ldi	r25, 0x00	; 0
 3e8:	0e 94 52 04 	call	0x8a4	; 0x8a4 <uart_puts_p>
            }
            if ( c & UART_OVERRUN_ERROR )
 3ec:	d3 ff       	sbrs	r29, 3
 3ee:	04 c0       	rjmp	.+8      	; 0x3f8 <read_UART+0x26>
                /* 
                 * Overrun, a character already present in the UART UDR register was 
                 * not read by the interrupt handler before the next character arrived,
                 * one or more received characters have been dropped
                 */
                uart_puts_P("UART Overrun Error: ");
 3f0:	80 e8       	ldi	r24, 0x80	; 128
 3f2:	90 e0       	ldi	r25, 0x00	; 0
 3f4:	0e 94 52 04 	call	0x8a4	; 0x8a4 <uart_puts_p>
            }
            if ( c & UART_BUFFER_OVERFLOW )
 3f8:	d1 ff       	sbrs	r29, 1
 3fa:	04 c0       	rjmp	.+8      	; 0x404 <__EEPROM_REGION_LENGTH__+0x4>
            {
                /* 
                 * We are not reading the receive buffer fast enough,
                 * one or more received character have been dropped 
                 */
                uart_puts_P("Buffer overflow error: ");
 3fc:	88 e6       	ldi	r24, 0x68	; 104
 3fe:	90 e0       	ldi	r25, 0x00	; 0
 400:	0e 94 52 04 	call	0x8a4	; 0x8a4 <uart_puts_p>
        }
		
		return c;
	 
	
}
 404:	ce 01       	movw	r24, r28
 406:	df 91       	pop	r29
 408:	cf 91       	pop	r28
 40a:	08 95       	ret

0000040c <main>:


int main(void)
{
 40c:	cf 93       	push	r28
 40e:	df 93       	push	r29
 410:	cd b7       	in	r28, 0x3d	; 61
 412:	de b7       	in	r29, 0x3e	; 62
 414:	c4 55       	subi	r28, 0x54	; 84
 416:	d1 09       	sbc	r29, r1
 418:	0f b6       	in	r0, 0x3f	; 63
 41a:	f8 94       	cli
 41c:	de bf       	out	0x3e, r29	; 62
 41e:	0f be       	out	0x3f, r0	; 63
 420:	cd bf       	out	0x3d, r28	; 61
    unsigned int c;
	uint16_t ADC_value;
	
	uint8_t sinewave[64] = {128, 141, 153, 165, 177, 188, 199, 209, 219, 227, 234, 241, 246, 250, 254, 255, 255, 255, 254, 250, 246, 241, 234, 227, 219, 209, 199, 188, 177, 165, 153, 141, 128, 115, 103, 91, 79, 68, 57, 47, 37, 29, 22, 15, 10, 6, 2, 1, 0, 1, 2, 6, 10, 15, 22, 29, 37, 47, 57, 68, 79, 91, 103, 115};
 422:	80 e4       	ldi	r24, 0x40	; 64
 424:	e0 e0       	ldi	r30, 0x00	; 0
 426:	f1 e0       	ldi	r31, 0x01	; 1
 428:	de 01       	movw	r26, r28
 42a:	11 96       	adiw	r26, 0x01	; 1
 42c:	01 90       	ld	r0, Z+
 42e:	0d 92       	st	X+, r0
 430:	8a 95       	dec	r24
 432:	e1 f7       	brne	.-8      	; 0x42c <main+0x20>
	
    uart_init( UART_BAUD_SELECT(UART_BAUD_RATE,F_CPU)); 
 434:	87 e6       	ldi	r24, 0x67	; 103
 436:	90 e0       	ldi	r25, 0x00	; 0
 438:	0e 94 fa 03 	call	0x7f4	; 0x7f4 <uart_init>
    
    /*
     * now enable interrupt, since UART library is interrupt controlled
     */
    sei();
 43c:	78 94       	sei
	
	ADC_Init();
 43e:	0e 94 bf 00 	call	0x17e	; 0x17e <ADC_Init>
	i2c_init();
 442:	0e 94 61 03 	call	0x6c2	; 0x6c2 <i2c_init>
	
   
    uart_puts("Welcome to program.\n");
 446:	80 e4       	ldi	r24, 0x40	; 64
 448:	91 e0       	ldi	r25, 0x01	; 1
 44a:	0e 94 46 04 	call	0x88c	; 0x88c <uart_puts>
	uart_puts("Please enter command:\n");
 44e:	85 e5       	ldi	r24, 0x55	; 85
 450:	91 e0       	ldi	r25, 0x01	; 1
 452:	0e 94 46 04 	call	0x88c	; 0x88c <uart_puts>
			uart_putc(ones + 48);
			uart_putc('.');
			uart_putc(tenths + 48);
			uart_putc(hundredths + 48);
			uart_puts(" V (");
			itoa16(DAC_value, DAC_string);
 456:	7e 01       	movw	r14, r28
 458:	21 e4       	ldi	r18, 0x41	; 65
 45a:	e2 0e       	add	r14, r18
 45c:	f1 1c       	adc	r15, r1
    
   
    
    while(1){
		
		c = read_UART();
 45e:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <read_UART>
 462:	8c 01       	movw	r16, r24
		
		if(c & UART_NO_DATA){
 464:	90 fd       	sbrc	r25, 0
 466:	fb cf       	rjmp	.-10     	; 0x45e <main+0x52>
			continue;
		}
		
		if(c == 'G'){
 468:	87 34       	cpi	r24, 0x47	; 71
 46a:	91 05       	cpc	r25, r1
 46c:	49 f5       	brne	.+82     	; 0x4c0 <main+0xb4>
			// Single voltage mode.
			char digitString[20];
			ADC_value = ADC_Read();
 46e:	0e 94 cd 00 	call	0x19a	; 0x19a <ADC_Read>
			float voltage = convertToFloat(ADC_value);
			float_to_ascii(voltage, digitString);
 472:	bc 01       	movw	r22, r24
 474:	80 e0       	ldi	r24, 0x00	; 0
 476:	90 e0       	ldi	r25, 0x00	; 0
 478:	0e 94 7b 05 	call	0xaf6	; 0xaf6 <__floatunsisf>
 47c:	20 e0       	ldi	r18, 0x00	; 0
 47e:	30 e0       	ldi	r19, 0x00	; 0
 480:	40 e8       	ldi	r20, 0x80	; 128
 482:	5a e3       	ldi	r21, 0x3A	; 58
 484:	0e 94 2d 06 	call	0xc5a	; 0xc5a <__mulsf3>
 488:	20 e0       	ldi	r18, 0x00	; 0
 48a:	30 e0       	ldi	r19, 0x00	; 0
 48c:	40 ea       	ldi	r20, 0xA0	; 160
 48e:	50 e4       	ldi	r21, 0x40	; 64
 490:	0e 94 2d 06 	call	0xc5a	; 0xc5a <__mulsf3>
 494:	a7 01       	movw	r20, r14
 496:	0e 94 db 00 	call	0x1b6	; 0x1b6 <float_to_ascii>
			uart_puts("v=");
 49a:	8c e6       	ldi	r24, 0x6C	; 108
 49c:	91 e0       	ldi	r25, 0x01	; 1
 49e:	0e 94 46 04 	call	0x88c	; 0x88c <uart_puts>
			uart_puts(digitString);
 4a2:	c7 01       	movw	r24, r14
 4a4:	0e 94 46 04 	call	0x88c	; 0x88c <uart_puts>
			uart_puts(" V\n");
 4a8:	8f e6       	ldi	r24, 0x6F	; 111
 4aa:	91 e0       	ldi	r25, 0x01	; 1
 4ac:	0e 94 46 04 	call	0x88c	; 0x88c <uart_puts>
			
			while(!(c & UART_NO_DATA)){
 4b0:	10 fd       	sbrc	r17, 0
 4b2:	d5 cf       	rjmp	.-86     	; 0x45e <main+0x52>
				c = read_UART(); // Read remaining characters until buffer is empty.
 4b4:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <read_UART>
 4b8:	8c 01       	movw	r16, r24
				uart_putc(c);
 4ba:	0e 94 31 04 	call	0x862	; 0x862 <uart_putc>
 4be:	f8 cf       	rjmp	.-16     	; 0x4b0 <main+0xa4>
			}
			
		} else if (c == 'W'){
 4c0:	87 35       	cpi	r24, 0x57	; 87
 4c2:	91 05       	cpc	r25, r1
 4c4:	09 f5       	brne	.+66     	; 0x508 <main+0xfc>
 4c6:	94 e6       	ldi	r25, 0x64	; 100
 4c8:	c9 2e       	mov	r12, r25
 4ca:	d1 2c       	mov	r13, r1
 4cc:	8e 01       	movw	r16, r28
 4ce:	0f 5f       	subi	r16, 0xFF	; 255
 4d0:	1f 4f       	sbci	r17, 0xFF	; 255
			
			for(int j = 0; j < 100; ++j){
				for(int i = 0; i < 64; ++i){
					i2c_start(I2C_DEVICE+I2C_WRITE);
 4d2:	88 e5       	ldi	r24, 0x58	; 88
 4d4:	0e 94 67 03 	call	0x6ce	; 0x6ce <i2c_start>
					i2c_write(0x00);
 4d8:	80 e0       	ldi	r24, 0x00	; 0
 4da:	0e 94 91 03 	call	0x722	; 0x722 <i2c_write>
					i2c_write(sinewave[i]);
 4de:	f8 01       	movw	r30, r16
 4e0:	81 91       	ld	r24, Z+
 4e2:	8f 01       	movw	r16, r30
 4e4:	0e 94 91 03 	call	0x722	; 0x722 <i2c_write>
					i2c_stop();
 4e8:	0e 94 89 03 	call	0x712	; 0x712 <i2c_stop>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 4ec:	87 e8       	ldi	r24, 0x87	; 135
 4ee:	93 e1       	ldi	r25, 0x13	; 19
 4f0:	01 97       	sbiw	r24, 0x01	; 1
 4f2:	f1 f7       	brne	.-4      	; 0x4f0 <main+0xe4>
 4f4:	00 c0       	rjmp	.+0      	; 0x4f6 <main+0xea>
 4f6:	00 00       	nop
			}
			
		} else if (c == 'W'){
			
			for(int j = 0; j < 100; ++j){
				for(int i = 0; i < 64; ++i){
 4f8:	0e 15       	cp	r16, r14
 4fa:	1f 05       	cpc	r17, r15
 4fc:	51 f7       	brne	.-44     	; 0x4d2 <main+0xc6>
 4fe:	91 e0       	ldi	r25, 0x01	; 1
 500:	c9 1a       	sub	r12, r25
 502:	d1 08       	sbc	r13, r1
				uart_putc(c);
			}
			
		} else if (c == 'W'){
			
			for(int j = 0; j < 100; ++j){
 504:	19 f7       	brne	.-58     	; 0x4cc <main+0xc0>
 506:	ab cf       	rjmp	.-170    	; 0x45e <main+0x52>
					_delay_ms(1.25);
				}
			}
			
			
		} else if (c == 'T'){
 508:	84 35       	cpi	r24, 0x54	; 84
 50a:	91 05       	cpc	r25, r1
 50c:	c1 f4       	brne	.+48     	; 0x53e <main+0x132>
 50e:	ef e3       	ldi	r30, 0x3F	; 63
 510:	fc e9       	ldi	r31, 0x9C	; 156
 512:	31 97       	sbiw	r30, 0x01	; 1
 514:	f1 f7       	brne	.-4      	; 0x512 <main+0x106>
 516:	00 c0       	rjmp	.+0      	; 0x518 <main+0x10c>
 518:	00 00       	nop
			
			_delay_ms(10.0);
			
			c = read_UART();
 51a:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <read_UART>
			
			if(c & UART_NO_DATA){
 51e:	90 ff       	sbrs	r25, 0
 520:	05 c0       	rjmp	.+10     	; 0x52c <main+0x120>
				uart_puts("No data!\n");
 522:	83 e7       	ldi	r24, 0x73	; 115
 524:	91 e0       	ldi	r25, 0x01	; 1
 526:	0e 94 46 04 	call	0x88c	; 0x88c <uart_puts>
 52a:	06 c0       	rjmp	.+12     	; 0x538 <main+0x12c>
			}
			
			if (c == 'c'){
 52c:	83 36       	cpi	r24, 0x63	; 99
 52e:	91 05       	cpc	r25, r1
 530:	19 f4       	brne	.+6      	; 0x538 <main+0x12c>
				uart_puts("Success!\n");
 532:	8d e7       	ldi	r24, 0x7D	; 125
 534:	91 e0       	ldi	r25, 0x01	; 1
 536:	c2 c0       	rjmp	.+388    	; 0x6bc <main+0x2b0>
			} else{
				uart_puts("Failure.\n");
 538:	87 e8       	ldi	r24, 0x87	; 135
 53a:	91 e0       	ldi	r25, 0x01	; 1
 53c:	bf c0       	rjmp	.+382    	; 0x6bc <main+0x2b0>
			}
			
		}
		else if (c == 'S'){
 53e:	83 35       	cpi	r24, 0x53	; 83
 540:	91 05       	cpc	r25, r1
 542:	09 f0       	breq	.+2      	; 0x546 <main+0x13a>
 544:	8c cf       	rjmp	.-232    	; 0x45e <main+0x52>
 546:	8f e3       	ldi	r24, 0x3F	; 63
 548:	9c e9       	ldi	r25, 0x9C	; 156
 54a:	01 97       	sbiw	r24, 0x01	; 1
 54c:	f1 f7       	brne	.-4      	; 0x54a <main+0x13e>
 54e:	00 c0       	rjmp	.+0      	; 0x550 <main+0x144>
 550:	00 00       	nop
			// Set DAC output voltage
			
			_delay_ms(10.0);
			c = read_UART();
 552:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <read_UART>
			
			if(c != ','){
 556:	8c 97       	sbiw	r24, 0x2c	; 44
 558:	21 f0       	breq	.+8      	; 0x562 <main+0x156>
				uart_puts("Error. Command not recognized. Please try again.\n");
 55a:	81 e9       	ldi	r24, 0x91	; 145
 55c:	91 e0       	ldi	r25, 0x01	; 1
 55e:	0e 94 46 04 	call	0x88c	; 0x88c <uart_puts>
 562:	ef e3       	ldi	r30, 0x3F	; 63
 564:	fc e9       	ldi	r31, 0x9C	; 156
 566:	31 97       	sbiw	r30, 0x01	; 1
 568:	f1 f7       	brne	.-4      	; 0x566 <main+0x15a>
 56a:	00 c0       	rjmp	.+0      	; 0x56c <main+0x160>
 56c:	00 00       	nop
			}
			
			int DAC_Channel;
			
			_delay_ms(10.0);
			c = read_UART();
 56e:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <read_UART>
			
			if(c == '0'){
 572:	80 33       	cpi	r24, 0x30	; 48
 574:	91 05       	cpc	r25, r1
 576:	29 f0       	breq	.+10     	; 0x582 <main+0x176>
				DAC_Channel = 0;
				} else if (c == '1'){
 578:	c1 97       	sbiw	r24, 0x31	; 49
 57a:	31 f0       	breq	.+12     	; 0x588 <main+0x17c>
				DAC_Channel = 1;
				} else{
				uart_puts("Error. Command not recognized. Please try again.\n");
 57c:	81 e9       	ldi	r24, 0x91	; 145
 57e:	91 e0       	ldi	r25, 0x01	; 1
 580:	9d c0       	rjmp	.+314    	; 0x6bc <main+0x2b0>
			
			_delay_ms(10.0);
			c = read_UART();
			
			if(c == '0'){
				DAC_Channel = 0;
 582:	61 2c       	mov	r6, r1
 584:	71 2c       	mov	r7, r1
 586:	03 c0       	rjmp	.+6      	; 0x58e <main+0x182>
				} else if (c == '1'){
				DAC_Channel = 1;
 588:	66 24       	eor	r6, r6
 58a:	63 94       	inc	r6
 58c:	71 2c       	mov	r7, r1
 58e:	8f e3       	ldi	r24, 0x3F	; 63
 590:	9c e9       	ldi	r25, 0x9C	; 156
 592:	01 97       	sbiw	r24, 0x01	; 1
 594:	f1 f7       	brne	.-4      	; 0x592 <main+0x186>
 596:	00 c0       	rjmp	.+0      	; 0x598 <main+0x18c>
 598:	00 00       	nop
			}
			
			int ones, tenths, hundredths;
			
			_delay_ms(10.0);
			c = read_UART(); // Expecting second comma
 59a:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <read_UART>
			
			if(c != ','){
 59e:	8c 97       	sbiw	r24, 0x2c	; 44
 5a0:	69 f7       	brne	.-38     	; 0x57c <main+0x170>
 5a2:	ef e3       	ldi	r30, 0x3F	; 63
 5a4:	fc e9       	ldi	r31, 0x9C	; 156
 5a6:	31 97       	sbiw	r30, 0x01	; 1
 5a8:	f1 f7       	brne	.-4      	; 0x5a6 <main+0x19a>
 5aa:	00 c0       	rjmp	.+0      	; 0x5ac <main+0x1a0>
 5ac:	00 00       	nop
				uart_puts("Error. Command not recognized. Please try again.\n");
				continue;
			}
			
			_delay_ms(10.0);
			c = read_UART(); // Get first digit.
 5ae:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <read_UART>
			
			if(!(c >= 48 && c <= 57)){ // c is not a digit
 5b2:	c0 97       	sbiw	r24, 0x30	; 48
 5b4:	4c 01       	movw	r8, r24
 5b6:	0a 97       	sbiw	r24, 0x0a	; 10
 5b8:	08 f7       	brcc	.-62     	; 0x57c <main+0x170>
 5ba:	8f e3       	ldi	r24, 0x3F	; 63
 5bc:	9c e9       	ldi	r25, 0x9C	; 156
 5be:	01 97       	sbiw	r24, 0x01	; 1
 5c0:	f1 f7       	brne	.-4      	; 0x5be <main+0x1b2>
 5c2:	00 c0       	rjmp	.+0      	; 0x5c4 <main+0x1b8>
 5c4:	00 00       	nop
			}

			ones = c - 48; // Convert ASCII to digit.
			
			_delay_ms(10.0);
			c = read_UART(); // Expecting .
 5c6:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <read_UART>
			
			if(c != '.'){
 5ca:	8e 97       	sbiw	r24, 0x2e	; 46
 5cc:	b9 f6       	brne	.-82     	; 0x57c <main+0x170>
 5ce:	ef e3       	ldi	r30, 0x3F	; 63
 5d0:	fc e9       	ldi	r31, 0x9C	; 156
 5d2:	31 97       	sbiw	r30, 0x01	; 1
 5d4:	f1 f7       	brne	.-4      	; 0x5d2 <main+0x1c6>
 5d6:	00 c0       	rjmp	.+0      	; 0x5d8 <main+0x1cc>
 5d8:	00 00       	nop
				continue;
			}
			
			
			_delay_ms(10.0);
			c = read_UART(); // Expecting tenths.
 5da:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <read_UART>
			
			if(!(c >= 48 && c <= 57)){ // c is not a digit
 5de:	c0 97       	sbiw	r24, 0x30	; 48
 5e0:	5c 01       	movw	r10, r24
 5e2:	0a 97       	sbiw	r24, 0x0a	; 10
 5e4:	58 f6       	brcc	.-106    	; 0x57c <main+0x170>
 5e6:	8f e3       	ldi	r24, 0x3F	; 63
 5e8:	9c e9       	ldi	r25, 0x9C	; 156
 5ea:	01 97       	sbiw	r24, 0x01	; 1
 5ec:	f1 f7       	brne	.-4      	; 0x5ea <main+0x1de>
 5ee:	00 c0       	rjmp	.+0      	; 0x5f0 <main+0x1e4>
 5f0:	00 00       	nop
			}
			
			tenths = c - 48;
			
			_delay_ms(10.0);
			c = read_UART();
 5f2:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <read_UART>
			
			if(!(c >= 48 && c <= 57)){ // c is not a digit
 5f6:	6c 01       	movw	r12, r24
 5f8:	e0 e3       	ldi	r30, 0x30	; 48
 5fa:	ce 1a       	sub	r12, r30
 5fc:	d1 08       	sbc	r13, r1
 5fe:	fa e0       	ldi	r31, 0x0A	; 10
 600:	cf 16       	cp	r12, r31
 602:	d1 04       	cpc	r13, r1
 604:	08 f0       	brcs	.+2      	; 0x608 <main+0x1fc>
 606:	ba cf       	rjmp	.-140    	; 0x57c <main+0x170>
			}
			
			hundredths = c - 48;
			
			// Empty remaining UART buffer
			while(!(c & UART_NO_DATA)){
 608:	90 fd       	sbrc	r25, 0
 60a:	09 c0       	rjmp	.+18     	; 0x61e <main+0x212>
 60c:	8f e3       	ldi	r24, 0x3F	; 63
 60e:	9c e9       	ldi	r25, 0x9C	; 156
 610:	01 97       	sbiw	r24, 0x01	; 1
 612:	f1 f7       	brne	.-4      	; 0x610 <main+0x204>
 614:	00 c0       	rjmp	.+0      	; 0x616 <main+0x20a>
 616:	00 00       	nop
				_delay_ms(10.0);
				c = read_UART();
 618:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <read_UART>
 61c:	f5 cf       	rjmp	.-22     	; 0x608 <main+0x1fc>
			}
			
			float valueToConvert = combineDigits(ones, tenths, hundredths);
 61e:	a6 01       	movw	r20, r12
 620:	b5 01       	movw	r22, r10
 622:	c4 01       	movw	r24, r8
 624:	0e 94 a8 01 	call	0x350	; 0x350 <combineDigits>
float combineDigits(int ones, int tenths, int hundredths){
	return ones + (((float) tenths)/10.0) + (((float) hundredths)/100.0);
}

unsigned char convertFloatToChar(float input){
	return (input / 5.0) * 255;
 628:	20 e0       	ldi	r18, 0x00	; 0
 62a:	30 e0       	ldi	r19, 0x00	; 0
 62c:	40 ea       	ldi	r20, 0xA0	; 160
 62e:	50 e4       	ldi	r21, 0x40	; 64
 630:	0e 94 d3 04 	call	0x9a6	; 0x9a6 <__divsf3>
 634:	20 e0       	ldi	r18, 0x00	; 0
 636:	30 e0       	ldi	r19, 0x00	; 0
 638:	4f e7       	ldi	r20, 0x7F	; 127
 63a:	53 e4       	ldi	r21, 0x43	; 67
 63c:	0e 94 2d 06 	call	0xc5a	; 0xc5a <__mulsf3>
 640:	0e 94 4c 05 	call	0xa98	; 0xa98 <__fixunssfsi>
 644:	16 2f       	mov	r17, r22
			
			unsigned char DAC_value = convertFloatToChar(valueToConvert);
			
			if(DAC_Channel == 0){
				
				i2c_start(I2C_DEVICE+I2C_WRITE);
 646:	88 e5       	ldi	r24, 0x58	; 88
			
			float valueToConvert = combineDigits(ones, tenths, hundredths);
			
			unsigned char DAC_value = convertFloatToChar(valueToConvert);
			
			if(DAC_Channel == 0){
 648:	61 14       	cp	r6, r1
 64a:	71 04       	cpc	r7, r1
 64c:	21 f4       	brne	.+8      	; 0x656 <main+0x24a>
				
				i2c_start(I2C_DEVICE+I2C_WRITE);
 64e:	0e 94 67 03 	call	0x6ce	; 0x6ce <i2c_start>
				i2c_write(0x00);
 652:	80 e0       	ldi	r24, 0x00	; 0
 654:	03 c0       	rjmp	.+6      	; 0x65c <main+0x250>
				i2c_write(DAC_value);
				i2c_stop();
				
			}
			else{
				i2c_start(I2C_DEVICE+I2C_WRITE);
 656:	0e 94 67 03 	call	0x6ce	; 0x6ce <i2c_start>
				i2c_write(0x01);
 65a:	81 e0       	ldi	r24, 0x01	; 1
 65c:	0e 94 91 03 	call	0x722	; 0x722 <i2c_write>
				i2c_write(DAC_value);
 660:	81 2f       	mov	r24, r17
 662:	0e 94 91 03 	call	0x722	; 0x722 <i2c_write>
				i2c_stop();
 666:	0e 94 89 03 	call	0x712	; 0x712 <i2c_stop>
			}
			
			char DAC_string[5];
			
			uart_puts("DAC channel ");
 66a:	83 ec       	ldi	r24, 0xC3	; 195
 66c:	91 e0       	ldi	r25, 0x01	; 1
 66e:	0e 94 46 04 	call	0x88c	; 0x88c <uart_puts>
			uart_putc(DAC_Channel + 48);
 672:	80 e3       	ldi	r24, 0x30	; 48
 674:	86 0d       	add	r24, r6
 676:	0e 94 31 04 	call	0x862	; 0x862 <uart_putc>
			uart_puts(" set to ");
 67a:	80 ed       	ldi	r24, 0xD0	; 208
 67c:	91 e0       	ldi	r25, 0x01	; 1
 67e:	0e 94 46 04 	call	0x88c	; 0x88c <uart_puts>
			uart_putc(ones + 48);
 682:	80 e3       	ldi	r24, 0x30	; 48
 684:	88 0d       	add	r24, r8
 686:	0e 94 31 04 	call	0x862	; 0x862 <uart_putc>
			uart_putc('.');
 68a:	8e e2       	ldi	r24, 0x2E	; 46
 68c:	0e 94 31 04 	call	0x862	; 0x862 <uart_putc>
			uart_putc(tenths + 48);
 690:	80 e3       	ldi	r24, 0x30	; 48
 692:	8a 0d       	add	r24, r10
 694:	0e 94 31 04 	call	0x862	; 0x862 <uart_putc>
			uart_putc(hundredths + 48);
 698:	80 e3       	ldi	r24, 0x30	; 48
 69a:	8c 0d       	add	r24, r12
 69c:	0e 94 31 04 	call	0x862	; 0x862 <uart_putc>
			uart_puts(" V (");
 6a0:	89 ed       	ldi	r24, 0xD9	; 217
 6a2:	91 e0       	ldi	r25, 0x01	; 1
 6a4:	0e 94 46 04 	call	0x88c	; 0x88c <uart_puts>
			itoa16(DAC_value, DAC_string);
 6a8:	b7 01       	movw	r22, r14
 6aa:	81 2f       	mov	r24, r17
 6ac:	90 e0       	ldi	r25, 0x00	; 0
 6ae:	0e 94 73 00 	call	0xe6	; 0xe6 <itoa16>
			uart_puts(DAC_string);
 6b2:	c7 01       	movw	r24, r14
 6b4:	0e 94 46 04 	call	0x88c	; 0x88c <uart_puts>
			uart_puts("d)\n");
 6b8:	8e ed       	ldi	r24, 0xDE	; 222
 6ba:	91 e0       	ldi	r25, 0x01	; 1
 6bc:	0e 94 46 04 	call	0x88c	; 0x88c <uart_puts>
 6c0:	ce ce       	rjmp	.-612    	; 0x45e <main+0x52>

000006c2 <i2c_init>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );
 6c2:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
 6c6:	88 e4       	ldi	r24, 0x48	; 72
 6c8:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
 6cc:	08 95       	ret

000006ce <i2c_start>:
 6ce:	94 ea       	ldi	r25, 0xA4	; 164
 6d0:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 6d4:	90 91 bc 00 	lds	r25, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 6d8:	97 ff       	sbrs	r25, 7
 6da:	fc cf       	rjmp	.-8      	; 0x6d4 <i2c_start+0x6>
 6dc:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
 6e0:	98 7f       	andi	r25, 0xF8	; 248
 6e2:	98 30       	cpi	r25, 0x08	; 8
 6e4:	21 f0       	breq	.+8      	; 0x6ee <i2c_start+0x20>
 6e6:	90 31       	cpi	r25, 0x10	; 16
 6e8:	11 f0       	breq	.+4      	; 0x6ee <i2c_start+0x20>
 6ea:	81 e0       	ldi	r24, 0x01	; 1
 6ec:	08 95       	ret
 6ee:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
 6f2:	84 e8       	ldi	r24, 0x84	; 132
 6f4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 6f8:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 6fc:	87 ff       	sbrs	r24, 7
 6fe:	fc cf       	rjmp	.-8      	; 0x6f8 <i2c_start+0x2a>
 700:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
 704:	88 7f       	andi	r24, 0xF8	; 248
 706:	88 31       	cpi	r24, 0x18	; 24
 708:	11 f0       	breq	.+4      	; 0x70e <i2c_start+0x40>
 70a:	80 34       	cpi	r24, 0x40	; 64
 70c:	71 f7       	brne	.-36     	; 0x6ea <i2c_start+0x1c>
 70e:	80 e0       	ldi	r24, 0x00	; 0
 710:	08 95       	ret

00000712 <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
 712:	84 e9       	ldi	r24, 0x94	; 148
 714:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
 718:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 71c:	84 fd       	sbrc	r24, 4
 71e:	fc cf       	rjmp	.-8      	; 0x718 <i2c_stop+0x6>

}/* i2c_stop */
 720:	08 95       	ret

00000722 <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
 722:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
	TWCR = (1<<TWINT) | (1<<TWEN);
 726:	84 e8       	ldi	r24, 0x84	; 132
 728:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
 72c:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 730:	87 ff       	sbrs	r24, 7
 732:	fc cf       	rjmp	.-8      	; 0x72c <i2c_write+0xa>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
 734:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
 738:	98 7f       	andi	r25, 0xF8	; 248
 73a:	81 e0       	ldi	r24, 0x01	; 1
 73c:	98 32       	cpi	r25, 0x28	; 40
 73e:	09 f4       	brne	.+2      	; 0x742 <i2c_write+0x20>
 740:	80 e0       	ldi	r24, 0x00	; 0
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
 742:	08 95       	ret

00000744 <__vector_18>:
ISR (UART0_RECEIVE_INTERRUPT)	
/*************************************************************************
Function: UART Receive Complete interrupt
Purpose:  called when the UART has received a character
**************************************************************************/
{
 744:	1f 92       	push	r1
 746:	0f 92       	push	r0
 748:	0f b6       	in	r0, 0x3f	; 63
 74a:	0f 92       	push	r0
 74c:	11 24       	eor	r1, r1
 74e:	2f 93       	push	r18
 750:	8f 93       	push	r24
 752:	9f 93       	push	r25
 754:	ef 93       	push	r30
 756:	ff 93       	push	r31
    unsigned char usr;
    unsigned char lastRxError;
 
 
    /* read UART status register and UART data register */
    usr  = UART0_STATUS;
 758:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
    data = UART0_DATA;
 75c:	90 91 c6 00 	lds	r25, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
    
    /* get FEn (Frame Error) DORn (Data OverRun) UPEn (USART Parity Error) bits */
#if defined(FE) && defined(DOR) && defined(UPE)
    lastRxError = usr & (_BV(FE)|_BV(DOR)|_BV(UPE) );
#elif defined(FE0) && defined(DOR0) && defined(UPE0)
    lastRxError = usr & (_BV(FE0)|_BV(DOR0)|_BV(UPE0) );
 760:	8c 71       	andi	r24, 0x1C	; 28
#elif defined(FE) && defined(DOR)
    lastRxError = usr & (_BV(FE)|_BV(DOR) );
#endif

    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
 762:	e0 91 e4 01 	lds	r30, 0x01E4	; 0x8001e4 <UART_RxHead>
 766:	ef 5f       	subi	r30, 0xFF	; 255
 768:	ef 71       	andi	r30, 0x1F	; 31
    
    if ( tmphead == UART_RxTail ) {
 76a:	20 91 e3 01 	lds	r18, 0x01E3	; 0x8001e3 <UART_RxTail>
 76e:	e2 17       	cp	r30, r18
 770:	39 f0       	breq	.+14     	; 0x780 <__vector_18+0x3c>
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    }else{
        /* store new index */
        UART_RxHead = tmphead;
 772:	e0 93 e4 01 	sts	0x01E4, r30	; 0x8001e4 <UART_RxHead>
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
 776:	f0 e0       	ldi	r31, 0x00	; 0
 778:	e9 51       	subi	r30, 0x19	; 25
 77a:	fe 4f       	sbci	r31, 0xFE	; 254
 77c:	90 83       	st	Z, r25
 77e:	01 c0       	rjmp	.+2      	; 0x782 <__vector_18+0x3e>
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
    
    if ( tmphead == UART_RxTail ) {
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
 780:	82 e0       	ldi	r24, 0x02	; 2
        /* store new index */
        UART_RxHead = tmphead;
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    }
    UART_LastRxError |= lastRxError;   
 782:	90 91 e2 01 	lds	r25, 0x01E2	; 0x8001e2 <__data_end>
 786:	89 2b       	or	r24, r25
 788:	80 93 e2 01 	sts	0x01E2, r24	; 0x8001e2 <__data_end>
}
 78c:	ff 91       	pop	r31
 78e:	ef 91       	pop	r30
 790:	9f 91       	pop	r25
 792:	8f 91       	pop	r24
 794:	2f 91       	pop	r18
 796:	0f 90       	pop	r0
 798:	0f be       	out	0x3f, r0	; 63
 79a:	0f 90       	pop	r0
 79c:	1f 90       	pop	r1
 79e:	18 95       	reti

000007a0 <__vector_19>:
ISR (UART0_TRANSMIT_INTERRUPT)
/*************************************************************************
Function: UART Data Register Empty interrupt
Purpose:  called when the UART is ready to transmit the next byte
**************************************************************************/
{
 7a0:	1f 92       	push	r1
 7a2:	0f 92       	push	r0
 7a4:	0f b6       	in	r0, 0x3f	; 63
 7a6:	0f 92       	push	r0
 7a8:	11 24       	eor	r1, r1
 7aa:	8f 93       	push	r24
 7ac:	9f 93       	push	r25
 7ae:	ef 93       	push	r30
 7b0:	ff 93       	push	r31
    unsigned char tmptail;

    
    if ( UART_TxHead != UART_TxTail) {
 7b2:	90 91 e6 01 	lds	r25, 0x01E6	; 0x8001e6 <UART_TxHead>
 7b6:	80 91 e5 01 	lds	r24, 0x01E5	; 0x8001e5 <UART_TxTail>
 7ba:	98 17       	cp	r25, r24
 7bc:	69 f0       	breq	.+26     	; 0x7d8 <__vector_19+0x38>
        /* calculate and store new buffer index */
        tmptail = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
 7be:	e0 91 e5 01 	lds	r30, 0x01E5	; 0x8001e5 <UART_TxTail>
 7c2:	ef 5f       	subi	r30, 0xFF	; 255
 7c4:	ef 71       	andi	r30, 0x1F	; 31
        UART_TxTail = tmptail;
 7c6:	e0 93 e5 01 	sts	0x01E5, r30	; 0x8001e5 <UART_TxTail>
        /* get one byte from buffer and write it to UART */
        UART0_DATA = UART_TxBuf[tmptail];  /* start transmission */
 7ca:	f0 e0       	ldi	r31, 0x00	; 0
 7cc:	e9 5f       	subi	r30, 0xF9	; 249
 7ce:	fd 4f       	sbci	r31, 0xFD	; 253
 7d0:	80 81       	ld	r24, Z
 7d2:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 7d6:	05 c0       	rjmp	.+10     	; 0x7e2 <__vector_19+0x42>
    }else{
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~_BV(UART0_UDRIE);
 7d8:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
 7dc:	8f 7d       	andi	r24, 0xDF	; 223
 7de:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
    }
}
 7e2:	ff 91       	pop	r31
 7e4:	ef 91       	pop	r30
 7e6:	9f 91       	pop	r25
 7e8:	8f 91       	pop	r24
 7ea:	0f 90       	pop	r0
 7ec:	0f be       	out	0x3f, r0	; 63
 7ee:	0f 90       	pop	r0
 7f0:	1f 90       	pop	r1
 7f2:	18 95       	reti

000007f4 <uart_init>:
Input:    baudrate using macro UART_BAUD_SELECT()
Returns:  none
**************************************************************************/
void uart_init(unsigned int baudrate)
{
    UART_TxHead = 0;
 7f4:	10 92 e6 01 	sts	0x01E6, r1	; 0x8001e6 <UART_TxHead>
    UART_TxTail = 0;
 7f8:	10 92 e5 01 	sts	0x01E5, r1	; 0x8001e5 <UART_TxTail>
    UART_RxHead = 0;
 7fc:	10 92 e4 01 	sts	0x01E4, r1	; 0x8001e4 <UART_RxHead>
    UART_RxTail = 0;
 800:	10 92 e3 01 	sts	0x01E3, r1	; 0x8001e3 <UART_RxTail>
#endif
#endif
#endif

    /* Set baud rate */
    if ( baudrate & 0x8000 )
 804:	97 ff       	sbrs	r25, 7
 806:	03 c0       	rjmp	.+6      	; 0x80e <__DATA_REGION_LENGTH__+0xe>
    {
        #if UART0_BIT_U2X
        UART0_STATUS = (1<<UART0_BIT_U2X);  //Enable 2x speed 
 808:	22 e0       	ldi	r18, 0x02	; 2
 80a:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
        #endif
    } 
    #if defined(UART0_UBRRH)
    UART0_UBRRH = (unsigned char)((baudrate>>8)&0x80) ;
 80e:	90 78       	andi	r25, 0x80	; 128
 810:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
    #endif    
    UART0_UBRRL = (unsigned char) (baudrate&0x00FF);
 814:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
      
    /* Enable USART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(UART0_BIT_RXCIE)|(1<<UART0_BIT_RXEN)|(1<<UART0_BIT_TXEN);
 818:	88 e9       	ldi	r24, 0x98	; 152
 81a:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
    /* Set frame format: asynchronous, 8data, no parity, 1stop bit */
    #ifdef UART0_CONTROLC
    #ifdef UART0_BIT_URSEL
    UART0_CONTROLC = (1<<UART0_BIT_URSEL)|(1<<UART0_BIT_UCSZ1)|(1<<UART0_BIT_UCSZ0);
    #else
    UART0_CONTROLC = (1<<UART0_BIT_UCSZ1)|(1<<UART0_BIT_UCSZ0);
 81e:	86 e0       	ldi	r24, 0x06	; 6
 820:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
 824:	08 95       	ret

00000826 <uart_getc>:
    unsigned char tmptail;
    unsigned char data;
    unsigned char lastRxError;


    if ( UART_RxHead == UART_RxTail ) {
 826:	90 91 e4 01 	lds	r25, 0x01E4	; 0x8001e4 <UART_RxHead>
 82a:	80 91 e3 01 	lds	r24, 0x01E3	; 0x8001e3 <UART_RxTail>
 82e:	98 17       	cp	r25, r24
 830:	a9 f0       	breq	.+42     	; 0x85c <uart_getc+0x36>
        return UART_NO_DATA;   /* no data available */
    }
    
    /* calculate buffer index */
    tmptail = (UART_RxTail + 1) & UART_RX_BUFFER_MASK;
 832:	90 91 e3 01 	lds	r25, 0x01E3	; 0x8001e3 <UART_RxTail>
 836:	9f 5f       	subi	r25, 0xFF	; 255
 838:	9f 71       	andi	r25, 0x1F	; 31
    
    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];
 83a:	e9 2f       	mov	r30, r25
 83c:	f0 e0       	ldi	r31, 0x00	; 0
 83e:	e9 51       	subi	r30, 0x19	; 25
 840:	fe 4f       	sbci	r31, 0xFE	; 254
 842:	20 81       	ld	r18, Z
    lastRxError = UART_LastRxError;
 844:	80 91 e2 01 	lds	r24, 0x01E2	; 0x8001e2 <__data_end>
    
    /* store buffer index */
    UART_RxTail = tmptail; 
 848:	90 93 e3 01 	sts	0x01E3, r25	; 0x8001e3 <UART_RxTail>
    
    UART_LastRxError = 0;
 84c:	10 92 e2 01 	sts	0x01E2, r1	; 0x8001e2 <__data_end>
    return (lastRxError << 8) + data;
 850:	90 e0       	ldi	r25, 0x00	; 0
 852:	98 2f       	mov	r25, r24
 854:	88 27       	eor	r24, r24
 856:	82 0f       	add	r24, r18
 858:	91 1d       	adc	r25, r1
 85a:	08 95       	ret
    unsigned char data;
    unsigned char lastRxError;


    if ( UART_RxHead == UART_RxTail ) {
        return UART_NO_DATA;   /* no data available */
 85c:	80 e0       	ldi	r24, 0x00	; 0
 85e:	91 e0       	ldi	r25, 0x01	; 1
    UART_RxTail = tmptail; 
    
    UART_LastRxError = 0;
    return (lastRxError << 8) + data;

}/* uart_getc */
 860:	08 95       	ret

00000862 <uart_putc>:
void uart_putc(unsigned char data)
{
    unsigned char tmphead;

    
    tmphead  = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
 862:	90 91 e6 01 	lds	r25, 0x01E6	; 0x8001e6 <UART_TxHead>
 866:	9f 5f       	subi	r25, 0xFF	; 255
 868:	9f 71       	andi	r25, 0x1F	; 31
    
    while ( tmphead == UART_TxTail ){
 86a:	20 91 e5 01 	lds	r18, 0x01E5	; 0x8001e5 <UART_TxTail>
 86e:	92 17       	cp	r25, r18
 870:	e1 f3       	breq	.-8      	; 0x86a <uart_putc+0x8>
        ;/* wait for free space in buffer */
    }
    
    UART_TxBuf[tmphead] = data;
 872:	e9 2f       	mov	r30, r25
 874:	f0 e0       	ldi	r31, 0x00	; 0
 876:	e9 5f       	subi	r30, 0xF9	; 249
 878:	fd 4f       	sbci	r31, 0xFD	; 253
 87a:	80 83       	st	Z, r24
    UART_TxHead = tmphead;
 87c:	90 93 e6 01 	sts	0x01E6, r25	; 0x8001e6 <UART_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL    |= _BV(UART0_UDRIE);
 880:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
 884:	80 62       	ori	r24, 0x20	; 32
 886:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
 88a:	08 95       	ret

0000088c <uart_puts>:
Purpose:  transmit string to UART
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
 88c:	cf 93       	push	r28
 88e:	df 93       	push	r29
 890:	ec 01       	movw	r28, r24
    while (*s) 
 892:	89 91       	ld	r24, Y+
 894:	88 23       	and	r24, r24
 896:	19 f0       	breq	.+6      	; 0x89e <uart_puts+0x12>
      uart_putc(*s++);
 898:	0e 94 31 04 	call	0x862	; 0x862 <uart_putc>
 89c:	fa cf       	rjmp	.-12     	; 0x892 <uart_puts+0x6>

}/* uart_puts */
 89e:	df 91       	pop	r29
 8a0:	cf 91       	pop	r28
 8a2:	08 95       	ret

000008a4 <uart_puts_p>:
Purpose:  transmit string from program memory to UART
Input:    program memory string to be transmitted
Returns:  none
**************************************************************************/
void uart_puts_p(const char *progmem_s )
{
 8a4:	cf 93       	push	r28
 8a6:	df 93       	push	r29
 8a8:	fc 01       	movw	r30, r24
    register char c;
    
    while ( (c = pgm_read_byte(progmem_s++)) ) 
 8aa:	84 91       	lpm	r24, Z
 8ac:	ef 01       	movw	r28, r30
 8ae:	21 96       	adiw	r28, 0x01	; 1
 8b0:	88 23       	and	r24, r24
 8b2:	21 f0       	breq	.+8      	; 0x8bc <uart_puts_p+0x18>
      uart_putc(c);
 8b4:	0e 94 31 04 	call	0x862	; 0x862 <uart_putc>
 8b8:	fe 01       	movw	r30, r28
 8ba:	f7 cf       	rjmp	.-18     	; 0x8aa <uart_puts_p+0x6>

}/* uart_puts_p */
 8bc:	df 91       	pop	r29
 8be:	cf 91       	pop	r28
 8c0:	08 95       	ret

000008c2 <__subsf3>:
 8c2:	50 58       	subi	r21, 0x80	; 128

000008c4 <__addsf3>:
 8c4:	bb 27       	eor	r27, r27
 8c6:	aa 27       	eor	r26, r26
 8c8:	0e 94 79 04 	call	0x8f2	; 0x8f2 <__addsf3x>
 8cc:	0c 94 f3 05 	jmp	0xbe6	; 0xbe6 <__fp_round>
 8d0:	0e 94 e5 05 	call	0xbca	; 0xbca <__fp_pscA>
 8d4:	38 f0       	brcs	.+14     	; 0x8e4 <__addsf3+0x20>
 8d6:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <__fp_pscB>
 8da:	20 f0       	brcs	.+8      	; 0x8e4 <__addsf3+0x20>
 8dc:	39 f4       	brne	.+14     	; 0x8ec <__addsf3+0x28>
 8de:	9f 3f       	cpi	r25, 0xFF	; 255
 8e0:	19 f4       	brne	.+6      	; 0x8e8 <__addsf3+0x24>
 8e2:	26 f4       	brtc	.+8      	; 0x8ec <__addsf3+0x28>
 8e4:	0c 94 e2 05 	jmp	0xbc4	; 0xbc4 <__fp_nan>
 8e8:	0e f4       	brtc	.+2      	; 0x8ec <__addsf3+0x28>
 8ea:	e0 95       	com	r30
 8ec:	e7 fb       	bst	r30, 7
 8ee:	0c 94 dc 05 	jmp	0xbb8	; 0xbb8 <__fp_inf>

000008f2 <__addsf3x>:
 8f2:	e9 2f       	mov	r30, r25
 8f4:	0e 94 04 06 	call	0xc08	; 0xc08 <__fp_split3>
 8f8:	58 f3       	brcs	.-42     	; 0x8d0 <__addsf3+0xc>
 8fa:	ba 17       	cp	r27, r26
 8fc:	62 07       	cpc	r22, r18
 8fe:	73 07       	cpc	r23, r19
 900:	84 07       	cpc	r24, r20
 902:	95 07       	cpc	r25, r21
 904:	20 f0       	brcs	.+8      	; 0x90e <__stack+0xf>
 906:	79 f4       	brne	.+30     	; 0x926 <__stack+0x27>
 908:	a6 f5       	brtc	.+104    	; 0x972 <__stack+0x73>
 90a:	0c 94 26 06 	jmp	0xc4c	; 0xc4c <__fp_zero>
 90e:	0e f4       	brtc	.+2      	; 0x912 <__stack+0x13>
 910:	e0 95       	com	r30
 912:	0b 2e       	mov	r0, r27
 914:	ba 2f       	mov	r27, r26
 916:	a0 2d       	mov	r26, r0
 918:	0b 01       	movw	r0, r22
 91a:	b9 01       	movw	r22, r18
 91c:	90 01       	movw	r18, r0
 91e:	0c 01       	movw	r0, r24
 920:	ca 01       	movw	r24, r20
 922:	a0 01       	movw	r20, r0
 924:	11 24       	eor	r1, r1
 926:	ff 27       	eor	r31, r31
 928:	59 1b       	sub	r21, r25
 92a:	99 f0       	breq	.+38     	; 0x952 <__stack+0x53>
 92c:	59 3f       	cpi	r21, 0xF9	; 249
 92e:	50 f4       	brcc	.+20     	; 0x944 <__stack+0x45>
 930:	50 3e       	cpi	r21, 0xE0	; 224
 932:	68 f1       	brcs	.+90     	; 0x98e <__stack+0x8f>
 934:	1a 16       	cp	r1, r26
 936:	f0 40       	sbci	r31, 0x00	; 0
 938:	a2 2f       	mov	r26, r18
 93a:	23 2f       	mov	r18, r19
 93c:	34 2f       	mov	r19, r20
 93e:	44 27       	eor	r20, r20
 940:	58 5f       	subi	r21, 0xF8	; 248
 942:	f3 cf       	rjmp	.-26     	; 0x92a <__stack+0x2b>
 944:	46 95       	lsr	r20
 946:	37 95       	ror	r19
 948:	27 95       	ror	r18
 94a:	a7 95       	ror	r26
 94c:	f0 40       	sbci	r31, 0x00	; 0
 94e:	53 95       	inc	r21
 950:	c9 f7       	brne	.-14     	; 0x944 <__stack+0x45>
 952:	7e f4       	brtc	.+30     	; 0x972 <__stack+0x73>
 954:	1f 16       	cp	r1, r31
 956:	ba 0b       	sbc	r27, r26
 958:	62 0b       	sbc	r22, r18
 95a:	73 0b       	sbc	r23, r19
 95c:	84 0b       	sbc	r24, r20
 95e:	ba f0       	brmi	.+46     	; 0x98e <__stack+0x8f>
 960:	91 50       	subi	r25, 0x01	; 1
 962:	a1 f0       	breq	.+40     	; 0x98c <__stack+0x8d>
 964:	ff 0f       	add	r31, r31
 966:	bb 1f       	adc	r27, r27
 968:	66 1f       	adc	r22, r22
 96a:	77 1f       	adc	r23, r23
 96c:	88 1f       	adc	r24, r24
 96e:	c2 f7       	brpl	.-16     	; 0x960 <__stack+0x61>
 970:	0e c0       	rjmp	.+28     	; 0x98e <__stack+0x8f>
 972:	ba 0f       	add	r27, r26
 974:	62 1f       	adc	r22, r18
 976:	73 1f       	adc	r23, r19
 978:	84 1f       	adc	r24, r20
 97a:	48 f4       	brcc	.+18     	; 0x98e <__stack+0x8f>
 97c:	87 95       	ror	r24
 97e:	77 95       	ror	r23
 980:	67 95       	ror	r22
 982:	b7 95       	ror	r27
 984:	f7 95       	ror	r31
 986:	9e 3f       	cpi	r25, 0xFE	; 254
 988:	08 f0       	brcs	.+2      	; 0x98c <__stack+0x8d>
 98a:	b0 cf       	rjmp	.-160    	; 0x8ec <__addsf3+0x28>
 98c:	93 95       	inc	r25
 98e:	88 0f       	add	r24, r24
 990:	08 f0       	brcs	.+2      	; 0x994 <__stack+0x95>
 992:	99 27       	eor	r25, r25
 994:	ee 0f       	add	r30, r30
 996:	97 95       	ror	r25
 998:	87 95       	ror	r24
 99a:	08 95       	ret

0000099c <__cmpsf2>:
 99c:	0e 94 b8 05 	call	0xb70	; 0xb70 <__fp_cmp>
 9a0:	08 f4       	brcc	.+2      	; 0x9a4 <__cmpsf2+0x8>
 9a2:	81 e0       	ldi	r24, 0x01	; 1
 9a4:	08 95       	ret

000009a6 <__divsf3>:
 9a6:	0e 94 e7 04 	call	0x9ce	; 0x9ce <__divsf3x>
 9aa:	0c 94 f3 05 	jmp	0xbe6	; 0xbe6 <__fp_round>
 9ae:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <__fp_pscB>
 9b2:	58 f0       	brcs	.+22     	; 0x9ca <__divsf3+0x24>
 9b4:	0e 94 e5 05 	call	0xbca	; 0xbca <__fp_pscA>
 9b8:	40 f0       	brcs	.+16     	; 0x9ca <__divsf3+0x24>
 9ba:	29 f4       	brne	.+10     	; 0x9c6 <__divsf3+0x20>
 9bc:	5f 3f       	cpi	r21, 0xFF	; 255
 9be:	29 f0       	breq	.+10     	; 0x9ca <__divsf3+0x24>
 9c0:	0c 94 dc 05 	jmp	0xbb8	; 0xbb8 <__fp_inf>
 9c4:	51 11       	cpse	r21, r1
 9c6:	0c 94 27 06 	jmp	0xc4e	; 0xc4e <__fp_szero>
 9ca:	0c 94 e2 05 	jmp	0xbc4	; 0xbc4 <__fp_nan>

000009ce <__divsf3x>:
 9ce:	0e 94 04 06 	call	0xc08	; 0xc08 <__fp_split3>
 9d2:	68 f3       	brcs	.-38     	; 0x9ae <__divsf3+0x8>

000009d4 <__divsf3_pse>:
 9d4:	99 23       	and	r25, r25
 9d6:	b1 f3       	breq	.-20     	; 0x9c4 <__divsf3+0x1e>
 9d8:	55 23       	and	r21, r21
 9da:	91 f3       	breq	.-28     	; 0x9c0 <__divsf3+0x1a>
 9dc:	95 1b       	sub	r25, r21
 9de:	55 0b       	sbc	r21, r21
 9e0:	bb 27       	eor	r27, r27
 9e2:	aa 27       	eor	r26, r26
 9e4:	62 17       	cp	r22, r18
 9e6:	73 07       	cpc	r23, r19
 9e8:	84 07       	cpc	r24, r20
 9ea:	38 f0       	brcs	.+14     	; 0x9fa <__divsf3_pse+0x26>
 9ec:	9f 5f       	subi	r25, 0xFF	; 255
 9ee:	5f 4f       	sbci	r21, 0xFF	; 255
 9f0:	22 0f       	add	r18, r18
 9f2:	33 1f       	adc	r19, r19
 9f4:	44 1f       	adc	r20, r20
 9f6:	aa 1f       	adc	r26, r26
 9f8:	a9 f3       	breq	.-22     	; 0x9e4 <__divsf3_pse+0x10>
 9fa:	35 d0       	rcall	.+106    	; 0xa66 <__divsf3_pse+0x92>
 9fc:	0e 2e       	mov	r0, r30
 9fe:	3a f0       	brmi	.+14     	; 0xa0e <__divsf3_pse+0x3a>
 a00:	e0 e8       	ldi	r30, 0x80	; 128
 a02:	32 d0       	rcall	.+100    	; 0xa68 <__divsf3_pse+0x94>
 a04:	91 50       	subi	r25, 0x01	; 1
 a06:	50 40       	sbci	r21, 0x00	; 0
 a08:	e6 95       	lsr	r30
 a0a:	00 1c       	adc	r0, r0
 a0c:	ca f7       	brpl	.-14     	; 0xa00 <__divsf3_pse+0x2c>
 a0e:	2b d0       	rcall	.+86     	; 0xa66 <__divsf3_pse+0x92>
 a10:	fe 2f       	mov	r31, r30
 a12:	29 d0       	rcall	.+82     	; 0xa66 <__divsf3_pse+0x92>
 a14:	66 0f       	add	r22, r22
 a16:	77 1f       	adc	r23, r23
 a18:	88 1f       	adc	r24, r24
 a1a:	bb 1f       	adc	r27, r27
 a1c:	26 17       	cp	r18, r22
 a1e:	37 07       	cpc	r19, r23
 a20:	48 07       	cpc	r20, r24
 a22:	ab 07       	cpc	r26, r27
 a24:	b0 e8       	ldi	r27, 0x80	; 128
 a26:	09 f0       	breq	.+2      	; 0xa2a <__divsf3_pse+0x56>
 a28:	bb 0b       	sbc	r27, r27
 a2a:	80 2d       	mov	r24, r0
 a2c:	bf 01       	movw	r22, r30
 a2e:	ff 27       	eor	r31, r31
 a30:	93 58       	subi	r25, 0x83	; 131
 a32:	5f 4f       	sbci	r21, 0xFF	; 255
 a34:	3a f0       	brmi	.+14     	; 0xa44 <__divsf3_pse+0x70>
 a36:	9e 3f       	cpi	r25, 0xFE	; 254
 a38:	51 05       	cpc	r21, r1
 a3a:	78 f0       	brcs	.+30     	; 0xa5a <__divsf3_pse+0x86>
 a3c:	0c 94 dc 05 	jmp	0xbb8	; 0xbb8 <__fp_inf>
 a40:	0c 94 27 06 	jmp	0xc4e	; 0xc4e <__fp_szero>
 a44:	5f 3f       	cpi	r21, 0xFF	; 255
 a46:	e4 f3       	brlt	.-8      	; 0xa40 <__divsf3_pse+0x6c>
 a48:	98 3e       	cpi	r25, 0xE8	; 232
 a4a:	d4 f3       	brlt	.-12     	; 0xa40 <__divsf3_pse+0x6c>
 a4c:	86 95       	lsr	r24
 a4e:	77 95       	ror	r23
 a50:	67 95       	ror	r22
 a52:	b7 95       	ror	r27
 a54:	f7 95       	ror	r31
 a56:	9f 5f       	subi	r25, 0xFF	; 255
 a58:	c9 f7       	brne	.-14     	; 0xa4c <__divsf3_pse+0x78>
 a5a:	88 0f       	add	r24, r24
 a5c:	91 1d       	adc	r25, r1
 a5e:	96 95       	lsr	r25
 a60:	87 95       	ror	r24
 a62:	97 f9       	bld	r25, 7
 a64:	08 95       	ret
 a66:	e1 e0       	ldi	r30, 0x01	; 1
 a68:	66 0f       	add	r22, r22
 a6a:	77 1f       	adc	r23, r23
 a6c:	88 1f       	adc	r24, r24
 a6e:	bb 1f       	adc	r27, r27
 a70:	62 17       	cp	r22, r18
 a72:	73 07       	cpc	r23, r19
 a74:	84 07       	cpc	r24, r20
 a76:	ba 07       	cpc	r27, r26
 a78:	20 f0       	brcs	.+8      	; 0xa82 <__divsf3_pse+0xae>
 a7a:	62 1b       	sub	r22, r18
 a7c:	73 0b       	sbc	r23, r19
 a7e:	84 0b       	sbc	r24, r20
 a80:	ba 0b       	sbc	r27, r26
 a82:	ee 1f       	adc	r30, r30
 a84:	88 f7       	brcc	.-30     	; 0xa68 <__divsf3_pse+0x94>
 a86:	e0 95       	com	r30
 a88:	08 95       	ret

00000a8a <__fixsfsi>:
 a8a:	0e 94 4c 05 	call	0xa98	; 0xa98 <__fixunssfsi>
 a8e:	68 94       	set
 a90:	b1 11       	cpse	r27, r1
 a92:	0c 94 27 06 	jmp	0xc4e	; 0xc4e <__fp_szero>
 a96:	08 95       	ret

00000a98 <__fixunssfsi>:
 a98:	0e 94 0c 06 	call	0xc18	; 0xc18 <__fp_splitA>
 a9c:	88 f0       	brcs	.+34     	; 0xac0 <__fixunssfsi+0x28>
 a9e:	9f 57       	subi	r25, 0x7F	; 127
 aa0:	98 f0       	brcs	.+38     	; 0xac8 <__fixunssfsi+0x30>
 aa2:	b9 2f       	mov	r27, r25
 aa4:	99 27       	eor	r25, r25
 aa6:	b7 51       	subi	r27, 0x17	; 23
 aa8:	b0 f0       	brcs	.+44     	; 0xad6 <__fixunssfsi+0x3e>
 aaa:	e1 f0       	breq	.+56     	; 0xae4 <__fixunssfsi+0x4c>
 aac:	66 0f       	add	r22, r22
 aae:	77 1f       	adc	r23, r23
 ab0:	88 1f       	adc	r24, r24
 ab2:	99 1f       	adc	r25, r25
 ab4:	1a f0       	brmi	.+6      	; 0xabc <__fixunssfsi+0x24>
 ab6:	ba 95       	dec	r27
 ab8:	c9 f7       	brne	.-14     	; 0xaac <__fixunssfsi+0x14>
 aba:	14 c0       	rjmp	.+40     	; 0xae4 <__fixunssfsi+0x4c>
 abc:	b1 30       	cpi	r27, 0x01	; 1
 abe:	91 f0       	breq	.+36     	; 0xae4 <__fixunssfsi+0x4c>
 ac0:	0e 94 26 06 	call	0xc4c	; 0xc4c <__fp_zero>
 ac4:	b1 e0       	ldi	r27, 0x01	; 1
 ac6:	08 95       	ret
 ac8:	0c 94 26 06 	jmp	0xc4c	; 0xc4c <__fp_zero>
 acc:	67 2f       	mov	r22, r23
 ace:	78 2f       	mov	r23, r24
 ad0:	88 27       	eor	r24, r24
 ad2:	b8 5f       	subi	r27, 0xF8	; 248
 ad4:	39 f0       	breq	.+14     	; 0xae4 <__fixunssfsi+0x4c>
 ad6:	b9 3f       	cpi	r27, 0xF9	; 249
 ad8:	cc f3       	brlt	.-14     	; 0xacc <__fixunssfsi+0x34>
 ada:	86 95       	lsr	r24
 adc:	77 95       	ror	r23
 ade:	67 95       	ror	r22
 ae0:	b3 95       	inc	r27
 ae2:	d9 f7       	brne	.-10     	; 0xada <__fixunssfsi+0x42>
 ae4:	3e f4       	brtc	.+14     	; 0xaf4 <__fixunssfsi+0x5c>
 ae6:	90 95       	com	r25
 ae8:	80 95       	com	r24
 aea:	70 95       	com	r23
 aec:	61 95       	neg	r22
 aee:	7f 4f       	sbci	r23, 0xFF	; 255
 af0:	8f 4f       	sbci	r24, 0xFF	; 255
 af2:	9f 4f       	sbci	r25, 0xFF	; 255
 af4:	08 95       	ret

00000af6 <__floatunsisf>:
 af6:	e8 94       	clt
 af8:	09 c0       	rjmp	.+18     	; 0xb0c <__floatsisf+0x12>

00000afa <__floatsisf>:
 afa:	97 fb       	bst	r25, 7
 afc:	3e f4       	brtc	.+14     	; 0xb0c <__floatsisf+0x12>
 afe:	90 95       	com	r25
 b00:	80 95       	com	r24
 b02:	70 95       	com	r23
 b04:	61 95       	neg	r22
 b06:	7f 4f       	sbci	r23, 0xFF	; 255
 b08:	8f 4f       	sbci	r24, 0xFF	; 255
 b0a:	9f 4f       	sbci	r25, 0xFF	; 255
 b0c:	99 23       	and	r25, r25
 b0e:	a9 f0       	breq	.+42     	; 0xb3a <__floatsisf+0x40>
 b10:	f9 2f       	mov	r31, r25
 b12:	96 e9       	ldi	r25, 0x96	; 150
 b14:	bb 27       	eor	r27, r27
 b16:	93 95       	inc	r25
 b18:	f6 95       	lsr	r31
 b1a:	87 95       	ror	r24
 b1c:	77 95       	ror	r23
 b1e:	67 95       	ror	r22
 b20:	b7 95       	ror	r27
 b22:	f1 11       	cpse	r31, r1
 b24:	f8 cf       	rjmp	.-16     	; 0xb16 <__floatsisf+0x1c>
 b26:	fa f4       	brpl	.+62     	; 0xb66 <__floatsisf+0x6c>
 b28:	bb 0f       	add	r27, r27
 b2a:	11 f4       	brne	.+4      	; 0xb30 <__floatsisf+0x36>
 b2c:	60 ff       	sbrs	r22, 0
 b2e:	1b c0       	rjmp	.+54     	; 0xb66 <__floatsisf+0x6c>
 b30:	6f 5f       	subi	r22, 0xFF	; 255
 b32:	7f 4f       	sbci	r23, 0xFF	; 255
 b34:	8f 4f       	sbci	r24, 0xFF	; 255
 b36:	9f 4f       	sbci	r25, 0xFF	; 255
 b38:	16 c0       	rjmp	.+44     	; 0xb66 <__floatsisf+0x6c>
 b3a:	88 23       	and	r24, r24
 b3c:	11 f0       	breq	.+4      	; 0xb42 <__floatsisf+0x48>
 b3e:	96 e9       	ldi	r25, 0x96	; 150
 b40:	11 c0       	rjmp	.+34     	; 0xb64 <__floatsisf+0x6a>
 b42:	77 23       	and	r23, r23
 b44:	21 f0       	breq	.+8      	; 0xb4e <__floatsisf+0x54>
 b46:	9e e8       	ldi	r25, 0x8E	; 142
 b48:	87 2f       	mov	r24, r23
 b4a:	76 2f       	mov	r23, r22
 b4c:	05 c0       	rjmp	.+10     	; 0xb58 <__floatsisf+0x5e>
 b4e:	66 23       	and	r22, r22
 b50:	71 f0       	breq	.+28     	; 0xb6e <__floatsisf+0x74>
 b52:	96 e8       	ldi	r25, 0x86	; 134
 b54:	86 2f       	mov	r24, r22
 b56:	70 e0       	ldi	r23, 0x00	; 0
 b58:	60 e0       	ldi	r22, 0x00	; 0
 b5a:	2a f0       	brmi	.+10     	; 0xb66 <__floatsisf+0x6c>
 b5c:	9a 95       	dec	r25
 b5e:	66 0f       	add	r22, r22
 b60:	77 1f       	adc	r23, r23
 b62:	88 1f       	adc	r24, r24
 b64:	da f7       	brpl	.-10     	; 0xb5c <__floatsisf+0x62>
 b66:	88 0f       	add	r24, r24
 b68:	96 95       	lsr	r25
 b6a:	87 95       	ror	r24
 b6c:	97 f9       	bld	r25, 7
 b6e:	08 95       	ret

00000b70 <__fp_cmp>:
 b70:	99 0f       	add	r25, r25
 b72:	00 08       	sbc	r0, r0
 b74:	55 0f       	add	r21, r21
 b76:	aa 0b       	sbc	r26, r26
 b78:	e0 e8       	ldi	r30, 0x80	; 128
 b7a:	fe ef       	ldi	r31, 0xFE	; 254
 b7c:	16 16       	cp	r1, r22
 b7e:	17 06       	cpc	r1, r23
 b80:	e8 07       	cpc	r30, r24
 b82:	f9 07       	cpc	r31, r25
 b84:	c0 f0       	brcs	.+48     	; 0xbb6 <__fp_cmp+0x46>
 b86:	12 16       	cp	r1, r18
 b88:	13 06       	cpc	r1, r19
 b8a:	e4 07       	cpc	r30, r20
 b8c:	f5 07       	cpc	r31, r21
 b8e:	98 f0       	brcs	.+38     	; 0xbb6 <__fp_cmp+0x46>
 b90:	62 1b       	sub	r22, r18
 b92:	73 0b       	sbc	r23, r19
 b94:	84 0b       	sbc	r24, r20
 b96:	95 0b       	sbc	r25, r21
 b98:	39 f4       	brne	.+14     	; 0xba8 <__fp_cmp+0x38>
 b9a:	0a 26       	eor	r0, r26
 b9c:	61 f0       	breq	.+24     	; 0xbb6 <__fp_cmp+0x46>
 b9e:	23 2b       	or	r18, r19
 ba0:	24 2b       	or	r18, r20
 ba2:	25 2b       	or	r18, r21
 ba4:	21 f4       	brne	.+8      	; 0xbae <__fp_cmp+0x3e>
 ba6:	08 95       	ret
 ba8:	0a 26       	eor	r0, r26
 baa:	09 f4       	brne	.+2      	; 0xbae <__fp_cmp+0x3e>
 bac:	a1 40       	sbci	r26, 0x01	; 1
 bae:	a6 95       	lsr	r26
 bb0:	8f ef       	ldi	r24, 0xFF	; 255
 bb2:	81 1d       	adc	r24, r1
 bb4:	81 1d       	adc	r24, r1
 bb6:	08 95       	ret

00000bb8 <__fp_inf>:
 bb8:	97 f9       	bld	r25, 7
 bba:	9f 67       	ori	r25, 0x7F	; 127
 bbc:	80 e8       	ldi	r24, 0x80	; 128
 bbe:	70 e0       	ldi	r23, 0x00	; 0
 bc0:	60 e0       	ldi	r22, 0x00	; 0
 bc2:	08 95       	ret

00000bc4 <__fp_nan>:
 bc4:	9f ef       	ldi	r25, 0xFF	; 255
 bc6:	80 ec       	ldi	r24, 0xC0	; 192
 bc8:	08 95       	ret

00000bca <__fp_pscA>:
 bca:	00 24       	eor	r0, r0
 bcc:	0a 94       	dec	r0
 bce:	16 16       	cp	r1, r22
 bd0:	17 06       	cpc	r1, r23
 bd2:	18 06       	cpc	r1, r24
 bd4:	09 06       	cpc	r0, r25
 bd6:	08 95       	ret

00000bd8 <__fp_pscB>:
 bd8:	00 24       	eor	r0, r0
 bda:	0a 94       	dec	r0
 bdc:	12 16       	cp	r1, r18
 bde:	13 06       	cpc	r1, r19
 be0:	14 06       	cpc	r1, r20
 be2:	05 06       	cpc	r0, r21
 be4:	08 95       	ret

00000be6 <__fp_round>:
 be6:	09 2e       	mov	r0, r25
 be8:	03 94       	inc	r0
 bea:	00 0c       	add	r0, r0
 bec:	11 f4       	brne	.+4      	; 0xbf2 <__fp_round+0xc>
 bee:	88 23       	and	r24, r24
 bf0:	52 f0       	brmi	.+20     	; 0xc06 <__fp_round+0x20>
 bf2:	bb 0f       	add	r27, r27
 bf4:	40 f4       	brcc	.+16     	; 0xc06 <__fp_round+0x20>
 bf6:	bf 2b       	or	r27, r31
 bf8:	11 f4       	brne	.+4      	; 0xbfe <__fp_round+0x18>
 bfa:	60 ff       	sbrs	r22, 0
 bfc:	04 c0       	rjmp	.+8      	; 0xc06 <__fp_round+0x20>
 bfe:	6f 5f       	subi	r22, 0xFF	; 255
 c00:	7f 4f       	sbci	r23, 0xFF	; 255
 c02:	8f 4f       	sbci	r24, 0xFF	; 255
 c04:	9f 4f       	sbci	r25, 0xFF	; 255
 c06:	08 95       	ret

00000c08 <__fp_split3>:
 c08:	57 fd       	sbrc	r21, 7
 c0a:	90 58       	subi	r25, 0x80	; 128
 c0c:	44 0f       	add	r20, r20
 c0e:	55 1f       	adc	r21, r21
 c10:	59 f0       	breq	.+22     	; 0xc28 <__fp_splitA+0x10>
 c12:	5f 3f       	cpi	r21, 0xFF	; 255
 c14:	71 f0       	breq	.+28     	; 0xc32 <__fp_splitA+0x1a>
 c16:	47 95       	ror	r20

00000c18 <__fp_splitA>:
 c18:	88 0f       	add	r24, r24
 c1a:	97 fb       	bst	r25, 7
 c1c:	99 1f       	adc	r25, r25
 c1e:	61 f0       	breq	.+24     	; 0xc38 <__fp_splitA+0x20>
 c20:	9f 3f       	cpi	r25, 0xFF	; 255
 c22:	79 f0       	breq	.+30     	; 0xc42 <__fp_splitA+0x2a>
 c24:	87 95       	ror	r24
 c26:	08 95       	ret
 c28:	12 16       	cp	r1, r18
 c2a:	13 06       	cpc	r1, r19
 c2c:	14 06       	cpc	r1, r20
 c2e:	55 1f       	adc	r21, r21
 c30:	f2 cf       	rjmp	.-28     	; 0xc16 <__fp_split3+0xe>
 c32:	46 95       	lsr	r20
 c34:	f1 df       	rcall	.-30     	; 0xc18 <__fp_splitA>
 c36:	08 c0       	rjmp	.+16     	; 0xc48 <__fp_splitA+0x30>
 c38:	16 16       	cp	r1, r22
 c3a:	17 06       	cpc	r1, r23
 c3c:	18 06       	cpc	r1, r24
 c3e:	99 1f       	adc	r25, r25
 c40:	f1 cf       	rjmp	.-30     	; 0xc24 <__fp_splitA+0xc>
 c42:	86 95       	lsr	r24
 c44:	71 05       	cpc	r23, r1
 c46:	61 05       	cpc	r22, r1
 c48:	08 94       	sec
 c4a:	08 95       	ret

00000c4c <__fp_zero>:
 c4c:	e8 94       	clt

00000c4e <__fp_szero>:
 c4e:	bb 27       	eor	r27, r27
 c50:	66 27       	eor	r22, r22
 c52:	77 27       	eor	r23, r23
 c54:	cb 01       	movw	r24, r22
 c56:	97 f9       	bld	r25, 7
 c58:	08 95       	ret

00000c5a <__mulsf3>:
 c5a:	0e 94 40 06 	call	0xc80	; 0xc80 <__mulsf3x>
 c5e:	0c 94 f3 05 	jmp	0xbe6	; 0xbe6 <__fp_round>
 c62:	0e 94 e5 05 	call	0xbca	; 0xbca <__fp_pscA>
 c66:	38 f0       	brcs	.+14     	; 0xc76 <__mulsf3+0x1c>
 c68:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <__fp_pscB>
 c6c:	20 f0       	brcs	.+8      	; 0xc76 <__mulsf3+0x1c>
 c6e:	95 23       	and	r25, r21
 c70:	11 f0       	breq	.+4      	; 0xc76 <__mulsf3+0x1c>
 c72:	0c 94 dc 05 	jmp	0xbb8	; 0xbb8 <__fp_inf>
 c76:	0c 94 e2 05 	jmp	0xbc4	; 0xbc4 <__fp_nan>
 c7a:	11 24       	eor	r1, r1
 c7c:	0c 94 27 06 	jmp	0xc4e	; 0xc4e <__fp_szero>

00000c80 <__mulsf3x>:
 c80:	0e 94 04 06 	call	0xc08	; 0xc08 <__fp_split3>
 c84:	70 f3       	brcs	.-36     	; 0xc62 <__mulsf3+0x8>

00000c86 <__mulsf3_pse>:
 c86:	95 9f       	mul	r25, r21
 c88:	c1 f3       	breq	.-16     	; 0xc7a <__mulsf3+0x20>
 c8a:	95 0f       	add	r25, r21
 c8c:	50 e0       	ldi	r21, 0x00	; 0
 c8e:	55 1f       	adc	r21, r21
 c90:	62 9f       	mul	r22, r18
 c92:	f0 01       	movw	r30, r0
 c94:	72 9f       	mul	r23, r18
 c96:	bb 27       	eor	r27, r27
 c98:	f0 0d       	add	r31, r0
 c9a:	b1 1d       	adc	r27, r1
 c9c:	63 9f       	mul	r22, r19
 c9e:	aa 27       	eor	r26, r26
 ca0:	f0 0d       	add	r31, r0
 ca2:	b1 1d       	adc	r27, r1
 ca4:	aa 1f       	adc	r26, r26
 ca6:	64 9f       	mul	r22, r20
 ca8:	66 27       	eor	r22, r22
 caa:	b0 0d       	add	r27, r0
 cac:	a1 1d       	adc	r26, r1
 cae:	66 1f       	adc	r22, r22
 cb0:	82 9f       	mul	r24, r18
 cb2:	22 27       	eor	r18, r18
 cb4:	b0 0d       	add	r27, r0
 cb6:	a1 1d       	adc	r26, r1
 cb8:	62 1f       	adc	r22, r18
 cba:	73 9f       	mul	r23, r19
 cbc:	b0 0d       	add	r27, r0
 cbe:	a1 1d       	adc	r26, r1
 cc0:	62 1f       	adc	r22, r18
 cc2:	83 9f       	mul	r24, r19
 cc4:	a0 0d       	add	r26, r0
 cc6:	61 1d       	adc	r22, r1
 cc8:	22 1f       	adc	r18, r18
 cca:	74 9f       	mul	r23, r20
 ccc:	33 27       	eor	r19, r19
 cce:	a0 0d       	add	r26, r0
 cd0:	61 1d       	adc	r22, r1
 cd2:	23 1f       	adc	r18, r19
 cd4:	84 9f       	mul	r24, r20
 cd6:	60 0d       	add	r22, r0
 cd8:	21 1d       	adc	r18, r1
 cda:	82 2f       	mov	r24, r18
 cdc:	76 2f       	mov	r23, r22
 cde:	6a 2f       	mov	r22, r26
 ce0:	11 24       	eor	r1, r1
 ce2:	9f 57       	subi	r25, 0x7F	; 127
 ce4:	50 40       	sbci	r21, 0x00	; 0
 ce6:	9a f0       	brmi	.+38     	; 0xd0e <__mulsf3_pse+0x88>
 ce8:	f1 f0       	breq	.+60     	; 0xd26 <__mulsf3_pse+0xa0>
 cea:	88 23       	and	r24, r24
 cec:	4a f0       	brmi	.+18     	; 0xd00 <__mulsf3_pse+0x7a>
 cee:	ee 0f       	add	r30, r30
 cf0:	ff 1f       	adc	r31, r31
 cf2:	bb 1f       	adc	r27, r27
 cf4:	66 1f       	adc	r22, r22
 cf6:	77 1f       	adc	r23, r23
 cf8:	88 1f       	adc	r24, r24
 cfa:	91 50       	subi	r25, 0x01	; 1
 cfc:	50 40       	sbci	r21, 0x00	; 0
 cfe:	a9 f7       	brne	.-22     	; 0xcea <__mulsf3_pse+0x64>
 d00:	9e 3f       	cpi	r25, 0xFE	; 254
 d02:	51 05       	cpc	r21, r1
 d04:	80 f0       	brcs	.+32     	; 0xd26 <__mulsf3_pse+0xa0>
 d06:	0c 94 dc 05 	jmp	0xbb8	; 0xbb8 <__fp_inf>
 d0a:	0c 94 27 06 	jmp	0xc4e	; 0xc4e <__fp_szero>
 d0e:	5f 3f       	cpi	r21, 0xFF	; 255
 d10:	e4 f3       	brlt	.-8      	; 0xd0a <__mulsf3_pse+0x84>
 d12:	98 3e       	cpi	r25, 0xE8	; 232
 d14:	d4 f3       	brlt	.-12     	; 0xd0a <__mulsf3_pse+0x84>
 d16:	86 95       	lsr	r24
 d18:	77 95       	ror	r23
 d1a:	67 95       	ror	r22
 d1c:	b7 95       	ror	r27
 d1e:	f7 95       	ror	r31
 d20:	e7 95       	ror	r30
 d22:	9f 5f       	subi	r25, 0xFF	; 255
 d24:	c1 f7       	brne	.-16     	; 0xd16 <__mulsf3_pse+0x90>
 d26:	fe 2b       	or	r31, r30
 d28:	88 0f       	add	r24, r24
 d2a:	91 1d       	adc	r25, r1
 d2c:	96 95       	lsr	r25
 d2e:	87 95       	ror	r24
 d30:	97 f9       	bld	r25, 7
 d32:	08 95       	ret

00000d34 <__udivmodhi4>:
 d34:	aa 1b       	sub	r26, r26
 d36:	bb 1b       	sub	r27, r27
 d38:	51 e1       	ldi	r21, 0x11	; 17
 d3a:	07 c0       	rjmp	.+14     	; 0xd4a <__udivmodhi4_ep>

00000d3c <__udivmodhi4_loop>:
 d3c:	aa 1f       	adc	r26, r26
 d3e:	bb 1f       	adc	r27, r27
 d40:	a6 17       	cp	r26, r22
 d42:	b7 07       	cpc	r27, r23
 d44:	10 f0       	brcs	.+4      	; 0xd4a <__udivmodhi4_ep>
 d46:	a6 1b       	sub	r26, r22
 d48:	b7 0b       	sbc	r27, r23

00000d4a <__udivmodhi4_ep>:
 d4a:	88 1f       	adc	r24, r24
 d4c:	99 1f       	adc	r25, r25
 d4e:	5a 95       	dec	r21
 d50:	a9 f7       	brne	.-22     	; 0xd3c <__udivmodhi4_loop>
 d52:	80 95       	com	r24
 d54:	90 95       	com	r25
 d56:	bc 01       	movw	r22, r24
 d58:	cd 01       	movw	r24, r26
 d5a:	08 95       	ret

00000d5c <__divmodsi4>:
 d5c:	05 2e       	mov	r0, r21
 d5e:	97 fb       	bst	r25, 7
 d60:	1e f4       	brtc	.+6      	; 0xd68 <__divmodsi4+0xc>
 d62:	00 94       	com	r0
 d64:	0e 94 c5 06 	call	0xd8a	; 0xd8a <__negsi2>
 d68:	57 fd       	sbrc	r21, 7
 d6a:	07 d0       	rcall	.+14     	; 0xd7a <__divmodsi4_neg2>
 d6c:	0e 94 cd 06 	call	0xd9a	; 0xd9a <__udivmodsi4>
 d70:	07 fc       	sbrc	r0, 7
 d72:	03 d0       	rcall	.+6      	; 0xd7a <__divmodsi4_neg2>
 d74:	4e f4       	brtc	.+18     	; 0xd88 <__divmodsi4_exit>
 d76:	0c 94 c5 06 	jmp	0xd8a	; 0xd8a <__negsi2>

00000d7a <__divmodsi4_neg2>:
 d7a:	50 95       	com	r21
 d7c:	40 95       	com	r20
 d7e:	30 95       	com	r19
 d80:	21 95       	neg	r18
 d82:	3f 4f       	sbci	r19, 0xFF	; 255
 d84:	4f 4f       	sbci	r20, 0xFF	; 255
 d86:	5f 4f       	sbci	r21, 0xFF	; 255

00000d88 <__divmodsi4_exit>:
 d88:	08 95       	ret

00000d8a <__negsi2>:
 d8a:	90 95       	com	r25
 d8c:	80 95       	com	r24
 d8e:	70 95       	com	r23
 d90:	61 95       	neg	r22
 d92:	7f 4f       	sbci	r23, 0xFF	; 255
 d94:	8f 4f       	sbci	r24, 0xFF	; 255
 d96:	9f 4f       	sbci	r25, 0xFF	; 255
 d98:	08 95       	ret

00000d9a <__udivmodsi4>:
 d9a:	a1 e2       	ldi	r26, 0x21	; 33
 d9c:	1a 2e       	mov	r1, r26
 d9e:	aa 1b       	sub	r26, r26
 da0:	bb 1b       	sub	r27, r27
 da2:	fd 01       	movw	r30, r26
 da4:	0d c0       	rjmp	.+26     	; 0xdc0 <__udivmodsi4_ep>

00000da6 <__udivmodsi4_loop>:
 da6:	aa 1f       	adc	r26, r26
 da8:	bb 1f       	adc	r27, r27
 daa:	ee 1f       	adc	r30, r30
 dac:	ff 1f       	adc	r31, r31
 dae:	a2 17       	cp	r26, r18
 db0:	b3 07       	cpc	r27, r19
 db2:	e4 07       	cpc	r30, r20
 db4:	f5 07       	cpc	r31, r21
 db6:	20 f0       	brcs	.+8      	; 0xdc0 <__udivmodsi4_ep>
 db8:	a2 1b       	sub	r26, r18
 dba:	b3 0b       	sbc	r27, r19
 dbc:	e4 0b       	sbc	r30, r20
 dbe:	f5 0b       	sbc	r31, r21

00000dc0 <__udivmodsi4_ep>:
 dc0:	66 1f       	adc	r22, r22
 dc2:	77 1f       	adc	r23, r23
 dc4:	88 1f       	adc	r24, r24
 dc6:	99 1f       	adc	r25, r25
 dc8:	1a 94       	dec	r1
 dca:	69 f7       	brne	.-38     	; 0xda6 <__udivmodsi4_loop>
 dcc:	60 95       	com	r22
 dce:	70 95       	com	r23
 dd0:	80 95       	com	r24
 dd2:	90 95       	com	r25
 dd4:	9b 01       	movw	r18, r22
 dd6:	ac 01       	movw	r20, r24
 dd8:	bd 01       	movw	r22, r26
 dda:	cf 01       	movw	r24, r30
 ddc:	08 95       	ret

00000dde <_exit>:
 dde:	f8 94       	cli

00000de0 <__stop_program>:
 de0:	ff cf       	rjmp	.-2      	; 0xde0 <__stop_program>
