INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.srcs/sim_1/new/test_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
