#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* I2C_SCB */
#define I2C_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define I2C_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define I2C_SCB__CTRL CYREG_SCB0_CTRL
#define I2C_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define I2C_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define I2C_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define I2C_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define I2C_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define I2C_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define I2C_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define I2C_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define I2C_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define I2C_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define I2C_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define I2C_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define I2C_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define I2C_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define I2C_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define I2C_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define I2C_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define I2C_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define I2C_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define I2C_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define I2C_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define I2C_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define I2C_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define I2C_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define I2C_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define I2C_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define I2C_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define I2C_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define I2C_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define I2C_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define I2C_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define I2C_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define I2C_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define I2C_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define I2C_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define I2C_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define I2C_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define I2C_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define I2C_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define I2C_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define I2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define I2C_SCB__INTR_M CYREG_SCB0_INTR_M
#define I2C_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define I2C_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define I2C_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define I2C_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define I2C_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define I2C_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define I2C_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define I2C_SCB__INTR_S CYREG_SCB0_INTR_S
#define I2C_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define I2C_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define I2C_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define I2C_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define I2C_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define I2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define I2C_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define I2C_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define I2C_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define I2C_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define I2C_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define I2C_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define I2C_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define I2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define I2C_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define I2C_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define I2C_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define I2C_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define I2C_SCB__SS0_POSISTION 0u
#define I2C_SCB__SS1_POSISTION 1u
#define I2C_SCB__SS2_POSISTION 2u
#define I2C_SCB__SS3_POSISTION 3u
#define I2C_SCB__STATUS CYREG_SCB0_STATUS
#define I2C_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define I2C_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define I2C_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define I2C_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define I2C_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define I2C_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define I2C_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define I2C_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* I2C_SCB_IRQ */
#define I2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2C_SCB_IRQ__INTC_MASK 0x400u
#define I2C_SCB_IRQ__INTC_NUMBER 10u
#define I2C_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define I2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I2C_SCBCLK */
#define I2C_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define I2C_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A00
#define I2C_SCBCLK__ENABLE_MASK 0x80000000u
#define I2C_SCBCLK__MASK 0x80000000u
#define I2C_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A00

/* I2C_scl */
#define I2C_scl__0__DM__MASK 0x07u
#define I2C_scl__0__DM__SHIFT 0u
#define I2C_scl__0__DR CYREG_PRT4_DR
#define I2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_scl__0__HSIOM_GPIO 0u
#define I2C_scl__0__HSIOM_I2C 14u
#define I2C_scl__0__HSIOM_I2C_SCL 14u
#define I2C_scl__0__HSIOM_MASK 0x0000000Fu
#define I2C_scl__0__HSIOM_SHIFT 0u
#define I2C_scl__0__HSIOM_SPI 15u
#define I2C_scl__0__HSIOM_SPI_MOSI 15u
#define I2C_scl__0__HSIOM_UART 9u
#define I2C_scl__0__HSIOM_UART_RX 9u
#define I2C_scl__0__INTCFG CYREG_PRT4_INTCFG
#define I2C_scl__0__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_scl__0__MASK 0x01u
#define I2C_scl__0__PC CYREG_PRT4_PC
#define I2C_scl__0__PC2 CYREG_PRT4_PC2
#define I2C_scl__0__PORT 4u
#define I2C_scl__0__PS CYREG_PRT4_PS
#define I2C_scl__0__SHIFT 0u
#define I2C_scl__DR CYREG_PRT4_DR
#define I2C_scl__INTCFG CYREG_PRT4_INTCFG
#define I2C_scl__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_scl__MASK 0x01u
#define I2C_scl__PC CYREG_PRT4_PC
#define I2C_scl__PC2 CYREG_PRT4_PC2
#define I2C_scl__PORT 4u
#define I2C_scl__PS CYREG_PRT4_PS
#define I2C_scl__SHIFT 0u

/* I2C_sda */
#define I2C_sda__0__DM__MASK 0x38u
#define I2C_sda__0__DM__SHIFT 3u
#define I2C_sda__0__DR CYREG_PRT4_DR
#define I2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_sda__0__HSIOM_GPIO 0u
#define I2C_sda__0__HSIOM_I2C 14u
#define I2C_sda__0__HSIOM_I2C_SDA 14u
#define I2C_sda__0__HSIOM_MASK 0x000000F0u
#define I2C_sda__0__HSIOM_SHIFT 4u
#define I2C_sda__0__HSIOM_SPI 15u
#define I2C_sda__0__HSIOM_SPI_MISO 15u
#define I2C_sda__0__HSIOM_UART 9u
#define I2C_sda__0__HSIOM_UART_TX 9u
#define I2C_sda__0__INTCFG CYREG_PRT4_INTCFG
#define I2C_sda__0__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_sda__0__MASK 0x02u
#define I2C_sda__0__PC CYREG_PRT4_PC
#define I2C_sda__0__PC2 CYREG_PRT4_PC2
#define I2C_sda__0__PORT 4u
#define I2C_sda__0__PS CYREG_PRT4_PS
#define I2C_sda__0__SHIFT 1u
#define I2C_sda__DR CYREG_PRT4_DR
#define I2C_sda__INTCFG CYREG_PRT4_INTCFG
#define I2C_sda__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_sda__MASK 0x02u
#define I2C_sda__PC CYREG_PRT4_PC
#define I2C_sda__PC2 CYREG_PRT4_PC2
#define I2C_sda__PORT 4u
#define I2C_sda__PS CYREG_PRT4_PS
#define I2C_sda__SHIFT 1u

/* GPOUT */
#define GPOUT__0__DM__MASK 0x07u
#define GPOUT__0__DM__SHIFT 0u
#define GPOUT__0__DR CYREG_PRT0_DR
#define GPOUT__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define GPOUT__0__HSIOM_MASK 0x0000000Fu
#define GPOUT__0__HSIOM_SHIFT 0u
#define GPOUT__0__INTCFG CYREG_PRT0_INTCFG
#define GPOUT__0__INTSTAT CYREG_PRT0_INTSTAT
#define GPOUT__0__MASK 0x01u
#define GPOUT__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GPOUT__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GPOUT__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GPOUT__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GPOUT__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GPOUT__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GPOUT__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GPOUT__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GPOUT__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GPOUT__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GPOUT__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GPOUT__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GPOUT__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GPOUT__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GPOUT__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GPOUT__0__PC CYREG_PRT0_PC
#define GPOUT__0__PC2 CYREG_PRT0_PC2
#define GPOUT__0__PORT 0u
#define GPOUT__0__PS CYREG_PRT0_PS
#define GPOUT__0__SHIFT 0u
#define GPOUT__DR CYREG_PRT0_DR
#define GPOUT__INTCFG CYREG_PRT0_INTCFG
#define GPOUT__INTSTAT CYREG_PRT0_INTSTAT
#define GPOUT__MASK 0x01u
#define GPOUT__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GPOUT__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GPOUT__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GPOUT__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GPOUT__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GPOUT__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GPOUT__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GPOUT__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GPOUT__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GPOUT__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GPOUT__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GPOUT__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GPOUT__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GPOUT__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GPOUT__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GPOUT__PC CYREG_PRT0_PC
#define GPOUT__PC2 CYREG_PRT0_PC2
#define GPOUT__PORT 0u
#define GPOUT__PS CYREG_PRT0_PS
#define GPOUT__SHIFT 0u
#define GPOUT__SNAP CYREG_PRT0_INTSTAT

/* serial_rx */
#define serial_rx__0__DM__MASK 0x7000u
#define serial_rx__0__DM__SHIFT 12u
#define serial_rx__0__DR CYREG_PRT0_DR
#define serial_rx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define serial_rx__0__HSIOM_GPIO 0u
#define serial_rx__0__HSIOM_I2C 14u
#define serial_rx__0__HSIOM_I2C_SCL 14u
#define serial_rx__0__HSIOM_MASK 0x000F0000u
#define serial_rx__0__HSIOM_SHIFT 16u
#define serial_rx__0__HSIOM_SPI 15u
#define serial_rx__0__HSIOM_SPI_MOSI 15u
#define serial_rx__0__HSIOM_UART 9u
#define serial_rx__0__HSIOM_UART_RX 9u
#define serial_rx__0__INTCFG CYREG_PRT0_INTCFG
#define serial_rx__0__INTSTAT CYREG_PRT0_INTSTAT
#define serial_rx__0__MASK 0x10u
#define serial_rx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define serial_rx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define serial_rx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define serial_rx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define serial_rx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define serial_rx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define serial_rx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define serial_rx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define serial_rx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define serial_rx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define serial_rx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define serial_rx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define serial_rx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define serial_rx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define serial_rx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define serial_rx__0__PC CYREG_PRT0_PC
#define serial_rx__0__PC2 CYREG_PRT0_PC2
#define serial_rx__0__PORT 0u
#define serial_rx__0__PS CYREG_PRT0_PS
#define serial_rx__0__SHIFT 4u
#define serial_rx__DR CYREG_PRT0_DR
#define serial_rx__INTCFG CYREG_PRT0_INTCFG
#define serial_rx__INTSTAT CYREG_PRT0_INTSTAT
#define serial_rx__MASK 0x10u
#define serial_rx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define serial_rx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define serial_rx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define serial_rx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define serial_rx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define serial_rx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define serial_rx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define serial_rx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define serial_rx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define serial_rx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define serial_rx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define serial_rx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define serial_rx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define serial_rx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define serial_rx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define serial_rx__PC CYREG_PRT0_PC
#define serial_rx__PC2 CYREG_PRT0_PC2
#define serial_rx__PORT 0u
#define serial_rx__PS CYREG_PRT0_PS
#define serial_rx__SHIFT 4u

/* serial_SCB */
#define serial_SCB__BIST_CONTROL CYREG_SCB1_BIST_CONTROL
#define serial_SCB__BIST_DATA CYREG_SCB1_BIST_DATA
#define serial_SCB__CTRL CYREG_SCB1_CTRL
#define serial_SCB__EZ_DATA00 CYREG_SCB1_EZ_DATA00
#define serial_SCB__EZ_DATA01 CYREG_SCB1_EZ_DATA01
#define serial_SCB__EZ_DATA02 CYREG_SCB1_EZ_DATA02
#define serial_SCB__EZ_DATA03 CYREG_SCB1_EZ_DATA03
#define serial_SCB__EZ_DATA04 CYREG_SCB1_EZ_DATA04
#define serial_SCB__EZ_DATA05 CYREG_SCB1_EZ_DATA05
#define serial_SCB__EZ_DATA06 CYREG_SCB1_EZ_DATA06
#define serial_SCB__EZ_DATA07 CYREG_SCB1_EZ_DATA07
#define serial_SCB__EZ_DATA08 CYREG_SCB1_EZ_DATA08
#define serial_SCB__EZ_DATA09 CYREG_SCB1_EZ_DATA09
#define serial_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define serial_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define serial_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define serial_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define serial_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define serial_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define serial_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define serial_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define serial_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define serial_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define serial_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define serial_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define serial_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define serial_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define serial_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define serial_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define serial_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define serial_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define serial_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define serial_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define serial_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define serial_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define serial_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define serial_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define serial_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define serial_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define serial_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define serial_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define serial_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define serial_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define serial_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define serial_SCB__INTR_M CYREG_SCB1_INTR_M
#define serial_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define serial_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define serial_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define serial_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define serial_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define serial_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define serial_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define serial_SCB__INTR_S CYREG_SCB1_INTR_S
#define serial_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define serial_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define serial_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define serial_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define serial_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define serial_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define serial_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define serial_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define serial_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define serial_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define serial_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define serial_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define serial_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define serial_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define serial_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define serial_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define serial_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define serial_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define serial_SCB__SS0_POSISTION 0u
#define serial_SCB__SS1_POSISTION 1u
#define serial_SCB__SS2_POSISTION 2u
#define serial_SCB__SS3_POSISTION 3u
#define serial_SCB__STATUS CYREG_SCB1_STATUS
#define serial_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define serial_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define serial_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define serial_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define serial_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define serial_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define serial_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define serial_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* serial_SCB_IRQ */
#define serial_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define serial_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define serial_SCB_IRQ__INTC_MASK 0x800u
#define serial_SCB_IRQ__INTC_NUMBER 11u
#define serial_SCB_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define serial_SCB_IRQ__INTC_PRIOR_NUM 3u
#define serial_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define serial_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define serial_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* serial_SCBCLK */
#define serial_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define serial_SCBCLK__ENABLE CYREG_CLK_DIVIDER_B00
#define serial_SCBCLK__ENABLE_MASK 0x80000000u
#define serial_SCBCLK__MASK 0x80000000u
#define serial_SCBCLK__REGISTER CYREG_CLK_DIVIDER_B00

/* serial_tx */
#define serial_tx__0__DM__MASK 0x38000u
#define serial_tx__0__DM__SHIFT 15u
#define serial_tx__0__DR CYREG_PRT0_DR
#define serial_tx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define serial_tx__0__HSIOM_GPIO 0u
#define serial_tx__0__HSIOM_I2C 14u
#define serial_tx__0__HSIOM_I2C_SDA 14u
#define serial_tx__0__HSIOM_MASK 0x00F00000u
#define serial_tx__0__HSIOM_SHIFT 20u
#define serial_tx__0__HSIOM_SPI 15u
#define serial_tx__0__HSIOM_SPI_MISO 15u
#define serial_tx__0__HSIOM_UART 9u
#define serial_tx__0__HSIOM_UART_TX 9u
#define serial_tx__0__INTCFG CYREG_PRT0_INTCFG
#define serial_tx__0__INTSTAT CYREG_PRT0_INTSTAT
#define serial_tx__0__MASK 0x20u
#define serial_tx__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define serial_tx__0__OUT_SEL_SHIFT 10u
#define serial_tx__0__OUT_SEL_VAL -1u
#define serial_tx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define serial_tx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define serial_tx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define serial_tx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define serial_tx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define serial_tx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define serial_tx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define serial_tx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define serial_tx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define serial_tx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define serial_tx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define serial_tx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define serial_tx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define serial_tx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define serial_tx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define serial_tx__0__PC CYREG_PRT0_PC
#define serial_tx__0__PC2 CYREG_PRT0_PC2
#define serial_tx__0__PORT 0u
#define serial_tx__0__PS CYREG_PRT0_PS
#define serial_tx__0__SHIFT 5u
#define serial_tx__DR CYREG_PRT0_DR
#define serial_tx__INTCFG CYREG_PRT0_INTCFG
#define serial_tx__INTSTAT CYREG_PRT0_INTSTAT
#define serial_tx__MASK 0x20u
#define serial_tx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define serial_tx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define serial_tx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define serial_tx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define serial_tx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define serial_tx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define serial_tx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define serial_tx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define serial_tx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define serial_tx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define serial_tx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define serial_tx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define serial_tx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define serial_tx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define serial_tx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define serial_tx__PC CYREG_PRT0_PC
#define serial_tx__PC2 CYREG_PRT0_PC2
#define serial_tx__PORT 0u
#define serial_tx__PS CYREG_PRT0_PS
#define serial_tx__SHIFT 5u

/* RED_LED */
#define RED_LED__0__DM__MASK 0x38u
#define RED_LED__0__DM__SHIFT 3u
#define RED_LED__0__DR CYREG_PRT0_DR
#define RED_LED__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define RED_LED__0__HSIOM_MASK 0x000000F0u
#define RED_LED__0__HSIOM_SHIFT 4u
#define RED_LED__0__INTCFG CYREG_PRT0_INTCFG
#define RED_LED__0__INTSTAT CYREG_PRT0_INTSTAT
#define RED_LED__0__MASK 0x02u
#define RED_LED__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define RED_LED__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define RED_LED__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define RED_LED__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define RED_LED__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define RED_LED__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define RED_LED__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define RED_LED__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define RED_LED__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define RED_LED__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define RED_LED__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define RED_LED__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define RED_LED__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define RED_LED__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define RED_LED__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define RED_LED__0__PC CYREG_PRT0_PC
#define RED_LED__0__PC2 CYREG_PRT0_PC2
#define RED_LED__0__PORT 0u
#define RED_LED__0__PS CYREG_PRT0_PS
#define RED_LED__0__SHIFT 1u
#define RED_LED__DR CYREG_PRT0_DR
#define RED_LED__INTCFG CYREG_PRT0_INTCFG
#define RED_LED__INTSTAT CYREG_PRT0_INTSTAT
#define RED_LED__MASK 0x02u
#define RED_LED__PA__CFG0 CYREG_UDB_PA0_CFG0
#define RED_LED__PA__CFG1 CYREG_UDB_PA0_CFG1
#define RED_LED__PA__CFG10 CYREG_UDB_PA0_CFG10
#define RED_LED__PA__CFG11 CYREG_UDB_PA0_CFG11
#define RED_LED__PA__CFG12 CYREG_UDB_PA0_CFG12
#define RED_LED__PA__CFG13 CYREG_UDB_PA0_CFG13
#define RED_LED__PA__CFG14 CYREG_UDB_PA0_CFG14
#define RED_LED__PA__CFG2 CYREG_UDB_PA0_CFG2
#define RED_LED__PA__CFG3 CYREG_UDB_PA0_CFG3
#define RED_LED__PA__CFG4 CYREG_UDB_PA0_CFG4
#define RED_LED__PA__CFG5 CYREG_UDB_PA0_CFG5
#define RED_LED__PA__CFG6 CYREG_UDB_PA0_CFG6
#define RED_LED__PA__CFG7 CYREG_UDB_PA0_CFG7
#define RED_LED__PA__CFG8 CYREG_UDB_PA0_CFG8
#define RED_LED__PA__CFG9 CYREG_UDB_PA0_CFG9
#define RED_LED__PC CYREG_PRT0_PC
#define RED_LED__PC2 CYREG_PRT0_PC2
#define RED_LED__PORT 0u
#define RED_LED__PS CYREG_PRT0_PS
#define RED_LED__SHIFT 1u

/* butt_pin */
#define butt_pin__0__DM__MASK 0x1C0u
#define butt_pin__0__DM__SHIFT 6u
#define butt_pin__0__DR CYREG_PRT2_DR
#define butt_pin__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define butt_pin__0__HSIOM_MASK 0x00000F00u
#define butt_pin__0__HSIOM_SHIFT 8u
#define butt_pin__0__INTCFG CYREG_PRT2_INTCFG
#define butt_pin__0__INTSTAT CYREG_PRT2_INTSTAT
#define butt_pin__0__MASK 0x04u
#define butt_pin__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define butt_pin__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define butt_pin__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define butt_pin__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define butt_pin__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define butt_pin__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define butt_pin__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define butt_pin__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define butt_pin__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define butt_pin__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define butt_pin__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define butt_pin__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define butt_pin__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define butt_pin__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define butt_pin__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define butt_pin__0__PC CYREG_PRT2_PC
#define butt_pin__0__PC2 CYREG_PRT2_PC2
#define butt_pin__0__PORT 2u
#define butt_pin__0__PS CYREG_PRT2_PS
#define butt_pin__0__SHIFT 2u
#define butt_pin__DR CYREG_PRT2_DR
#define butt_pin__INTCFG CYREG_PRT2_INTCFG
#define butt_pin__INTSTAT CYREG_PRT2_INTSTAT
#define butt_pin__MASK 0x04u
#define butt_pin__PA__CFG0 CYREG_UDB_PA2_CFG0
#define butt_pin__PA__CFG1 CYREG_UDB_PA2_CFG1
#define butt_pin__PA__CFG10 CYREG_UDB_PA2_CFG10
#define butt_pin__PA__CFG11 CYREG_UDB_PA2_CFG11
#define butt_pin__PA__CFG12 CYREG_UDB_PA2_CFG12
#define butt_pin__PA__CFG13 CYREG_UDB_PA2_CFG13
#define butt_pin__PA__CFG14 CYREG_UDB_PA2_CFG14
#define butt_pin__PA__CFG2 CYREG_UDB_PA2_CFG2
#define butt_pin__PA__CFG3 CYREG_UDB_PA2_CFG3
#define butt_pin__PA__CFG4 CYREG_UDB_PA2_CFG4
#define butt_pin__PA__CFG5 CYREG_UDB_PA2_CFG5
#define butt_pin__PA__CFG6 CYREG_UDB_PA2_CFG6
#define butt_pin__PA__CFG7 CYREG_UDB_PA2_CFG7
#define butt_pin__PA__CFG8 CYREG_UDB_PA2_CFG8
#define butt_pin__PA__CFG9 CYREG_UDB_PA2_CFG9
#define butt_pin__PC CYREG_PRT2_PC
#define butt_pin__PC2 CYREG_PRT2_PC2
#define butt_pin__PORT 2u
#define butt_pin__PS CYREG_PRT2_PS
#define butt_pin__SHIFT 2u
#define butt_pin__SNAP CYREG_PRT2_INTSTAT

/* BOARD_LED */
#define BOARD_LED__0__DM__MASK 0x1C0000u
#define BOARD_LED__0__DM__SHIFT 18u
#define BOARD_LED__0__DR CYREG_PRT1_DR
#define BOARD_LED__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define BOARD_LED__0__HSIOM_MASK 0x0F000000u
#define BOARD_LED__0__HSIOM_SHIFT 24u
#define BOARD_LED__0__INTCFG CYREG_PRT1_INTCFG
#define BOARD_LED__0__INTSTAT CYREG_PRT1_INTSTAT
#define BOARD_LED__0__MASK 0x40u
#define BOARD_LED__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define BOARD_LED__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define BOARD_LED__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define BOARD_LED__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define BOARD_LED__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define BOARD_LED__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define BOARD_LED__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define BOARD_LED__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define BOARD_LED__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define BOARD_LED__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define BOARD_LED__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define BOARD_LED__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define BOARD_LED__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define BOARD_LED__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define BOARD_LED__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define BOARD_LED__0__PC CYREG_PRT1_PC
#define BOARD_LED__0__PC2 CYREG_PRT1_PC2
#define BOARD_LED__0__PORT 1u
#define BOARD_LED__0__PS CYREG_PRT1_PS
#define BOARD_LED__0__SHIFT 6u
#define BOARD_LED__DR CYREG_PRT1_DR
#define BOARD_LED__INTCFG CYREG_PRT1_INTCFG
#define BOARD_LED__INTSTAT CYREG_PRT1_INTSTAT
#define BOARD_LED__MASK 0x40u
#define BOARD_LED__PA__CFG0 CYREG_UDB_PA1_CFG0
#define BOARD_LED__PA__CFG1 CYREG_UDB_PA1_CFG1
#define BOARD_LED__PA__CFG10 CYREG_UDB_PA1_CFG10
#define BOARD_LED__PA__CFG11 CYREG_UDB_PA1_CFG11
#define BOARD_LED__PA__CFG12 CYREG_UDB_PA1_CFG12
#define BOARD_LED__PA__CFG13 CYREG_UDB_PA1_CFG13
#define BOARD_LED__PA__CFG14 CYREG_UDB_PA1_CFG14
#define BOARD_LED__PA__CFG2 CYREG_UDB_PA1_CFG2
#define BOARD_LED__PA__CFG3 CYREG_UDB_PA1_CFG3
#define BOARD_LED__PA__CFG4 CYREG_UDB_PA1_CFG4
#define BOARD_LED__PA__CFG5 CYREG_UDB_PA1_CFG5
#define BOARD_LED__PA__CFG6 CYREG_UDB_PA1_CFG6
#define BOARD_LED__PA__CFG7 CYREG_UDB_PA1_CFG7
#define BOARD_LED__PA__CFG8 CYREG_UDB_PA1_CFG8
#define BOARD_LED__PA__CFG9 CYREG_UDB_PA1_CFG9
#define BOARD_LED__PC CYREG_PRT1_PC
#define BOARD_LED__PC2 CYREG_PRT1_PC2
#define BOARD_LED__PORT 1u
#define BOARD_LED__PS CYREG_PRT1_PS
#define BOARD_LED__SHIFT 6u

/* GREEN_LED */
#define GREEN_LED__0__DM__MASK 0xE00u
#define GREEN_LED__0__DM__SHIFT 9u
#define GREEN_LED__0__DR CYREG_PRT0_DR
#define GREEN_LED__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define GREEN_LED__0__HSIOM_MASK 0x0000F000u
#define GREEN_LED__0__HSIOM_SHIFT 12u
#define GREEN_LED__0__INTCFG CYREG_PRT0_INTCFG
#define GREEN_LED__0__INTSTAT CYREG_PRT0_INTSTAT
#define GREEN_LED__0__MASK 0x08u
#define GREEN_LED__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GREEN_LED__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GREEN_LED__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GREEN_LED__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GREEN_LED__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GREEN_LED__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GREEN_LED__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GREEN_LED__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GREEN_LED__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GREEN_LED__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GREEN_LED__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GREEN_LED__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GREEN_LED__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GREEN_LED__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GREEN_LED__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GREEN_LED__0__PC CYREG_PRT0_PC
#define GREEN_LED__0__PC2 CYREG_PRT0_PC2
#define GREEN_LED__0__PORT 0u
#define GREEN_LED__0__PS CYREG_PRT0_PS
#define GREEN_LED__0__SHIFT 3u
#define GREEN_LED__DR CYREG_PRT0_DR
#define GREEN_LED__INTCFG CYREG_PRT0_INTCFG
#define GREEN_LED__INTSTAT CYREG_PRT0_INTSTAT
#define GREEN_LED__MASK 0x08u
#define GREEN_LED__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GREEN_LED__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GREEN_LED__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GREEN_LED__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GREEN_LED__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GREEN_LED__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GREEN_LED__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GREEN_LED__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GREEN_LED__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GREEN_LED__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GREEN_LED__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GREEN_LED__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GREEN_LED__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GREEN_LED__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GREEN_LED__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GREEN_LED__PC CYREG_PRT0_PC
#define GREEN_LED__PC2 CYREG_PRT0_PC2
#define GREEN_LED__PORT 0u
#define GREEN_LED__PS CYREG_PRT0_PS
#define GREEN_LED__SHIFT 3u

/* YELLOW_LED */
#define YELLOW_LED__0__DM__MASK 0x1C0u
#define YELLOW_LED__0__DM__SHIFT 6u
#define YELLOW_LED__0__DR CYREG_PRT0_DR
#define YELLOW_LED__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define YELLOW_LED__0__HSIOM_MASK 0x00000F00u
#define YELLOW_LED__0__HSIOM_SHIFT 8u
#define YELLOW_LED__0__INTCFG CYREG_PRT0_INTCFG
#define YELLOW_LED__0__INTSTAT CYREG_PRT0_INTSTAT
#define YELLOW_LED__0__MASK 0x04u
#define YELLOW_LED__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define YELLOW_LED__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define YELLOW_LED__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define YELLOW_LED__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define YELLOW_LED__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define YELLOW_LED__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define YELLOW_LED__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define YELLOW_LED__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define YELLOW_LED__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define YELLOW_LED__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define YELLOW_LED__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define YELLOW_LED__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define YELLOW_LED__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define YELLOW_LED__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define YELLOW_LED__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define YELLOW_LED__0__PC CYREG_PRT0_PC
#define YELLOW_LED__0__PC2 CYREG_PRT0_PC2
#define YELLOW_LED__0__PORT 0u
#define YELLOW_LED__0__PS CYREG_PRT0_PS
#define YELLOW_LED__0__SHIFT 2u
#define YELLOW_LED__DR CYREG_PRT0_DR
#define YELLOW_LED__INTCFG CYREG_PRT0_INTCFG
#define YELLOW_LED__INTSTAT CYREG_PRT0_INTSTAT
#define YELLOW_LED__MASK 0x04u
#define YELLOW_LED__PA__CFG0 CYREG_UDB_PA0_CFG0
#define YELLOW_LED__PA__CFG1 CYREG_UDB_PA0_CFG1
#define YELLOW_LED__PA__CFG10 CYREG_UDB_PA0_CFG10
#define YELLOW_LED__PA__CFG11 CYREG_UDB_PA0_CFG11
#define YELLOW_LED__PA__CFG12 CYREG_UDB_PA0_CFG12
#define YELLOW_LED__PA__CFG13 CYREG_UDB_PA0_CFG13
#define YELLOW_LED__PA__CFG14 CYREG_UDB_PA0_CFG14
#define YELLOW_LED__PA__CFG2 CYREG_UDB_PA0_CFG2
#define YELLOW_LED__PA__CFG3 CYREG_UDB_PA0_CFG3
#define YELLOW_LED__PA__CFG4 CYREG_UDB_PA0_CFG4
#define YELLOW_LED__PA__CFG5 CYREG_UDB_PA0_CFG5
#define YELLOW_LED__PA__CFG6 CYREG_UDB_PA0_CFG6
#define YELLOW_LED__PA__CFG7 CYREG_UDB_PA0_CFG7
#define YELLOW_LED__PA__CFG8 CYREG_UDB_PA0_CFG8
#define YELLOW_LED__PA__CFG9 CYREG_UDB_PA0_CFG9
#define YELLOW_LED__PC CYREG_PRT0_PC
#define YELLOW_LED__PC2 CYREG_PRT0_PC2
#define YELLOW_LED__PORT 0u
#define YELLOW_LED__PS CYREG_PRT0_PS
#define YELLOW_LED__SHIFT 2u

/* lipo_gpout */
#define lipo_gpout__INTC_CLR_EN_REG CYREG_CM0_ICER
#define lipo_gpout__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define lipo_gpout__INTC_MASK 0x01u
#define lipo_gpout__INTC_NUMBER 0u
#define lipo_gpout__INTC_PRIOR_MASK 0xC0u
#define lipo_gpout__INTC_PRIOR_NUM 3u
#define lipo_gpout__INTC_PRIOR_REG CYREG_CM0_IPR0
#define lipo_gpout__INTC_SET_EN_REG CYREG_CM0_ISER
#define lipo_gpout__INTC_SET_PD_REG CYREG_CM0_ISPR

/* read_battery */
#define read_battery__INTC_CLR_EN_REG CYREG_CM0_ICER
#define read_battery__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define read_battery__INTC_MASK 0x04u
#define read_battery__INTC_NUMBER 2u
#define read_battery__INTC_PRIOR_MASK 0xC00000u
#define read_battery__INTC_PRIOR_NUM 3u
#define read_battery__INTC_PRIOR_REG CYREG_CM0_IPR0
#define read_battery__INTC_SET_EN_REG CYREG_CM0_ISER
#define read_battery__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "Base Station_v2"
#define CY_VERSION "PSoC Creator  4.0 Update 1"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
