{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508986445526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508986445528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 21:54:05 2017 " "Processing started: Wed Oct 25 21:54:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508986445528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508986445528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pract5 -c pract5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pract5 -c pract5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508986445528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508986445759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508986445759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd_digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd_digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd_digit-logic " "Found design unit 1: binary_to_bcd_digit-logic" {  } { { "binary_to_bcd_digit.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/binary_to_bcd_digit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461276 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd_digit " "Found entity 1: binary_to_bcd_digit" {  } { { "binary_to_bcd_digit.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/binary_to_bcd_digit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508986461276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Practica2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica2 " "Found entity 1: Practica2" {  } { { "Practica2.bdf" "" { Schematic "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/Practica2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508986461277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div_freq.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-Behavioral " "Found design unit 1: div_freq-Behavioral" {  } { { "div_freq.vhdl" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/div_freq.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461277 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "div_freq.vhdl" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/div_freq.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508986461277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd-logic " "Found design unit 1: binary_to_bcd-logic" {  } { { "binary_to_bcd.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/binary_to_bcd.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461278 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "binary_to_bcd.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/binary_to_bcd.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508986461278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-ram_arc " "Found design unit 1: data_memory-ram_arc" {  } { { "dataMemory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/dataMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461279 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "dataMemory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/dataMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508986461279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pract2-bdf_type " "Found design unit 1: pract2-bdf_type" {  } { { "Practica2.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/Practica2.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461279 ""} { "Info" "ISGN_ENTITY_NAME" "1 pract2 " "Found entity 1: pract2" {  } { { "Practica2.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/Practica2.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508986461279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_4_to_1-function_table " "Found design unit 1: multiplexer_4_to_1-function_table" {  } { { "mux_4_1.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/mux_4_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461280 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_4_to_1 " "Found entity 1: multiplexer_4_to_1" {  } { { "mux_4_1.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/mux_4_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508986461280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Altera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera-bdf_type " "Found design unit 1: Altera-bdf_type" {  } { { "Altera.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/Altera.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461281 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera " "Found entity 1: Altera" {  } { { "Altera.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/Altera.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508986461281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2-Behavioral " "Found design unit 1: cont2-Behavioral" {  } { { "cont2.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/cont2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461281 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2 " "Found entity 1: cont2" {  } { { "cont2.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/cont2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508986461281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2_to_4-function_table " "Found design unit 1: decoder_2_to_4-function_table" {  } { { "decoder_2_4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/decoder_2_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461282 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_to_4 " "Found entity 1: decoder_2_to_4" {  } { { "decoder_2_4.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/decoder_2_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508986461282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Practica5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pract5-bdf_type " "Found design unit 1: pract5-bdf_type" {  } { { "Practica5.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/Practica5.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461282 ""} { "Info" "ISGN_ENTITY_NAME" "1 pract5 " "Found entity 1: pract5" {  } { { "Practica5.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/Practica5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508986461282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508986461282 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pract5 " "Elaborating entity \"pract5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508986461342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pract2 pract2:b2v_inst_practica2 " "Elaborating entity \"pract2\" for hierarchy \"pract2:b2v_inst_practica2\"" {  } { { "Practica5.vhd" "b2v_inst_practica2" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/Practica5.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508986461345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_4_to_1 pract2:b2v_inst_practica2\|multiplexer_4_to_1:b2v_inst " "Elaborating entity \"multiplexer_4_to_1\" for hierarchy \"pract2:b2v_inst_practica2\|multiplexer_4_to_1:b2v_inst\"" {  } { { "Practica2.vhd" "b2v_inst" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/Practica2.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508986461346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont2 pract2:b2v_inst_practica2\|cont2:b2v_inst4 " "Elaborating entity \"cont2\" for hierarchy \"pract2:b2v_inst_practica2\|cont2:b2v_inst4\"" {  } { { "Practica2.vhd" "b2v_inst4" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/Practica2.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508986461348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_to_4 pract2:b2v_inst_practica2\|decoder_2_to_4:b2v_inst6 " "Elaborating entity \"decoder_2_to_4\" for hierarchy \"pract2:b2v_inst_practica2\|decoder_2_to_4:b2v_inst6\"" {  } { { "Practica2.vhd" "b2v_inst6" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/Practica2.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508986461349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera pract2:b2v_inst_practica2\|Altera:b2v_inst7 " "Elaborating entity \"Altera\" for hierarchy \"pract2:b2v_inst_practica2\|Altera:b2v_inst7\"" {  } { { "Practica2.vhd" "b2v_inst7" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/Practica2.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508986461349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq pract2:b2v_inst_practica2\|div_freq:b2v_inst8 " "Elaborating entity \"div_freq\" for hierarchy \"pract2:b2v_inst_practica2\|div_freq:b2v_inst8\"" {  } { { "Practica2.vhd" "b2v_inst8" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/Practica2.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508986461350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd binary_to_bcd:stbin " "Elaborating entity \"binary_to_bcd\" for hierarchy \"binary_to_bcd:stbin\"" {  } { { "Practica5.vhd" "stbin" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/Practica5.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508986461351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd_digit binary_to_bcd:stbin\|binary_to_bcd_digit:\\bcd_digits:1:digit_0 " "Elaborating entity \"binary_to_bcd_digit\" for hierarchy \"binary_to_bcd:stbin\|binary_to_bcd_digit:\\bcd_digits:1:digit_0\"" {  } { { "binary_to_bcd.vhd" "\\bcd_digits:1:digit_0" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/binary_to_bcd.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508986461353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:b2v_inst_memory " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:b2v_inst_memory\"" {  } { { "Practica5.vhd" "b2v_inst_memory" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Practica05/Practica5.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508986461355 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1508986466257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1508986467931 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508986480335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508986480335 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7256 " "Implemented 7256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508986480958 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508986480958 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7226 " "Implemented 7226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508986480958 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508986480958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1003 " "Peak virtual memory: 1003 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508986480976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 21:54:40 2017 " "Processing ended: Wed Oct 25 21:54:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508986480976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508986480976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508986480976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508986480976 ""}
