{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613947875696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613947875707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 14:51:15 2021 " "Processing started: Sun Feb 21 14:51:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613947875707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1613947875707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh --ip_upgrade -variation_files \"../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd;../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.qsys\" uartEx " "Command: quartus_sh --ip_upgrade -variation_files \"../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd;../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.qsys\" uartEx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1613947875707 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "-variation_files \{../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd;../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.qsys\} uartEx " "Quartus(args): -variation_files \{../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd;../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.qsys\} uartEx" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1613947875707 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd ../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.BAK.vhd " "Backing up file \"../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd\" to \"../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1613947885591 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_pll ../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd " "Started upgrading IP component altera_pll with file \"../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1613947885592 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.qsys ../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.BAK.qsys " "Backing up file \"../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.qsys\" to \"../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1613947920394 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys ../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.qsys " "Started upgrading IP component Qsys with file \"../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1613947920395 ""}
{ "Info" "" "" "2021.02.21.14:52:28 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2021.02.21.14:52:28 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1613947948365 ""}
{ "Info" "" "" "2021.02.21.14:52:29 Info: Upgrading System_PLL to version 18.0." {  } {  } 0 0 "2021.02.21.14:52:29 Info: Upgrading System_PLL to version 18.0." 0 0 "Shell" 0 -1 1613947949217 ""}
{ "Info" "" "" "2021.02.21.14:52:29 Info: Upgraded from version 17.1" {  } {  } 0 0 "2021.02.21.14:52:29 Info: Upgraded from version 17.1" 0 0 "Shell" 0 -1 1613947949217 ""}
{ "Info" "" "" "2021.02.21.14:52:29 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2021.02.21.14:52:29 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1613947949217 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_pll ../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd " "Completed upgrading IP component altera_pll with file \"../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1613947949530 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys ../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.qsys " "Completed upgrading IP component Qsys with file \"../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1613947949531 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/19.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/19.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1613947949617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613947949617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 14:52:29 2021 " "Processing ended: Sun Feb 21 14:52:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613947949617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613947949617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613947949617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1613947949617 ""}
