{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606346755616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606346755616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 17:25:55 2020 " "Processing started: Wed Nov 25 17:25:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606346755616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606346755616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CU -c CU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CU -c CU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606346755616 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606346757488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_12/id/id.v 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_12/id/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "../ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606346757635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606346757635 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM.v(26) " "Verilog HDL information at FSM.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1606346757687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_12/fsm/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_12/fsm/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606346757687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606346757687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606346757789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606346757789 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CU " "Elaborating entity \"CU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606346757973 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "C " "Found inconsistent dimensions for element \"C\"" {  } { { "CU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 272 1136 1312 288 "C\[15..0\]" "" } { 72 808 824 240 "C" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606346758005 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C " "Converted elements in bus name \"C\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[15..0\] C15..0 " "Converted element name(s) from \"C\[15..0\]\" to \"C15..0\"" {  } { { "CU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 272 1136 1312 288 "C\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606346758005 ""}  } { { "CU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 272 1136 1312 288 "C\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1606346758005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst1 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst1\"" {  } { { "CU.bdf" "inst1" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 248 912 1120 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606346758090 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(29) " "Verilog HDL assignment warning at FSM.v(29): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758090 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(31) " "Verilog HDL assignment warning at FSM.v(31): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758090 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(32) " "Verilog HDL assignment warning at FSM.v(32): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758090 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(34) " "Verilog HDL assignment warning at FSM.v(34): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(35) " "Verilog HDL Always Construct warning at FSM.v(35): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(36) " "Verilog HDL Always Construct warning at FSM.v(36): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(37) " "Verilog HDL Always Construct warning at FSM.v(37): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(38) " "Verilog HDL Always Construct warning at FSM.v(38): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(39) " "Verilog HDL Always Construct warning at FSM.v(39): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(40) " "Verilog HDL Always Construct warning at FSM.v(40): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(41) " "Verilog HDL Always Construct warning at FSM.v(41): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(42) " "Verilog HDL Always Construct warning at FSM.v(42): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(43) " "Verilog HDL Always Construct warning at FSM.v(43): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(44) " "Verilog HDL Always Construct warning at FSM.v(44): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(45) " "Verilog HDL Always Construct warning at FSM.v(45): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(48) " "Verilog HDL assignment warning at FSM.v(48): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(49) " "Verilog HDL assignment warning at FSM.v(49): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(50) " "Verilog HDL assignment warning at FSM.v(50): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(52) " "Verilog HDL assignment warning at FSM.v(52): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(53) " "Verilog HDL assignment warning at FSM.v(53): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(55) " "Verilog HDL assignment warning at FSM.v(55): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(56) " "Verilog HDL assignment warning at FSM.v(56): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(57) " "Verilog HDL assignment warning at FSM.v(57): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(58) " "Verilog HDL assignment warning at FSM.v(58): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(60) " "Verilog HDL assignment warning at FSM.v(60): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(61) " "Verilog HDL assignment warning at FSM.v(61): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(62) " "Verilog HDL assignment warning at FSM.v(62): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(63) " "Verilog HDL assignment warning at FSM.v(63): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(65) " "Verilog HDL assignment warning at FSM.v(65): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(66) " "Verilog HDL assignment warning at FSM.v(66): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(67) " "Verilog HDL assignment warning at FSM.v(67): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(68) " "Verilog HDL assignment warning at FSM.v(68): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(70) " "Verilog HDL assignment warning at FSM.v(70): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(72) " "Verilog HDL assignment warning at FSM.v(72): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(74) " "Verilog HDL assignment warning at FSM.v(74): truncated value with size 32 to match size of target (16)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate FSM.v(26) " "Verilog HDL Always Construct warning at FSM.v(26): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.JPN1 FSM.v(26) " "Inferred latch for \"nextstate.JPN1\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.JPZ1 FSM.v(26) " "Inferred latch for \"nextstate.JPZ1\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.JMP1 FSM.v(26) " "Inferred latch for \"nextstate.JMP1\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.CLR1 FSM.v(26) " "Inferred latch for \"nextstate.CLR1\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.INC1 FSM.v(26) " "Inferred latch for \"nextstate.INC1\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.XOR4 FSM.v(26) " "Inferred latch for \"nextstate.XOR4\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.XOR3 FSM.v(26) " "Inferred latch for \"nextstate.XOR3\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758106 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.XOR2 FSM.v(26) " "Inferred latch for \"nextstate.XOR2\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758121 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.XOR1 FSM.v(26) " "Inferred latch for \"nextstate.XOR1\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758121 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SUB4 FSM.v(26) " "Inferred latch for \"nextstate.SUB4\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758121 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SUB3 FSM.v(26) " "Inferred latch for \"nextstate.SUB3\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758121 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SUB2 FSM.v(26) " "Inferred latch for \"nextstate.SUB2\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758121 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SUB1 FSM.v(26) " "Inferred latch for \"nextstate.SUB1\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758121 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADD4 FSM.v(26) " "Inferred latch for \"nextstate.ADD4\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758121 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADD3 FSM.v(26) " "Inferred latch for \"nextstate.ADD3\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758121 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADD2 FSM.v(26) " "Inferred latch for \"nextstate.ADD2\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758121 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADD1 FSM.v(26) " "Inferred latch for \"nextstate.ADD1\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758121 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.STA2 FSM.v(26) " "Inferred latch for \"nextstate.STA2\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758121 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.STA1 FSM.v(26) " "Inferred latch for \"nextstate.STA1\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758121 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LDA3 FSM.v(26) " "Inferred latch for \"nextstate.LDA3\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758121 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LDA2 FSM.v(26) " "Inferred latch for \"nextstate.LDA2\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758121 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LDA1 FSM.v(26) " "Inferred latch for \"nextstate.LDA1\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758121 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.DECODE FSM.v(26) " "Inferred latch for \"nextstate.DECODE\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758121 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.FETCH2 FSM.v(26) " "Inferred latch for \"nextstate.FETCH2\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758121 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.FETCH1 FSM.v(26) " "Inferred latch for \"nextstate.FETCH1\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758121 "|CU|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.START FSM.v(26) " "Inferred latch for \"nextstate.START\" at FSM.v(26)" {  } { { "../FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606346758121 "|CU|FSM:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:inst " "Elaborating entity \"ID\" for hierarchy \"ID:inst\"" {  } { { "CU.bdf" "inst" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 344 432 600 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606346758206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(11) " "Verilog HDL assignment warning at ID.v(11): truncated value with size 32 to match size of target (11)" {  } { { "../ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758253 "|CU|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(12) " "Verilog HDL assignment warning at ID.v(12): truncated value with size 32 to match size of target (11)" {  } { { "../ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758253 "|CU|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(13) " "Verilog HDL assignment warning at ID.v(13): truncated value with size 32 to match size of target (11)" {  } { { "../ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758253 "|CU|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(14) " "Verilog HDL assignment warning at ID.v(14): truncated value with size 32 to match size of target (11)" {  } { { "../ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758253 "|CU|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(15) " "Verilog HDL assignment warning at ID.v(15): truncated value with size 32 to match size of target (11)" {  } { { "../ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758268 "|CU|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(16) " "Verilog HDL assignment warning at ID.v(16): truncated value with size 32 to match size of target (11)" {  } { { "../ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758268 "|CU|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(17) " "Verilog HDL assignment warning at ID.v(17): truncated value with size 32 to match size of target (11)" {  } { { "../ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758268 "|CU|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(18) " "Verilog HDL assignment warning at ID.v(18): truncated value with size 32 to match size of target (11)" {  } { { "../ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758268 "|CU|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(19) " "Verilog HDL assignment warning at ID.v(19): truncated value with size 32 to match size of target (11)" {  } { { "../ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758268 "|CU|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(20) " "Verilog HDL assignment warning at ID.v(20): truncated value with size 32 to match size of target (11)" {  } { { "../ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758268 "|CU|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(21) " "Verilog HDL assignment warning at ID.v(21): truncated value with size 32 to match size of target (11)" {  } { { "../ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606346758268 "|CU|ID:inst"}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "C 0 " "Ignored assignment(s) for \"C\[0\]\" because \"C\" is not a bus or array" {  } { { "CU.bdf" "C" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 72 808 824 240 "C" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1606346758910 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "C 1 " "Ignored assignment(s) for \"C\[1\]\" because \"C\" is not a bus or array" {  } { { "CU.bdf" "C" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 72 808 824 240 "C" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1606346758910 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "C 2 " "Ignored assignment(s) for \"C\[2\]\" because \"C\" is not a bus or array" {  } { { "CU.bdf" "C" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 72 808 824 240 "C" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1606346758910 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "C 3 " "Ignored assignment(s) for \"C\[3\]\" because \"C\" is not a bus or array" {  } { { "CU.bdf" "C" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 72 808 824 240 "C" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1606346758910 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "C 4 " "Ignored assignment(s) for \"C\[4\]\" because \"C\" is not a bus or array" {  } { { "CU.bdf" "C" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 72 808 824 240 "C" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1606346758910 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "C 5 " "Ignored assignment(s) for \"C\[5\]\" because \"C\" is not a bus or array" {  } { { "CU.bdf" "C" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 72 808 824 240 "C" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1606346758926 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "C 6 " "Ignored assignment(s) for \"C\[6\]\" because \"C\" is not a bus or array" {  } { { "CU.bdf" "C" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 72 808 824 240 "C" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1606346758926 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "C 7 " "Ignored assignment(s) for \"C\[7\]\" because \"C\" is not a bus or array" {  } { { "CU.bdf" "C" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 72 808 824 240 "C" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1606346758926 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "C 8 " "Ignored assignment(s) for \"C\[8\]\" because \"C\" is not a bus or array" {  } { { "CU.bdf" "C" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 72 808 824 240 "C" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1606346758926 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "C 9 " "Ignored assignment(s) for \"C\[9\]\" because \"C\" is not a bus or array" {  } { { "CU.bdf" "C" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 72 808 824 240 "C" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1606346758926 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "C 10 " "Ignored assignment(s) for \"C\[10\]\" because \"C\" is not a bus or array" {  } { { "CU.bdf" "C" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 72 808 824 240 "C" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1606346758926 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "C 11 " "Ignored assignment(s) for \"C\[11\]\" because \"C\" is not a bus or array" {  } { { "CU.bdf" "C" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 72 808 824 240 "C" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1606346758926 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "C 12 " "Ignored assignment(s) for \"C\[12\]\" because \"C\" is not a bus or array" {  } { { "CU.bdf" "C" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 72 808 824 240 "C" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1606346758926 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "C 13 " "Ignored assignment(s) for \"C\[13\]\" because \"C\" is not a bus or array" {  } { { "CU.bdf" "C" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 72 808 824 240 "C" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1606346758926 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "C 14 " "Ignored assignment(s) for \"C\[14\]\" because \"C\" is not a bus or array" {  } { { "CU.bdf" "C" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 72 808 824 240 "C" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1606346758926 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "C 15 " "Ignored assignment(s) for \"C\[15\]\" because \"C\" is not a bus or array" {  } { { "CU.bdf" "C" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 72 808 824 240 "C" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1606346758926 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C15 GND " "Pin \"C15\" is stuck at GND" {  } { { "CU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 272 1136 1312 288 "C\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606346759127 "|CU|C15"} { "Warning" "WMLS_MLS_STUCK_PIN" "C6 GND " "Pin \"C6\" is stuck at GND" {  } { { "CU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 272 1136 1312 288 "C\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606346759127 "|CU|C6"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1606346759127 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1606346759211 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/output_files/CU.map.smsg " "Generated suppressed messages file /Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/output_files/CU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1606346759413 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606346759946 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606346759946 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Z " "No output dependent on input pin \"Z\"" {  } { { "CU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 72 856 872 240 "Z" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606346760231 "|CU|Z"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N " "No output dependent on input pin \"N\"" {  } { { "CU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 72 840 856 240 "N" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606346760231 "|CU|N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V " "No output dependent on input pin \"V\"" {  } { { "CU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 72 824 840 240 "V" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606346760231 "|CU|V"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C " "No output dependent on input pin \"C\"" {  } { { "CU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 72 808 824 240 "C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606346760231 "|CU|C"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1606346760231 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606346760247 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606346760247 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606346760247 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606346760247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606346760347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 17:26:00 2020 " "Processing ended: Wed Nov 25 17:26:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606346760347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606346760347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606346760347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606346760347 ""}
