Time resolution is 1 ps
$finish called at time : 30 ns : File "A:/Masters_VT/Lab/Hicks/Fast_adder_4/Fast_adder_4.srcs/sim_1/new/top_tb.v" Line 44
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 301264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 301264 ps, Data Event Time Stamp: 291264 ps, Ref Event Time Stamp: 301199 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 301264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 301264 ps, Ref Event Time Stamp: 301199 ps, Data Event Time Stamp: 301264 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 311264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 311264 ps, Data Event Time Stamp: 301264 ps, Ref Event Time Stamp: 311199 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 311264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 311264 ps, Ref Event Time Stamp: 311199 ps, Data Event Time Stamp: 311264 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 321264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 321264 ps, Data Event Time Stamp: 311264 ps, Ref Event Time Stamp: 321199 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 321264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 321264 ps, Ref Event Time Stamp: 321199 ps, Data Event Time Stamp: 321264 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 331264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 331264 ps, Data Event Time Stamp: 321264 ps, Ref Event Time Stamp: 331199 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 331264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 331264 ps, Ref Event Time Stamp: 331199 ps, Data Event Time Stamp: 331264 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 341264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 341264 ps, Data Event Time Stamp: 331264 ps, Ref Event Time Stamp: 341199 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 341264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 341264 ps, Ref Event Time Stamp: 341199 ps, Data Event Time Stamp: 341264 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 351264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 351264 ps, Data Event Time Stamp: 341264 ps, Ref Event Time Stamp: 351199 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 351264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 351264 ps, Ref Event Time Stamp: 351199 ps, Data Event Time Stamp: 351264 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 361264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 361264 ps, Data Event Time Stamp: 351264 ps, Ref Event Time Stamp: 361199 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 361264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 361264 ps, Ref Event Time Stamp: 361199 ps, Data Event Time Stamp: 361264 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 371264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 371264 ps, Data Event Time Stamp: 361264 ps, Ref Event Time Stamp: 371199 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 371264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 371264 ps, Ref Event Time Stamp: 371199 ps, Data Event Time Stamp: 371264 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 381264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 381264 ps, Data Event Time Stamp: 371264 ps, Ref Event Time Stamp: 381199 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 381264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 381264 ps, Ref Event Time Stamp: 381199 ps, Data Event Time Stamp: 381264 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 391264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 391264 ps, Data Event Time Stamp: 381264 ps, Ref Event Time Stamp: 391199 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 391264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 391264 ps, Ref Event Time Stamp: 391199 ps, Data Event Time Stamp: 391264 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 401264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 401264 ps, Data Event Time Stamp: 391264 ps, Ref Event Time Stamp: 401199 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 401264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 401264 ps, Ref Event Time Stamp: 401199 ps, Data Event Time Stamp: 401264 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 411264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 411264 ps, Data Event Time Stamp: 401264 ps, Ref Event Time Stamp: 411199 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 411264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 411264 ps, Ref Event Time Stamp: 411199 ps, Data Event Time Stamp: 411264 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 421264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 421264 ps, Data Event Time Stamp: 411264 ps, Ref Event Time Stamp: 421199 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /top_tb/u1/dut/prop_reg[2]/TChk153_11963 at time 421264 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 421264 ps, Ref Event Time Stamp: 421199 ps, Data Event Time Stamp: 421264 ps, Limit: 262 ps
