Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Dec 11 12:45:08 2023
| Host         : DESKTOP-4F755MS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7s50
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   403 |
|    Minimum number of control sets                        |   315 |
|    Addition due to synthesis replication                 |    88 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1406 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   403 |
| >= 0 to < 4        |    62 |
| >= 4 to < 6        |   111 |
| >= 6 to < 8        |    41 |
| >= 8 to < 10       |    44 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     3 |
| >= 16              |   119 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2560 |          887 |
| No           | No                    | Yes                    |             135 |           63 |
| No           | Yes                   | No                     |            1430 |          521 |
| Yes          | No                    | No                     |            1867 |          683 |
| Yes          | No                    | Yes                    |              41 |           20 |
| Yes          | Yes                   | No                     |            1729 |          621 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                           Clock Signal                                           |                                                                                                                                        Enable Signal                                                                                                                                        |                                                                                                   Set/Reset Signal                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                                                               |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/accept_r_reg_1[0]                                                                                                                                                      | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[0][0]                                                                                                                                 |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                        | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                    |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                                                                   |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/accept_r_reg_5[0]                                                                                                                                                      | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_101_in                                                                                                                       | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg                                                                                           |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Dbg_Clean_Stop_reg                                                                                                                                    | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__88_n_0                                                 |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                       | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                       | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1                                                                                       |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_2[0]                                                                                                                                                  | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                   |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/rnk_config_strobe_r_reg[0]_0                                                          |                1 |              1 |         1.00 |
| ~mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                       | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                           | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                    |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_1[0]                                                                                                                                                  | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and/MUXCY_I/lopt_7                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg_0                                                                                      |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Dbg_Clean_Stop_reg                                                                                                                                    | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__87_n_0                                           |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_0[0]                                                                                                                                                  | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg[0]                                                                                                                                                    | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                                          | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Functional_Reset                                                      |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                                          | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                       |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                                          | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1_n_0                                                                    |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                                          | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                                                       |                1 |              1 |         1.00 |
| ~mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                            |                                                                                                                                                                                                                                                                                             | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Dbg_Clean_Stop_reg                                                                                                                                    | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__89_n_0                                         |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                   |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                   |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___34_n_0                                                                                                                                                                                     | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                                             |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_4                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_6                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___32_n_0                                                                                                                                                                                     | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                       |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                                                                                          | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                                               |                1 |              2 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                       |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                2 |              2 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                       |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/accept_r_reg_5[0]                                                                                                                                                      | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                3 |              3 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              3 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              3 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                             |                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                            |                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___32_n_0                                                                                                                                                                                     | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              3 |         1.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___34_n_0                                                                                                                                                                                     | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              3 |         1.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_0[0]                                                                                                                                                  | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              3 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg[0]                                                                                                                                                    | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              3 |         1.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_2[0]                                                                                                                                                  | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              3 |         1.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/accept_r_reg_1[0]                                                                                                                                                      | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              3 |         1.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_1[0]                                                                                                                                                  | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                3 |              3 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                                                 | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_101_in                                                                                                                       | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_101_in                                                                                                                       | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                       | mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                                                      | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                            | mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                                                           | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                      |                2 |              4 |         2.00 |
| ~mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                            |                                                                                                                                                                                                                                                                                             | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S                                                                                                                      |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                              |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                        |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/rst_mig_7series_0_83M/U0/EXT_LPF/lpf_int                                                                                                                                                                 |                3 |              4 |         1.33 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___71_n_0                                                                                                             |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                4 |              4 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/clear                                                                       |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                               |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              4 |         1.33 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                          |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                          |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                              |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                              |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                          |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                      | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                 |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                   | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                                       |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                               | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/DIBDI[0]                                                                                                                               | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                          |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg0                                                                                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                             |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                                                   | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                        |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                              | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                          | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                                 | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                             |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                       | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |         5.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_reg[0]                                                                              |                1 |              5 |         5.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                    | mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                         |                2 |              5 |         2.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axvalid_reg[0]                                                                              |                1 |              5 |         5.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              5 |         5.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              5 |         1.67 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                                           |                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                                         |                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |         2.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |         2.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |         2.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                                           | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                       |                1 |              5 |         5.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg_inv_0                                                                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              5 |         5.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                    | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                         |                2 |              5 |         2.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                  | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                         |                2 |              5 |         2.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                  | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                         |                1 |              5 |         5.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                    | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                         |                2 |              5 |         2.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___85_n_0                                                                                                             |                2 |              5 |         2.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              5 |         5.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                                          |                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                5 |              5 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                  | mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                         |                2 |              5 |         2.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.last_outstanding_write                                                                                         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              6 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              6 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/read_fifo.fifo_out_data_r_reg[6][0] | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                2 |              6 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              6 |         6.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_0_in                                                                                                                                    |                2 |              6 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              6 |         6.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              6 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                      | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                5 |              6 |         1.20 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                1 |              6 |         6.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                1 |              6 |         6.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                 | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                4 |              6 |         1.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                2 |              6 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                     | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                1 |              6 |         6.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                         | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                3 |              6 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                1 |              6 |         6.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                3 |              6 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                3 |              6 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                3 |              6 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              6 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                    | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                3 |              6 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                |                2 |              6 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                1 |              6 |         6.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              6 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |         6.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/rst_mig_7series_0_83M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                          | mb_block_i/rst_mig_7series_0_83M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                           |                1 |              6 |         6.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                |                2 |              6 |         3.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                       | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                                                     |                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                    |                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                       | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                                                       |                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                       | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                            | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                3 |              6 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                2 |              6 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___86_n_0                                                                                                             |                2 |              6 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                            | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                2 |              6 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                        | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                |                1 |              7 |         7.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |         3.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and/MUXCY_I/lopt_7                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                                                                      |                2 |              7 |         3.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                4 |              8 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                              | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                       |                3 |              8 |         2.67 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                       | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                       | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                   |                                                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                            | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                                                   |                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
| ~mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                            | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                3 |              8 |         2.67 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                               | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                               | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                 |                2 |              8 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                      |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                 |                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                               | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                   |                3 |              8 |         2.67 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                             | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |                5 |              8 |         1.60 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                               | mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                2 |              8 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]     |                2 |              8 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_3[0]                                                                                                        |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]     |                4 |              8 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]     |                2 |              8 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]     |                2 |              8 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                2 |              8 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                               | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                5 |              8 |         1.60 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                4 |              8 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                               | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                   |                3 |              9 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                3 |              9 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              9 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                4 |              9 |         2.25 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                             |                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                             |                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                    |                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                   | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                3 |              9 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                3 |              9 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and/MUXCY_I/lopt_7                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                                                                 |                2 |              9 |         4.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                         |                4 |             10 |         2.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                         |                6 |             10 |         1.67 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |             10 |         3.33 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                 |                3 |             10 |         3.33 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                         |                5 |             10 |         2.00 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz0/inst/clk_out1                                   | mb_block_i/hdmi_text_controller_0/inst/vga/vc                                                                                                                                                                                                                                               | reset_rtl_0_IBUF                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                       | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                                           |                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                  | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                4 |             10 |         2.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                      |                3 |             11 |         3.67 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                5 |             11 |         2.20 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |                4 |             11 |         2.75 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                         | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                     |               12 |             12 |         1.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                5 |             12 |         2.40 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                             |                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             12 |         3.00 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                             | reset_rtl_0_IBUF                                                                                                                                                                                                    |                5 |             12 |         2.40 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0               | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                3 |             13 |         4.33 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                2 |             13 |         6.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                           |                                                                                                                                                                                                                     |                6 |             14 |         2.33 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                           |                                                                                                                                                                                                                     |                6 |             14 |         2.33 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                3 |             15 |         5.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                4 |             16 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                                         |                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz0/inst/clk_out3                                   | mb_block_i/hdmi_text_controller_0/inst/triangle/count_x[15]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz0/inst/clk_out3                                   | mb_block_i/hdmi_text_controller_0/inst/triangle/E[0]                                                                                                                                                                                                                                        | reset_rtl_0_IBUF                                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz0/inst/clk_out3                                   |                                                                                                                                                                                                                                                                                             | mb_block_i/hdmi_text_controller_0/inst/vga/SR[0]                                                                                                                                                                    |                5 |             16 |         3.20 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                4 |             16 |         4.00 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz0/inst/clk_out3                                   | mb_block_i/hdmi_text_controller_0/inst/triangle/count_y[15]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz0/inst/clk_out3                                   | Reset                                                                                                                                                                                                                                                                                       | mb_block_i/hdmi_text_controller_0/inst/triangle/raw_reset_0                                                                                                                                                         |                5 |             16 |         3.20 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                4 |             16 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                                                                                                       | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                9 |             16 |         1.78 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                       |                8 |             17 |         2.12 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                             |                                                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                             |                                                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                8 |             17 |         2.12 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                                                                       |                6 |             17 |         2.83 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               11 |             18 |         1.64 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                           |                                                                                                                                                                                                                     |                7 |             18 |         2.57 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                           |                                                                                                                                                                                                                     |                7 |             18 |         2.57 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                7 |             18 |         2.57 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                               | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                          |                5 |             19 |         3.80 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                 |                                                                                                                                                                                                                     |                8 |             19 |         2.38 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |               16 |             20 |         1.25 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               10 |             21 |         2.10 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                       |                                                                                                                                                                                                                                                                                             | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                               |                5 |             23 |         4.60 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                9 |             23 |         2.56 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                                                                                     |                6 |             23 |         3.83 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                                            | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               15 |             23 |         1.53 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               13 |             23 |         1.77 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                8 |             23 |         2.88 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                               | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |               12 |             24 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                6 |             24 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                 | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                6 |             24 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               11 |             25 |         2.27 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                           |                                                                                                                                                                                                                     |               10 |             26 |         2.60 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                     |               12 |             26 |         2.17 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                     |               12 |             26 |         2.17 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                     |               10 |             26 |         2.60 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                     |               11 |             26 |         2.36 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                     |               12 |             26 |         2.17 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                           |                                                                                                                                                                                                                     |                8 |             26 |         3.25 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                     |               12 |             26 |         2.17 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                     |               12 |             26 |         2.17 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                     |               10 |             26 |         2.60 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                  |                                                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                          |                7 |             27 |         3.86 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[6].MUXCY_I/E[0]                                                                                                                                          | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                4 |             27 |         6.75 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                                |                                                                                                                                                                                                                     |                6 |             27 |         4.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                |                                                                                                                                                                                                                     |                7 |             27 |         3.86 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                                  | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                7 |             28 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               10 |             28 |         2.80 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                        | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                          |                7 |             28 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               12 |             28 |         2.33 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/mul_Executing_reg                                                                                                                                                                                 |                                                                                                                                                                                                                     |                9 |             30 |         3.33 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                    |                                                                                                                                                                                                                     |               16 |             31 |         1.94 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                    |                                                                                                                                                                                                                     |               18 |             31 |         1.72 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                                                                                                                   | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                8 |             31 |         3.88 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[6].MUXCY_I/Read_Req                                                                                                                                    | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                8 |             31 |         3.88 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                                       | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                7 |             32 |         4.57 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                                                                                       | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                9 |             32 |         3.56 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and/MUXCY_I/lopt_7                                                                      |                                                                                                                                                                                                                     |               22 |             32 |         1.45 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                       | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                                                       |                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |               16 |             32 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |                9 |             32 |         3.56 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                      |                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                                                                                                          | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |               15 |             32 |         2.13 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/Write_Data_Valid                                                                                 |                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                                                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |               13 |             32 |         2.46 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                                                                   |               16 |             33 |         2.06 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                                                                                                    |                                                                                                                                                                                                                     |               11 |             33 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                    |                                                                                                                                                                                                                     |               15 |             33 |         2.20 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                     |               13 |             33 |         2.54 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |               22 |             34 |         1.55 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |               18 |             35 |         1.94 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |               23 |             35 |         1.52 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_2                                                                                                                                                                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |               12 |             35 |         2.92 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                     |               18 |             36 |         2.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.write_req_granted                                                                                     |                                                                                                                                                                                                                     |                5 |             36 |         7.20 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                     |               20 |             36 |         1.80 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                              | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                       |               20 |             41 |         2.05 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |               14 |             42 |         3.00 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                             | mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]                                                                                                                                                  |               22 |             42 |         1.91 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |               11 |             43 |         3.91 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz0/inst/clk_out3                                   |                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |               16 |             43 |         2.69 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |               13 |             43 |         3.31 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               15 |             45 |         3.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                       | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                     |               19 |             47 |         2.47 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz0/inst/clk_out1                                   |                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |               22 |             58 |         2.64 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                                                                 |               27 |             63 |         2.33 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/cache_valid_bit_detect_I1/Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and/MUXCY_I/lopt_7                                                                                                          |                                                                                                                                                                                                                     |               16 |             64 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                                                     |               16 |             64 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                  |                                                                                                                                                                                                                     |               22 |             64 |         2.91 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                                     |               21 |             64 |         3.05 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                             |                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/M_AXI_DP_AWADDR0                                                                                                                                                                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |               26 |             68 |         2.62 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |               27 |             81 |         3.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                       |                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |               21 |             81 |         3.86 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                     |               29 |             93 |         3.21 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and/MUXCY_I/lopt_7                                                                      | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |               35 |             96 |         2.74 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |               29 |             97 |         3.34 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                     |               34 |             98 |         2.88 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                        |               28 |             98 |         3.50 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                     |               13 |            100 |         7.69 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                     |               13 |            100 |         7.69 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     |                                                                                                                                                                                                                     |               46 |            128 |         2.78 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                                                                                                   |                                                                                                                                                                                                                     |               32 |            128 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/sel                                 |                                                                                                                                                                                                                     |               32 |            128 |         4.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                     |               36 |            129 |         3.58 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                         |                                                                                                                                                                                                                     |               43 |            129 |         3.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                                     |               46 |            144 |         3.13 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |               52 |            175 |         3.37 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                                     |               24 |            192 |         8.00 |
|  mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |              831 |           2424 |         2.92 |
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


