
ubuntu-preinstalled/lscpu:     file format elf32-littlearm


Disassembly of section .init:

00001c38 <.init>:
    1c38:	push	{r3, lr}
    1c3c:	bl	392c <__assert_fail@plt+0x1738>
    1c40:	pop	{r3, pc}

Disassembly of section .plt:

00001c44 <fdopen@plt-0x14>:
    1c44:	push	{lr}		; (str lr, [sp, #-4]!)
    1c48:	ldr	lr, [pc, #4]	; 1c54 <fdopen@plt-0x4>
    1c4c:	add	lr, pc, lr
    1c50:	ldr	pc, [lr, #8]!
    1c54:	muleq	r1, r8, r1

00001c58 <fdopen@plt>:
    1c58:			; <UNDEFINED> instruction: 0xe7fd4778
    1c5c:	add	ip, pc, #0, 12
    1c60:	add	ip, ip, #28, 20	; 0x1c000
    1c64:	ldr	pc, [ip, #404]!	; 0x194

00001c68 <calloc@plt>:
    1c68:	add	ip, pc, #0, 12
    1c6c:	add	ip, ip, #28, 20	; 0x1c000
    1c70:	ldr	pc, [ip, #396]!	; 0x18c

00001c74 <strstr@plt>:
    1c74:	add	ip, pc, #0, 12
    1c78:	add	ip, ip, #28, 20	; 0x1c000
    1c7c:	ldr	pc, [ip, #388]!	; 0x184

00001c80 <raise@plt>:
    1c80:	add	ip, pc, #0, 12
    1c84:	add	ip, ip, #28, 20	; 0x1c000
    1c88:	ldr	pc, [ip, #380]!	; 0x17c

00001c8c <scols_line_set_data@plt>:
    1c8c:	add	ip, pc, #0, 12
    1c90:	add	ip, ip, #28, 20	; 0x1c000
    1c94:	ldr	pc, [ip, #372]!	; 0x174

00001c98 <scols_line_refer_data@plt>:
    1c98:	add	ip, pc, #0, 12
    1c9c:	add	ip, ip, #28, 20	; 0x1c000
    1ca0:	ldr	pc, [ip, #364]!	; 0x16c

00001ca4 <strcmp@plt>:
    1ca4:			; <UNDEFINED> instruction: 0xe7fd4778
    1ca8:	add	ip, pc, #0, 12
    1cac:	add	ip, ip, #28, 20	; 0x1c000
    1cb0:	ldr	pc, [ip, #352]!	; 0x160

00001cb4 <__cxa_finalize@plt>:
    1cb4:	add	ip, pc, #0, 12
    1cb8:	add	ip, ip, #28, 20	; 0x1c000
    1cbc:	ldr	pc, [ip, #344]!	; 0x158

00001cc0 <rewinddir@plt>:
    1cc0:	add	ip, pc, #0, 12
    1cc4:	add	ip, ip, #28, 20	; 0x1c000
    1cc8:	ldr	pc, [ip, #336]!	; 0x150

00001ccc <strtol@plt>:
    1ccc:	add	ip, pc, #0, 12
    1cd0:	add	ip, ip, #28, 20	; 0x1c000
    1cd4:	ldr	pc, [ip, #328]!	; 0x148

00001cd8 <strcspn@plt>:
    1cd8:	add	ip, pc, #0, 12
    1cdc:	add	ip, ip, #28, 20	; 0x1c000
    1ce0:	ldr	pc, [ip, #320]!	; 0x140

00001ce4 <scols_table_set_name@plt>:
    1ce4:	add	ip, pc, #0, 12
    1ce8:	add	ip, ip, #28, 20	; 0x1c000
    1cec:	ldr	pc, [ip, #312]!	; 0x138

00001cf0 <__isoc99_fscanf@plt>:
    1cf0:	add	ip, pc, #0, 12
    1cf4:	add	ip, ip, #28, 20	; 0x1c000
    1cf8:	ldr	pc, [ip, #304]!	; 0x130

00001cfc <scols_table_enable_noheadings@plt>:
    1cfc:	add	ip, pc, #0, 12
    1d00:	add	ip, ip, #28, 20	; 0x1c000
    1d04:	ldr	pc, [ip, #296]!	; 0x128

00001d08 <read@plt>:
    1d08:	add	ip, pc, #0, 12
    1d0c:	add	ip, ip, #28, 20	; 0x1c000
    1d10:	ldr	pc, [ip, #288]!	; 0x120

00001d14 <scols_table_new_column@plt>:
    1d14:	add	ip, pc, #0, 12
    1d18:	add	ip, ip, #28, 20	; 0x1c000
    1d1c:	ldr	pc, [ip, #280]!	; 0x118

00001d20 <getuid@plt>:
    1d20:	add	ip, pc, #0, 12
    1d24:	add	ip, ip, #28, 20	; 0x1c000
    1d28:	ldr	pc, [ip, #272]!	; 0x110

00001d2c <memmove@plt>:
    1d2c:	add	ip, pc, #0, 12
    1d30:	add	ip, ip, #28, 20	; 0x1c000
    1d34:	ldr	pc, [ip, #264]!	; 0x108

00001d38 <free@plt>:
    1d38:			; <UNDEFINED> instruction: 0xe7fd4778
    1d3c:	add	ip, pc, #0, 12
    1d40:	add	ip, ip, #28, 20	; 0x1c000
    1d44:	ldr	pc, [ip, #252]!	; 0xfc

00001d48 <fgets@plt>:
    1d48:	add	ip, pc, #0, 12
    1d4c:	add	ip, ip, #28, 20	; 0x1c000
    1d50:	ldr	pc, [ip, #244]!	; 0xf4

00001d54 <nanosleep@plt>:
    1d54:	add	ip, pc, #0, 12
    1d58:	add	ip, ip, #28, 20	; 0x1c000
    1d5c:	ldr	pc, [ip, #236]!	; 0xec

00001d60 <faccessat@plt>:
    1d60:	add	ip, pc, #0, 12
    1d64:	add	ip, ip, #28, 20	; 0x1c000
    1d68:	ldr	pc, [ip, #228]!	; 0xe4

00001d6c <ferror@plt>:
    1d6c:	add	ip, pc, #0, 12
    1d70:	add	ip, ip, #28, 20	; 0x1c000
    1d74:	ldr	pc, [ip, #220]!	; 0xdc

00001d78 <strndup@plt>:
    1d78:			; <UNDEFINED> instruction: 0xe7fd4778
    1d7c:	add	ip, pc, #0, 12
    1d80:	add	ip, ip, #28, 20	; 0x1c000
    1d84:	ldr	pc, [ip, #208]!	; 0xd0

00001d88 <__openat64_2@plt>:
    1d88:	add	ip, pc, #0, 12
    1d8c:	add	ip, ip, #28, 20	; 0x1c000
    1d90:	ldr	pc, [ip, #200]!	; 0xc8

00001d94 <_exit@plt>:
    1d94:	add	ip, pc, #0, 12
    1d98:	add	ip, ip, #28, 20	; 0x1c000
    1d9c:	ldr	pc, [ip, #192]!	; 0xc0

00001da0 <__vsnprintf_chk@plt>:
    1da0:	add	ip, pc, #0, 12
    1da4:	add	ip, ip, #28, 20	; 0x1c000
    1da8:	ldr	pc, [ip, #184]!	; 0xb8

00001dac <memcpy@plt>:
    1dac:	add	ip, pc, #0, 12
    1db0:	add	ip, ip, #28, 20	; 0x1c000
    1db4:	ldr	pc, [ip, #176]!	; 0xb0

00001db8 <__strtoull_internal@plt>:
    1db8:	add	ip, pc, #0, 12
    1dbc:	add	ip, ip, #28, 20	; 0x1c000
    1dc0:	ldr	pc, [ip, #168]!	; 0xa8

00001dc4 <__sched_cpucount@plt>:
    1dc4:	add	ip, pc, #0, 12
    1dc8:	add	ip, ip, #28, 20	; 0x1c000
    1dcc:	ldr	pc, [ip, #160]!	; 0xa0

00001dd0 <memcmp@plt>:
    1dd0:	add	ip, pc, #0, 12
    1dd4:	add	ip, ip, #28, 20	; 0x1c000
    1dd8:	ldr	pc, [ip, #152]!	; 0x98

00001ddc <uname@plt>:
    1ddc:	add	ip, pc, #0, 12
    1de0:	add	ip, ip, #28, 20	; 0x1c000
    1de4:	ldr	pc, [ip, #144]!	; 0x90

00001de8 <dcgettext@plt>:
    1de8:	add	ip, pc, #0, 12
    1dec:	add	ip, ip, #28, 20	; 0x1c000
    1df0:	ldr	pc, [ip, #136]!	; 0x88

00001df4 <__isoc99_vfscanf@plt>:
    1df4:	add	ip, pc, #0, 12
    1df8:	add	ip, ip, #28, 20	; 0x1c000
    1dfc:	ldr	pc, [ip, #128]!	; 0x80

00001e00 <strdup@plt>:
    1e00:			; <UNDEFINED> instruction: 0xe7fd4778
    1e04:	add	ip, pc, #0, 12
    1e08:	add	ip, ip, #28, 20	; 0x1c000
    1e0c:	ldr	pc, [ip, #116]!	; 0x74

00001e10 <__stack_chk_fail@plt>:
    1e10:	add	ip, pc, #0, 12
    1e14:	add	ip, ip, #28, 20	; 0x1c000
    1e18:	ldr	pc, [ip, #108]!	; 0x6c

00001e1c <realloc@plt>:
    1e1c:	add	ip, pc, #0, 12
    1e20:	add	ip, ip, #28, 20	; 0x1c000
    1e24:	ldr	pc, [ip, #100]!	; 0x64

00001e28 <dup@plt>:
    1e28:	add	ip, pc, #0, 12
    1e2c:	add	ip, ip, #28, 20	; 0x1c000
    1e30:	ldr	pc, [ip, #92]!	; 0x5c

00001e34 <textdomain@plt>:
    1e34:	add	ip, pc, #0, 12
    1e38:	add	ip, ip, #28, 20	; 0x1c000
    1e3c:	ldr	pc, [ip, #84]!	; 0x54

00001e40 <err@plt>:
    1e40:	add	ip, pc, #0, 12
    1e44:	add	ip, ip, #28, 20	; 0x1c000
    1e48:	ldr	pc, [ip, #76]!	; 0x4c

00001e4c <geteuid@plt>:
    1e4c:	add	ip, pc, #0, 12
    1e50:	add	ip, ip, #28, 20	; 0x1c000
    1e54:	ldr	pc, [ip, #68]!	; 0x44

00001e58 <readlink@plt>:
    1e58:			; <UNDEFINED> instruction: 0xe7fd4778
    1e5c:	add	ip, pc, #0, 12
    1e60:	add	ip, ip, #28, 20	; 0x1c000
    1e64:	ldr	pc, [ip, #56]!	; 0x38

00001e68 <getegid@plt>:
    1e68:	add	ip, pc, #0, 12
    1e6c:	add	ip, ip, #28, 20	; 0x1c000
    1e70:	ldr	pc, [ip, #48]!	; 0x30

00001e74 <mkostemp64@plt>:
    1e74:			; <UNDEFINED> instruction: 0xe7fd4778
    1e78:	add	ip, pc, #0, 12
    1e7c:	add	ip, ip, #28, 20	; 0x1c000
    1e80:	ldr	pc, [ip, #36]!	; 0x24

00001e84 <fwrite@plt>:
    1e84:	add	ip, pc, #0, 12
    1e88:	add	ip, ip, #28, 20	; 0x1c000
    1e8c:	ldr	pc, [ip, #28]!

00001e90 <lseek64@plt>:
    1e90:	add	ip, pc, #0, 12
    1e94:	add	ip, ip, #28, 20	; 0x1c000
    1e98:	ldr	pc, [ip, #20]!

00001e9c <scols_new_table@plt>:
    1e9c:	add	ip, pc, #0, 12
    1ea0:	add	ip, ip, #28, 20	; 0x1c000
    1ea4:	ldr	pc, [ip, #12]!

00001ea8 <fread@plt>:
    1ea8:	add	ip, pc, #0, 12
    1eac:	add	ip, ip, #28, 20	; 0x1c000
    1eb0:	ldr	pc, [ip, #4]!

00001eb4 <__fpending@plt>:
    1eb4:	add	ip, pc, #0, 12
    1eb8:	add	ip, ip, #110592	; 0x1b000
    1ebc:	ldr	pc, [ip, #4092]!	; 0xffc

00001ec0 <open64@plt>:
    1ec0:	add	ip, pc, #0, 12
    1ec4:	add	ip, ip, #110592	; 0x1b000
    1ec8:	ldr	pc, [ip, #4084]!	; 0xff4

00001ecc <__asprintf_chk@plt>:
    1ecc:	add	ip, pc, #0, 12
    1ed0:	add	ip, ip, #110592	; 0x1b000
    1ed4:	ldr	pc, [ip, #4076]!	; 0xfec

00001ed8 <getenv@plt>:
    1ed8:	add	ip, pc, #0, 12
    1edc:	add	ip, ip, #110592	; 0x1b000
    1ee0:	ldr	pc, [ip, #4068]!	; 0xfe4

00001ee4 <malloc@plt>:
    1ee4:	add	ip, pc, #0, 12
    1ee8:	add	ip, ip, #110592	; 0x1b000
    1eec:	ldr	pc, [ip, #4060]!	; 0xfdc

00001ef0 <__libc_start_main@plt>:
    1ef0:	add	ip, pc, #0, 12
    1ef4:	add	ip, ip, #110592	; 0x1b000
    1ef8:	ldr	pc, [ip, #4052]!	; 0xfd4

00001efc <readlinkat@plt>:
    1efc:			; <UNDEFINED> instruction: 0xe7fd4778
    1f00:	add	ip, pc, #0, 12
    1f04:	add	ip, ip, #110592	; 0x1b000
    1f08:	ldr	pc, [ip, #4040]!	; 0xfc8

00001f0c <scols_table_new_line@plt>:
    1f0c:	add	ip, pc, #0, 12
    1f10:	add	ip, ip, #110592	; 0x1b000
    1f14:	ldr	pc, [ip, #4032]!	; 0xfc0

00001f18 <scols_unref_table@plt>:
    1f18:	add	ip, pc, #0, 12
    1f1c:	add	ip, ip, #110592	; 0x1b000
    1f20:	ldr	pc, [ip, #4024]!	; 0xfb8

00001f24 <__vfprintf_chk@plt>:
    1f24:	add	ip, pc, #0, 12
    1f28:	add	ip, ip, #110592	; 0x1b000
    1f2c:	ldr	pc, [ip, #4016]!	; 0xfb0

00001f30 <getdtablesize@plt>:
    1f30:			; <UNDEFINED> instruction: 0xe7fd4778
    1f34:	add	ip, pc, #0, 12
    1f38:	add	ip, ip, #110592	; 0x1b000
    1f3c:	ldr	pc, [ip, #4004]!	; 0xfa4

00001f40 <__ctype_tolower_loc@plt>:
    1f40:	add	ip, pc, #0, 12
    1f44:	add	ip, ip, #110592	; 0x1b000
    1f48:	ldr	pc, [ip, #3996]!	; 0xf9c

00001f4c <__ctype_toupper_loc@plt>:
    1f4c:	add	ip, pc, #0, 12
    1f50:	add	ip, ip, #110592	; 0x1b000
    1f54:	ldr	pc, [ip, #3988]!	; 0xf94

00001f58 <__gmon_start__@plt>:
    1f58:	add	ip, pc, #0, 12
    1f5c:	add	ip, ip, #110592	; 0x1b000
    1f60:	ldr	pc, [ip, #3980]!	; 0xf8c

00001f64 <getopt_long@plt>:
    1f64:	add	ip, pc, #0, 12
    1f68:	add	ip, ip, #110592	; 0x1b000
    1f6c:	ldr	pc, [ip, #3972]!	; 0xf84

00001f70 <__ctype_b_loc@plt>:
    1f70:	add	ip, pc, #0, 12
    1f74:	add	ip, ip, #110592	; 0x1b000
    1f78:	ldr	pc, [ip, #3964]!	; 0xf7c

00001f7c <getpid@plt>:
    1f7c:	add	ip, pc, #0, 12
    1f80:	add	ip, ip, #110592	; 0x1b000
    1f84:	ldr	pc, [ip, #3956]!	; 0xf74

00001f88 <exit@plt>:
    1f88:	add	ip, pc, #0, 12
    1f8c:	add	ip, ip, #110592	; 0x1b000
    1f90:	ldr	pc, [ip, #3948]!	; 0xf6c

00001f94 <syscall@plt>:
    1f94:	add	ip, pc, #0, 12
    1f98:	add	ip, ip, #110592	; 0x1b000
    1f9c:	ldr	pc, [ip, #3940]!	; 0xf64

00001fa0 <strtoul@plt>:
    1fa0:	add	ip, pc, #0, 12
    1fa4:	add	ip, ip, #110592	; 0x1b000
    1fa8:	ldr	pc, [ip, #3932]!	; 0xf5c

00001fac <strlen@plt>:
    1fac:	add	ip, pc, #0, 12
    1fb0:	add	ip, ip, #110592	; 0x1b000
    1fb4:	ldr	pc, [ip, #3924]!	; 0xf54

00001fb8 <strchr@plt>:
    1fb8:	add	ip, pc, #0, 12
    1fbc:	add	ip, ip, #110592	; 0x1b000
    1fc0:	ldr	pc, [ip, #3916]!	; 0xf4c

00001fc4 <warnx@plt>:
    1fc4:	add	ip, pc, #0, 12
    1fc8:	add	ip, ip, #110592	; 0x1b000
    1fcc:	ldr	pc, [ip, #3908]!	; 0xf44

00001fd0 <__open64_2@plt>:
    1fd0:	add	ip, pc, #0, 12
    1fd4:	add	ip, ip, #110592	; 0x1b000
    1fd8:	ldr	pc, [ip, #3900]!	; 0xf3c

00001fdc <__errno_location@plt>:
    1fdc:	add	ip, pc, #0, 12
    1fe0:	add	ip, ip, #110592	; 0x1b000
    1fe4:	ldr	pc, [ip, #3892]!	; 0xf34

00001fe8 <strncasecmp@plt>:
    1fe8:	add	ip, pc, #0, 12
    1fec:	add	ip, ip, #110592	; 0x1b000
    1ff0:	ldr	pc, [ip, #3884]!	; 0xf2c

00001ff4 <snprintf@plt>:
    1ff4:	add	ip, pc, #0, 12
    1ff8:	add	ip, ip, #110592	; 0x1b000
    1ffc:	ldr	pc, [ip, #3876]!	; 0xf24

00002000 <__cxa_atexit@plt>:
    2000:			; <UNDEFINED> instruction: 0xe7fd4778
    2004:	add	ip, pc, #0, 12
    2008:	add	ip, ip, #110592	; 0x1b000
    200c:	ldr	pc, [ip, #3864]!	; 0xf18

00002010 <__isoc99_sscanf@plt>:
    2010:	add	ip, pc, #0, 12
    2014:	add	ip, ip, #110592	; 0x1b000
    2018:	ldr	pc, [ip, #3856]!	; 0xf10

0000201c <__vasprintf_chk@plt>:
    201c:	add	ip, pc, #0, 12
    2020:	add	ip, ip, #110592	; 0x1b000
    2024:	ldr	pc, [ip, #3848]!	; 0xf08

00002028 <mkdir@plt>:
    2028:	add	ip, pc, #0, 12
    202c:	add	ip, ip, #110592	; 0x1b000
    2030:	ldr	pc, [ip, #3840]!	; 0xf00

00002034 <getgid@plt>:
    2034:	add	ip, pc, #0, 12
    2038:	add	ip, ip, #110592	; 0x1b000
    203c:	ldr	pc, [ip, #3832]!	; 0xef8

00002040 <__sched_cpufree@plt>:
    2040:			; <UNDEFINED> instruction: 0xe7fd4778
    2044:	add	ip, pc, #0, 12
    2048:	add	ip, ip, #110592	; 0x1b000
    204c:	ldr	pc, [ip, #3820]!	; 0xeec

00002050 <memset@plt>:
    2050:	add	ip, pc, #0, 12
    2054:	add	ip, ip, #110592	; 0x1b000
    2058:	ldr	pc, [ip, #3812]!	; 0xee4

0000205c <strncpy@plt>:
    205c:	add	ip, pc, #0, 12
    2060:	add	ip, ip, #110592	; 0x1b000
    2064:	ldr	pc, [ip, #3804]!	; 0xedc

00002068 <fgetc@plt>:
    2068:	add	ip, pc, #0, 12
    206c:	add	ip, ip, #110592	; 0x1b000
    2070:	ldr	pc, [ip, #3796]!	; 0xed4

00002074 <__printf_chk@plt>:
    2074:	add	ip, pc, #0, 12
    2078:	add	ip, ip, #110592	; 0x1b000
    207c:	ldr	pc, [ip, #3788]!	; 0xecc

00002080 <strtod@plt>:
    2080:	add	ip, pc, #0, 12
    2084:	add	ip, ip, #110592	; 0x1b000
    2088:	ldr	pc, [ip, #3780]!	; 0xec4

0000208c <write@plt>:
    208c:	add	ip, pc, #0, 12
    2090:	add	ip, ip, #110592	; 0x1b000
    2094:	ldr	pc, [ip, #3772]!	; 0xebc

00002098 <__sched_cpualloc@plt>:
    2098:	add	ip, pc, #0, 12
    209c:	add	ip, ip, #110592	; 0x1b000
    20a0:	ldr	pc, [ip, #3764]!	; 0xeb4

000020a4 <scols_table_enable_json@plt>:
    20a4:	add	ip, pc, #0, 12
    20a8:	add	ip, ip, #110592	; 0x1b000
    20ac:	ldr	pc, [ip, #3756]!	; 0xeac

000020b0 <__fprintf_chk@plt>:
    20b0:	add	ip, pc, #0, 12
    20b4:	add	ip, ip, #110592	; 0x1b000
    20b8:	ldr	pc, [ip, #3748]!	; 0xea4

000020bc <fclose@plt>:
    20bc:	add	ip, pc, #0, 12
    20c0:	add	ip, ip, #110592	; 0x1b000
    20c4:	ldr	pc, [ip, #3740]!	; 0xe9c

000020c8 <fcntl64@plt>:
    20c8:	add	ip, pc, #0, 12
    20cc:	add	ip, ip, #110592	; 0x1b000
    20d0:	ldr	pc, [ip, #3732]!	; 0xe94

000020d4 <setlocale@plt>:
    20d4:	add	ip, pc, #0, 12
    20d8:	add	ip, ip, #110592	; 0x1b000
    20dc:	ldr	pc, [ip, #3724]!	; 0xe8c

000020e0 <errx@plt>:
    20e0:	add	ip, pc, #0, 12
    20e4:	add	ip, ip, #110592	; 0x1b000
    20e8:	ldr	pc, [ip, #3716]!	; 0xe84

000020ec <strrchr@plt>:
    20ec:	add	ip, pc, #0, 12
    20f0:	add	ip, ip, #110592	; 0x1b000
    20f4:	ldr	pc, [ip, #3708]!	; 0xe7c

000020f8 <warn@plt>:
    20f8:	add	ip, pc, #0, 12
    20fc:	add	ip, ip, #110592	; 0x1b000
    2100:	ldr	pc, [ip, #3700]!	; 0xe74

00002104 <scols_print_table@plt>:
    2104:	add	ip, pc, #0, 12
    2108:	add	ip, ip, #110592	; 0x1b000
    210c:	ldr	pc, [ip, #3692]!	; 0xe6c

00002110 <fputc@plt>:
    2110:	add	ip, pc, #0, 12
    2114:	add	ip, ip, #110592	; 0x1b000
    2118:	ldr	pc, [ip, #3684]!	; 0xe64

0000211c <localeconv@plt>:
    211c:	add	ip, pc, #0, 12
    2120:	add	ip, ip, #110592	; 0x1b000
    2124:	ldr	pc, [ip, #3676]!	; 0xe5c

00002128 <readdir64@plt>:
    2128:	add	ip, pc, #0, 12
    212c:	add	ip, ip, #110592	; 0x1b000
    2130:	ldr	pc, [ip, #3668]!	; 0xe54

00002134 <fdopendir@plt>:
    2134:	add	ip, pc, #0, 12
    2138:	add	ip, ip, #110592	; 0x1b000
    213c:	ldr	pc, [ip, #3660]!	; 0xe4c

00002140 <putc@plt>:
    2140:	add	ip, pc, #0, 12
    2144:	add	ip, ip, #110592	; 0x1b000
    2148:	ldr	pc, [ip, #3652]!	; 0xe44

0000214c <__strtoll_internal@plt>:
    214c:	add	ip, pc, #0, 12
    2150:	add	ip, ip, #110592	; 0x1b000
    2154:	ldr	pc, [ip, #3644]!	; 0xe3c

00002158 <fopen64@plt>:
    2158:	add	ip, pc, #0, 12
    215c:	add	ip, ip, #110592	; 0x1b000
    2160:	ldr	pc, [ip, #3636]!	; 0xe34

00002164 <qsort@plt>:
    2164:	add	ip, pc, #0, 12
    2168:	add	ip, ip, #110592	; 0x1b000
    216c:	ldr	pc, [ip, #3628]!	; 0xe2c

00002170 <bindtextdomain@plt>:
    2170:	add	ip, pc, #0, 12
    2174:	add	ip, ip, #110592	; 0x1b000
    2178:	ldr	pc, [ip, #3620]!	; 0xe24

0000217c <umask@plt>:
    217c:	add	ip, pc, #0, 12
    2180:	add	ip, ip, #110592	; 0x1b000
    2184:	ldr	pc, [ip, #3612]!	; 0xe1c

00002188 <__xstat64@plt>:
    2188:	add	ip, pc, #0, 12
    218c:	add	ip, ip, #110592	; 0x1b000
    2190:	ldr	pc, [ip, #3604]!	; 0xe14

00002194 <fputs@plt>:
    2194:	add	ip, pc, #0, 12
    2198:	add	ip, ip, #110592	; 0x1b000
    219c:	ldr	pc, [ip, #3596]!	; 0xe0c

000021a0 <strncmp@plt>:
    21a0:	add	ip, pc, #0, 12
    21a4:	add	ip, ip, #110592	; 0x1b000
    21a8:	ldr	pc, [ip, #3588]!	; 0xe04

000021ac <abort@plt>:
    21ac:	add	ip, pc, #0, 12
    21b0:	add	ip, ip, #110592	; 0x1b000
    21b4:	ldr	pc, [ip, #3580]!	; 0xdfc

000021b8 <close@plt>:
    21b8:	add	ip, pc, #0, 12
    21bc:	add	ip, ip, #110592	; 0x1b000
    21c0:	ldr	pc, [ip, #3572]!	; 0xdf4

000021c4 <closedir@plt>:
    21c4:	add	ip, pc, #0, 12
    21c8:	add	ip, ip, #110592	; 0x1b000
    21cc:	ldr	pc, [ip, #3564]!	; 0xdec

000021d0 <__snprintf_chk@plt>:
    21d0:	add	ip, pc, #0, 12
    21d4:	add	ip, ip, #110592	; 0x1b000
    21d8:	ldr	pc, [ip, #3556]!	; 0xde4

000021dc <scols_init_debug@plt>:
    21dc:	add	ip, pc, #0, 12
    21e0:	add	ip, ip, #110592	; 0x1b000
    21e4:	ldr	pc, [ip, #3548]!	; 0xddc

000021e8 <strspn@plt>:
    21e8:	add	ip, pc, #0, 12
    21ec:	add	ip, ip, #110592	; 0x1b000
    21f0:	ldr	pc, [ip, #3540]!	; 0xdd4

000021f4 <__assert_fail@plt>:
    21f4:	add	ip, pc, #0, 12
    21f8:	add	ip, ip, #110592	; 0x1b000
    21fc:	ldr	pc, [ip, #3532]!	; 0xdcc

Disassembly of section .text:

00002200 <.text>:
    2200:	svcmi	0x00f0e92d
    2204:	cfstrs	mvf2, [sp, #-0]
    2208:	rscscs	r8, r4, #4, 22	; 0x1000
    220c:	bgt	1440590 <__assert_fail@plt+0x143e39c>
    2210:			; <UNDEFINED> instruction: 0xf8df4607
    2214:	pkhtbmi	r6, r9, r0, asr #20
    2218:			; <UNDEFINED> instruction: 0x462144fc
    221c:	cfstr32vc	mvfx15, [pc, #-692]!	; 1f70 <__ctype_b_loc@plt>
    2220:	bpl	11405a4 <__assert_fail@plt+0x113e3b0>
    2224:	bleq	fe03e660 <__assert_fail@plt+0xfe03c46c>
    2228:	movwls	sl, #19229	; 0x4b1d
    222c:	ldmvc	sl!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    2230:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    2234:	ldrbtmi	r4, [sp], #-1624	; 0xfffff9a8
    2238:	bge	c405bc <__assert_fail@plt+0xc3e3c8>
    223c:			; <UNDEFINED> instruction: 0x96ad6836
    2240:	streq	pc, [r0], -pc, asr #32
    2244:	ldrls	r6, [sp], #-92	; 0xffffffa4
    2248:	strls	r4, [r6], #-1274	; 0xfffffb06
    224c:			; <UNDEFINED> instruction: 0xf7ff941f
    2250:			; <UNDEFINED> instruction: 0xf8dfef00
    2254:	andcs	r1, r6, ip, lsl sl
    2258:	andmi	pc, r0, r8, asr #17
    225c:	strls	r4, [r7], #-1145	; 0xfffffb87
    2260:	andmi	pc, r4, r8, asr #17
    2264:			; <UNDEFINED> instruction: 0xf8c89409
    2268:			; <UNDEFINED> instruction: 0xf7ff4008
    226c:			; <UNDEFINED> instruction: 0xf8dfef34
    2270:	strtmi	r1, [r8], -r4, lsl #20
    2274:	bvs	405f8 <__assert_fail@plt+0x3e404>
    2278:			; <UNDEFINED> instruction: 0xf7ff4479
    227c:	qsub16mi	lr, r8, sl
    2280:	ldcl	7, cr15, [r8, #1020]	; 0x3fc
    2284:	ldmibeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2288:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
    228c:	ldrbvc	pc, [r8], r6, lsl #10	; <UNPREDICTABLE>
    2290:	cdp2	0, 13, cr15, cr0, cr8, {0}
    2294:	stmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2298:	movwls	r4, #21627	; 0x547b
    229c:	stmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    22a0:	movwls	r4, #33915	; 0x847b
    22a4:	strbmi	r2, [r9], -r0, lsl #10
    22a8:			; <UNDEFINED> instruction: 0x46524633
    22ac:	strls	r4, [r0, #-1592]	; 0xfffff9c8
    22b0:	mrc	7, 2, APSR_nzcv, cr8, cr15, {7}
    22b4:			; <UNDEFINED> instruction: 0xf0001c41
    22b8:	stmdacs	r2, {r1, r3, r6, r8, pc}^
    22bc:			; <UNDEFINED> instruction: 0xf8dfdd23
    22c0:	strbmi	r3, [r6], r8, asr #19
    22c4:	ldrbtmi	r2, [fp], #-1091	; 0xfffffbbd
    22c8:	svclt	0x00d84284
    22cc:	stcle	6, cr4, [sp], {26}
    22d0:			; <UNDEFINED> instruction: 0xf00042a0
    22d4:			; <UNDEFINED> instruction: 0xf85280eb
    22d8:	adcmi	r4, r0, #4, 30
    22dc:			; <UNDEFINED> instruction: 0x2100bfb4
    22e0:	stfcss	f2, [r0], {1}
    22e4:	tstcs	r0, r8, lsl #30
    22e8:	mvnsle	r2, r0, lsl #18
    22ec:	svcmi	0x0040f853
    22f0:	mvfeqs	f7, #0.5
    22f4:	svclt	0x00b442a0
    22f8:	andcs	r2, r1, #0, 4
    22fc:	svclt	0x00082c00
    2300:	bcs	ab08 <__assert_fail@plt+0x8914>
    2304:			; <UNDEFINED> instruction: 0xf1a0d1e0
    2308:	cfldrscs	mvf0, [lr], #-264	; 0xfffffef8
    230c:	ldrthi	pc, [r0], r0, lsl #4	; <UNPREDICTABLE>
    2310:			; <UNDEFINED> instruction: 0xf014e8df
    2314:	addseq	r0, r3, pc, lsr #1
    2318:	strteq	r0, [lr], lr, lsr #13
    231c:	strteq	r0, [lr], lr, lsr #13
    2320:	strteq	r0, [lr], lr, lsr #13
    2324:	strteq	r0, [lr], sp, lsl #1
    2328:	strteq	r0, [lr], lr, lsr #13
    232c:	strteq	r0, [lr], lr, lsr #13
    2330:	strteq	r0, [lr], lr, lsr #13
    2334:	strteq	r0, [lr], lr, lsr #13
    2338:	strteq	r0, [lr], lr, lsr #13
    233c:	sxtabeq	r0, lr, r7
    2340:	strteq	r0, [lr], lr, lsr #13
    2344:	strteq	r0, [lr], lr, lsr #13
    2348:	strteq	r0, [lr], lr, lsr #13
    234c:	strteq	r0, [lr], lr, lsr #13
    2350:	rsbeq	r0, sp, lr, lsr #13
    2354:	subseq	r0, sp, r5, rrx
    2358:	eorseq	r0, pc, lr, lsr #13
    235c:	strteq	r0, [lr], lr, lsr #13
    2360:	strteq	r0, [lr], r6, asr #13
    2364:	strteq	r0, [lr], lr, lsr #13
    2368:	strteq	r0, [lr], lr, lsr #13
    236c:	strteq	r0, [lr], lr, lsr #13
    2370:			; <UNDEFINED> instruction: 0x06ae003f
    2374:	sbceq	r0, r1, lr, lsr #13
    2378:	strteq	r0, [lr], lr, lsr #13
    237c:	strteq	r0, [lr], lr, lsr #13
    2380:	ldrhteq	r0, [r5], fp
    2384:	strteq	r0, [lr], lr, lsr #13
    2388:	strteq	r0, [lr], lr, lsr #13
    238c:	strteq	r0, [lr], lr, lsr #13
    2390:	bls	142800 <__assert_fail@plt+0x14060c>
    2394:			; <UNDEFINED> instruction: 0xf8df4604
    2398:	ldmpl	r3, {r2, r4, r5, r6, r7, fp, ip, sp}^
    239c:	cmnlt	sl, sl, lsl r8
    23a0:	mulne	r0, r2, r9
    23a4:	stmdbge	r0!, {r0, r2, r3, r4, r5, r8, fp, sp}^
    23a8:	andcc	fp, r1, #4, 30
    23ac:	andcs	r6, sp, #26
    23b0:	blls	21c418 <__assert_fail@plt+0x21a224>
    23b4:	stc2l	0, cr15, [r2, #20]!
    23b8:	movwls	r1, #32259	; 0x7e03
    23bc:	smlabthi	fp, r1, r2, pc	; <UNPREDICTABLE>
    23c0:			; <UNDEFINED> instruction: 0x2c709a04
    23c4:	movwcs	fp, #7948	; 0x1f0c
    23c8:	andsvs	r2, r3, r2, lsl #6
    23cc:	bls	13c17c <__assert_fail@plt+0x139f88>
    23d0:	tstls	r6, r1, lsl #2
    23d4:			; <UNDEFINED> instruction: 0xf0437a13
    23d8:	andsvc	r0, r3, #8, 6	; 0x20000000
    23dc:	bls	13c16c <__assert_fail@plt+0x139f78>
    23e0:	tstls	r6, r1, lsl #2
    23e4:			; <UNDEFINED> instruction: 0xf0437a13
    23e8:	andsvc	r0, r3, #4, 6	; 0x10000000
    23ec:	bls	13c15c <__assert_fail@plt+0x139f68>
    23f0:	tstls	r6, r1, lsl #2
    23f4:			; <UNDEFINED> instruction: 0xf0237a13
    23f8:			; <UNDEFINED> instruction: 0xf043030c
    23fc:	andsvc	r0, r3, #12, 6	; 0x30000000
    2400:			; <UNDEFINED> instruction: 0xf8dfe750
    2404:	andcs	r1, r5, #140, 16	; 0x8c0000
    2408:	ldrbtmi	r2, [r9], #-0
    240c:	stcl	7, cr15, [ip], #1020	; 0x3fc
    2410:			; <UNDEFINED> instruction: 0xf8df9c05
    2414:			; <UNDEFINED> instruction: 0xf8df2880
    2418:	stmiapl	r2!, {r7, fp, ip, sp}
    241c:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    2420:	andcs	r4, r1, r1, lsl #12
    2424:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    2428:			; <UNDEFINED> instruction: 0xf7ff2000
    242c:	bls	13daec <__assert_fail@plt+0x13b8f8>
    2430:			; <UNDEFINED> instruction: 0xf0437a13
    2434:	andsvc	r0, r3, #16, 6	; 0x40000000
    2438:	bls	17c110 <__assert_fail@plt+0x179f1c>
    243c:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2440:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2444:			; <UNDEFINED> instruction: 0xf992b18a
    2448:	ldmdbcs	sp!, {ip}
    244c:	svclt	0x0004a960
    2450:	andsvs	r3, sl, r1, lsl #4
    2454:	andcs	r6, sp, #24, 16	; 0x180000
    2458:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    245c:			; <UNDEFINED> instruction: 0xf005447b
    2460:	cdpne	13, 0, cr15, cr3, cr13, {4}
    2464:	vsubw.s8	<illegal reg q12.5>, <illegal reg q0.5>, d7
    2468:	bls	122748 <__assert_fail@plt+0x120554>
    246c:	andsvs	r2, r3, r3, lsl #6
    2470:	bls	13c0d8 <__assert_fail@plt+0x139ee4>
    2474:			; <UNDEFINED> instruction: 0xf0437a13
    2478:	andsvc	r0, r3, #32, 6	; 0x80000000
    247c:	bls	13c0cc <__assert_fail@plt+0x139ed8>
    2480:			; <UNDEFINED> instruction: 0xf0437a13
    2484:	andsvc	r0, r3, #64, 6
    2488:	bls	13c0c0 <__assert_fail@plt+0x139ecc>
    248c:			; <UNDEFINED> instruction: 0xf0437a13
    2490:	andsvc	r0, r3, #67108864	; 0x4000000
    2494:	stmdbls	r5, {r1, r2, r8, r9, sl, sp, lr, pc}
    2498:			; <UNDEFINED> instruction: 0xf8df2201
    249c:	stmiapl	fp, {r4, r5, r6, r7, r8, r9, sl, ip, sp}^
    24a0:	ldmdavs	fp, {r2, r8, fp, ip, pc}
    24a4:			; <UNDEFINED> instruction: 0xf8cb604a
    24a8:	ldrbt	r3, [fp], r0
    24ac:	ldrdcs	pc, [r0], -lr
    24b0:			; <UNDEFINED> instruction: 0xf8ceb912
    24b4:	ldr	r0, [r9, -r0]
    24b8:			; <UNDEFINED> instruction: 0xf43f4290
    24bc:			; <UNDEFINED> instruction: 0x469caf17
    24c0:			; <UNDEFINED> instruction: 0xf8df9d05
    24c4:	andcs	r3, r5, #220, 14	; 0x3700000
    24c8:			; <UNDEFINED> instruction: 0x17d8f8df
    24cc:			; <UNDEFINED> instruction: 0xf1ac2000
    24d0:			; <UNDEFINED> instruction: 0xf10c0404
    24d4:			; <UNDEFINED> instruction: 0xf8550738
    24d8:	ldrbtmi	r8, [r9], #-3
    24dc:			; <UNDEFINED> instruction: 0x67c8f8df
    24e0:			; <UNDEFINED> instruction: 0x97c8f8df
    24e4:	ldrdpl	pc, [r0], -r8
    24e8:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    24ec:	sbfxcc	pc, pc, #17, #5
    24f0:	ldrbtmi	r2, [lr], #-257	; 0xfffffeff
    24f4:			; <UNDEFINED> instruction: 0x460244f9
    24f8:	stcls	6, cr4, [r5, #-160]	; 0xffffff60
    24fc:			; <UNDEFINED> instruction: 0xf8df58eb
    2500:	ldmdavs	fp, {r4, r5, r7, r8, r9, sl, ip, lr}
    2504:			; <UNDEFINED> instruction: 0xf7ff447d
    2508:			; <UNDEFINED> instruction: 0xf854edd4
    250c:	orrslt	r0, r8, r4, lsl #30
    2510:	sbcsvc	pc, r8, #25165824	; 0x1800000
    2514:	and	r4, r4, fp, lsr #12
    2518:	svccc	0x0010f852
    251c:			; <UNDEFINED> instruction: 0xf0012b00
    2520:	ldmvs	r1, {r1, r2, r5, pc}^
    2524:	mvnsle	r4, r8, lsl #5
    2528:	ldrdeq	pc, [r0], -r8
    252c:	tstcs	r1, sl, asr #12
    2530:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
    2534:	mvnle	r4, r7, lsr #5
    2538:	ldrdne	pc, [r0], -r8
    253c:			; <UNDEFINED> instruction: 0xf7ff200a
    2540:	andcs	lr, r1, r8, ror #27
    2544:	stc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    2548:	movwls	r2, #37633	; 0x9301
    254c:	blls	27c000 <__assert_fail@plt+0x279e0c>
    2550:	blls	1eeb44 <__assert_fail@plt+0x1ec950>
    2554:	blls	130b08 <__assert_fail@plt+0x12e914>
    2558:	ldmdavs	r9, {r0, r1, r2, r3, r4, r6, r9, fp, sp, pc}
    255c:	stmdbcs	r3, {r8, r9, sp}
    2560:	andcs	fp, r6, ip, lsl #30
    2564:			; <UNDEFINED> instruction: 0xf842200d
    2568:	movwcc	r3, #7940	; 0x1f04
    256c:			; <UNDEFINED> instruction: 0xd1fa4298
    2570:	blls	1a6594 <__assert_fail@plt+0x1a43a0>
    2574:	blls	12ea08 <__assert_fail@plt+0x12c814>
    2578:	stmdacs	r0, {r3, r4, fp, sp, lr}
    257c:	eorhi	pc, pc, r1
    2580:			; <UNDEFINED> instruction: 0x3730f8df
    2584:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    2588:	adcsmi	r6, fp, #1769472	; 0x1b0000
    258c:	cmphi	lr, r1, asr #32	; <UNPREDICTABLE>
    2590:	bvc	4e8da8 <__assert_fail@plt+0x4e6bb4>
    2594:			; <UNDEFINED> instruction: 0xf0134611
    2598:	tstle	r8, ip, lsl #30
    259c:			; <UNDEFINED> instruction: 0xf0236812
    25a0:	bcs	831d8 <__assert_fail@plt+0x80fe4>
    25a4:	andcs	fp, ip, #12, 30	; 0x30
    25a8:	tstmi	r3, #4, 4	; 0x40000000
    25ac:			; <UNDEFINED> instruction: 0xf006720b
    25b0:			; <UNDEFINED> instruction: 0xf8dffb8b
    25b4:	ldrbtmi	r0, [r8], #-1796	; 0xfffff8fc
    25b8:	cdp2	0, 0, cr15, cr14, cr6, {0}
    25bc:	andeq	pc, r4, fp, asr #17
    25c0:			; <UNDEFINED> instruction: 0xf0012800
    25c4:			; <UNDEFINED> instruction: 0xf8db8170
    25c8:	mrslt	r1, (UNDEF: 9)
    25cc:	stc2	0, cr15, [r0], {6}
    25d0:	usateq	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    25d4:			; <UNDEFINED> instruction: 0xf0064478
    25d8:			; <UNDEFINED> instruction: 0xf8cbfdff
    25dc:	stmdacs	r0, {r3}
    25e0:	cmphi	r8, r1	; <UNPREDICTABLE>
    25e4:	ldrdne	pc, [r0], -fp
    25e8:			; <UNDEFINED> instruction: 0xf006b109
    25ec:	blge	7c15b8 <__assert_fail@plt+0x7bf3c4>
    25f0:			; <UNDEFINED> instruction: 0x46194658
    25f4:	bcc	43de20 <__assert_fail@plt+0x43bc2c>
    25f8:	stc2l	0, cr15, [r0], {3}
    25fc:			; <UNDEFINED> instruction: 0x36c0f8df
    2600:	ldrsbtcs	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    2604:	bcs	137f8 <__assert_fail@plt+0x11604>
    2608:			; <UNDEFINED> instruction: 0xf103681b
    260c:	b	13c3290 <__assert_fail@plt+0x13c109c>
    2610:	b	13c7364 <__assert_fail@plt+0x13c5170>
    2614:	movwls	r0, #33667	; 0x8383
    2618:	bichi	pc, fp, r0, asr #6
    261c:	ssatcc	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    2620:	mcr	4, 0, r4, cr8, cr11, {3}
    2624:	movwcs	r3, #2704	; 0xa90
    2628:			; <UNDEFINED> instruction: 0xf8df9305
    262c:	ldrbtmi	r3, [fp], #-1692	; 0xfffff964
    2630:			; <UNDEFINED> instruction: 0xf8df930f
    2634:	ldrbtmi	r3, [fp], #-1688	; 0xfffff968
    2638:	bcc	43de60 <__assert_fail@plt+0x43bc6c>
    263c:			; <UNDEFINED> instruction: 0x3690f8df
    2640:	movwls	r4, #25723	; 0x647b
    2644:			; <UNDEFINED> instruction: 0xf8db9905
    2648:			; <UNDEFINED> instruction: 0xf8db209c
    264c:	b	13ce834 <__assert_fail@plt+0x13cc640>
    2650:			; <UNDEFINED> instruction: 0xf8520981
    2654:	cmnlt	r3, r1, lsr #32
    2658:	bl	feca8e80 <__assert_fail@plt+0xfeca6c8c>
    265c:	vrecps.f32	q8, q8, q2
    2660:	stmdbeq	r2!, {r5, r7, r8, pc}^
    2664:	tsteq	pc, r4	; <UNPREDICTABLE>
    2668:	eorcs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    266c:	vpmax.u8	d15, d1, d18
    2670:			; <UNDEFINED> instruction: 0xf14007da
    2674:	mrc	1, 0, r8, cr8, cr6, {4}
    2678:			; <UNDEFINED> instruction: 0x46232a90
    267c:	ldrdeq	pc, [r4], -fp
    2680:			; <UNDEFINED> instruction: 0xf0062100
    2684:	andls	pc, r9, r5, lsl pc	; <UNPREDICTABLE>
    2688:			; <UNDEFINED> instruction: 0xf0402800
    268c:	cdpls	0, 0, cr8, cr15, cr5, {5}
    2690:	strls	sl, [r0], #-2323	; 0xfffff6ed
    2694:	mrc	15, 0, sl, cr8, cr4, {0}
    2698:	vldrge	s6, [r5, #-576]	; 0xfffffdc0
    269c:			; <UNDEFINED> instruction: 0xf10d6832
    26a0:			; <UNDEFINED> instruction: 0xf8db0858
    26a4:	tstls	sl, r4
    26a8:	strls	r9, [ip, #-1803]	; 0xfffff8f5
    26ac:			; <UNDEFINED> instruction: 0xf916f008
    26b0:			; <UNDEFINED> instruction: 0x3620f8df
    26b4:	strls	r4, [r0], #-1593	; 0xfffff9c7
    26b8:	ldmdavs	r2!, {r0, r1, r2, r4, r8, r9, sl, fp, sp, pc}
    26bc:			; <UNDEFINED> instruction: 0xf8db447b
    26c0:			; <UNDEFINED> instruction: 0xf0080004
    26c4:			; <UNDEFINED> instruction: 0xf8dff90b
    26c8:	strls	r3, [r0], #-1552	; 0xfffff9f0
    26cc:	ldmdavs	r2!, {r0, r3, r5, r9, sl, lr}
    26d0:			; <UNDEFINED> instruction: 0xf8db447b
    26d4:			; <UNDEFINED> instruction: 0xf0080004
    26d8:			; <UNDEFINED> instruction: 0xf8dff901
    26dc:	strls	r3, [r0], #-1536	; 0xfffffa00
    26e0:	ldmdavs	r2!, {r0, r6, r9, sl, lr}
    26e4:			; <UNDEFINED> instruction: 0xf8db447b
    26e8:			; <UNDEFINED> instruction: 0xf0080004
    26ec:			; <UNDEFINED> instruction: 0xf8dff8f7
    26f0:			; <UNDEFINED> instruction: 0xf8db25f0
    26f4:	ldrtmi	r0, [r9], -r4
    26f8:			; <UNDEFINED> instruction: 0x4623447a
    26fc:	stc2l	0, cr15, [r6, #-28]!	; 0xffffffe4
    2700:			; <UNDEFINED> instruction: 0xf04fb110
    2704:	ldrshtvs	r3, [fp], -pc
    2708:	ldrbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    270c:			; <UNDEFINED> instruction: 0xf8dbae18
    2710:	strtmi	r0, [r3], -r4
    2714:			; <UNDEFINED> instruction: 0x4631447a
    2718:	ldc2l	0, cr15, [r8, #-28]	; 0xffffffe4
    271c:			; <UNDEFINED> instruction: 0xf04fb110
    2720:	ldrshtvs	r3, [r3], -pc
    2724:			; <UNDEFINED> instruction: 0xf8dfab19
    2728:	movwls	r2, #58816	; 0xe5c0
    272c:			; <UNDEFINED> instruction: 0xf8db461d
    2730:	ldrbtmi	r0, [sl], #-4
    2734:	strtmi	r4, [r9], -r3, lsr #12
    2738:	stc2l	0, cr15, [r8, #-28]	; 0xffffffe4
    273c:			; <UNDEFINED> instruction: 0xf04fb110
    2740:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
    2744:			; <UNDEFINED> instruction: 0xf8dfab1a
    2748:	movwls	r2, #54692	; 0xd5a4
    274c:			; <UNDEFINED> instruction: 0xf8db4619
    2750:	strtmi	r0, [r3], -r4
    2754:			; <UNDEFINED> instruction: 0x460c447a
    2758:	ldc2	0, cr15, [r8, #-28]!	; 0xffffffe4
    275c:			; <UNDEFINED> instruction: 0xf04fb110
    2760:	strdvs	r3, [r3], -pc	; <UNPREDICTABLE>
    2764:	ldrsbcc	pc, [r4], #139	; 0x8b	; <UNPREDICTABLE>
    2768:	blcs	13fe4 <__assert_fail@plt+0x11df0>
    276c:	bicshi	pc, r2, #0
    2770:	ldmdbge	r1, {r0, r1, r3, r8, r9, fp, ip, pc}^
    2774:	ldrdeq	pc, [r8], #139	; 0x8b
    2778:			; <UNDEFINED> instruction: 0xf001681a
    277c:			; <UNDEFINED> instruction: 0xf8dbfa09
    2780:	ldmdavs	ip!, {r3, r4, r6, r7, ip, sp}
    2784:	bls	2accdc <__assert_fail@plt+0x2aaae8>
    2788:	ldrsbeq	pc, [r4], #139	; 0x8b	; <UNPREDICTABLE>
    278c:			; <UNDEFINED> instruction: 0xf8436812
    2790:			; <UNDEFINED> instruction: 0xf0014009
    2794:	blls	340f90 <__assert_fail@plt+0x33ed9c>
    2798:	ldmdavs	sl, {r0, r4, r5, fp, sp, lr}
    279c:	ldrdcc	pc, [ip], #139	; 0x8b
    27a0:	andne	pc, r9, r3, asr #16
    27a4:			; <UNDEFINED> instruction: 0xf8dbb152
    27a8:	stmdbge	lr, {r2, r3, r4, r5, r7}^
    27ac:			; <UNDEFINED> instruction: 0xf9f0f001
    27b0:	ldmdavs	sl, {r1, r2, r3, r8, r9, fp, ip, pc}
    27b4:	ldrdcc	pc, [r0], #139	; 0x8b
    27b8:	andcs	pc, r9, r3, asr #16
    27bc:	ldrdcs	pc, [r0], -r8
    27c0:			; <UNDEFINED> instruction: 0xf8dbb152
    27c4:	stmdbge	fp, {r4, r5, r7}^
    27c8:			; <UNDEFINED> instruction: 0xf9e2f001
    27cc:	ldmdavs	sl, {r0, r2, r3, r8, r9, fp, ip, pc}
    27d0:	ldrsbtcc	pc, [r4], fp	; <UNPREDICTABLE>
    27d4:	andcs	pc, r9, r3, asr #16
    27d8:			; <UNDEFINED> instruction: 0x209cf8db
    27dc:	ldrdcc	pc, [r4], fp
    27e0:	andpl	pc, r9, r2, asr r8	; <UNPREDICTABLE>
    27e4:			; <UNDEFINED> instruction: 0xf0402b00
    27e8:			; <UNDEFINED> instruction: 0xf8df8133
    27ec:	ldrmi	r4, [r9], -r4, lsl #10
    27f0:	and	r4, r4, ip, ror r4
    27f4:	ldrdne	pc, [r4], fp
    27f8:			; <UNDEFINED> instruction: 0xf8cb3101
    27fc:	smlabbls	r0, r4, r0, r1
    2800:			; <UNDEFINED> instruction: 0xf8db462b
    2804:	strtmi	r0, [r2], -r4
    2808:			; <UNDEFINED> instruction: 0xf0062100
    280c:	stmdacs	r0, {r0, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    2810:			; <UNDEFINED> instruction: 0xf8dbd0f0
    2814:	cmnlt	r0, r4, lsl #1
    2818:			; <UNDEFINED> instruction: 0xf7ff2120
    281c:	stmdacs	r0, {r1, r2, r5, r9, fp, sp, lr, pc}
    2820:	tsthi	r4, r0, asr #32	; <UNPREDICTABLE>
    2824:	strbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2828:	andcs	r2, r1, r0, lsr #4
    282c:			; <UNDEFINED> instruction: 0xf7ff4479
    2830:			; <UNDEFINED> instruction: 0xf8ddeb08
    2834:			; <UNDEFINED> instruction: 0xf8db9024
    2838:	blcs	e9d0 <__assert_fail@plt+0xc7dc>
    283c:			; <UNDEFINED> instruction: 0xf8dbdb2b
    2840:	swpcs	r3, ip, [r0]
    2844:	ldrtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    2848:	ldrdeq	pc, [r4], -fp
    284c:	andpl	pc, r9, r3, asr r8	; <UNPREDICTABLE>
    2850:			; <UNDEFINED> instruction: 0x462b447a
    2854:	cdp2	0, 2, cr15, cr12, cr6, {0}
    2858:			; <UNDEFINED> instruction: 0xf8dbb9e8
    285c:	blcs	ebd4 <__assert_fail@plt+0xc9e0>
    2860:	ldrhi	pc, [r4], r0
    2864:			; <UNDEFINED> instruction: 0xf8dfac6d
    2868:	strls	r3, [r0, #-1172]	; 0xfffffb6c
    286c:	strtmi	r2, [r1], -r0, asr #4
    2870:	ldrdeq	pc, [r4], -fp
    2874:			; <UNDEFINED> instruction: 0xf007447b
    2878:			; <UNDEFINED> instruction: 0xf8dffac3
    287c:	strtmi	r1, [r0], -r4, lsl #9
    2880:			; <UNDEFINED> instruction: 0xf7ff4479
    2884:	stmdacs	r0, {r1, r4, r9, fp, sp, lr, pc}
    2888:	rsbhi	pc, fp, #64	; 0x40
    288c:	ldrsbcc	pc, [ip], #139	; 0x8b	; <UNPREDICTABLE>
    2890:			; <UNDEFINED> instruction: 0xf8432201
    2894:			; <UNDEFINED> instruction: 0xf8db2009
    2898:	swpcs	r3, ip, [r0]
    289c:	strbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    28a0:	ldrdeq	pc, [r4], -fp
    28a4:	andcc	pc, r9, r3, asr r8	; <UNPREDICTABLE>
    28a8:	movwls	r4, #38010	; 0x947a
    28ac:	cdp2	0, 0, cr15, cr0, cr6, {0}
    28b0:			; <UNDEFINED> instruction: 0xf8dbb978
    28b4:	blls	24ac3c <__assert_fail@plt+0x248a48>
    28b8:			; <UNDEFINED> instruction: 0xf0002a00
    28bc:			; <UNDEFINED> instruction: 0xf8db82e0
    28c0:			; <UNDEFINED> instruction: 0xf8df10e0
    28c4:			; <UNDEFINED> instruction: 0xf8db2444
    28c8:	strbmi	r0, [r9], #-4
    28cc:			; <UNDEFINED> instruction: 0xf007447a
    28d0:			; <UNDEFINED> instruction: 0xf8dbfc7d
    28d4:	swpcs	r3, ip, [r0]
    28d8:	ldrtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    28dc:	ldrdeq	pc, [r4], -fp
    28e0:	andcc	pc, r9, r3, asr r8	; <UNPREDICTABLE>
    28e4:	movwls	r4, #38010	; 0x947a
    28e8:	stc2l	0, cr15, [r2, #24]!
    28ec:			; <UNDEFINED> instruction: 0xf8dbb978
    28f0:	blls	24ac88 <__assert_fail@plt+0x248a94>
    28f4:			; <UNDEFINED> instruction: 0xf0002a00
    28f8:			; <UNDEFINED> instruction: 0xf8db82ce
    28fc:			; <UNDEFINED> instruction: 0xf8df10e4
    2900:			; <UNDEFINED> instruction: 0xf8db2410
    2904:	strbmi	r0, [r9], #-4
    2908:			; <UNDEFINED> instruction: 0xf007447a
    290c:			; <UNDEFINED> instruction: 0xf8dbfc5f
    2910:	ldcge	0, cr3, [r1], {156}	; 0x9c
    2914:			; <UNDEFINED> instruction: 0xf8db4aff
    2918:	strtmi	r0, [r1], -r4
    291c:	andcc	pc, r9, r3, asr r8	; <UNPREDICTABLE>
    2920:			; <UNDEFINED> instruction: 0xf007447a
    2924:	ldmiblt	r8!, {r0, r1, r4, r6, sl, fp, ip, sp, lr, pc}
    2928:	ldrdcc	pc, [r8], #-139	; 0xffffff75
    292c:			; <UNDEFINED> instruction: 0xf0002b00
    2930:	lfm	f0, 3, [r4, #760]	; 0x2f8
    2934:			; <UNDEFINED> instruction: 0xf8db7a00
    2938:	ldmibmi	r7!, {r3, r6}^
    293c:	bvs	ff1fe0c0 <__assert_fail@plt+0xff1fbecc>
    2940:	ldrbtmi	r4, [r9], #-1096	; 0xfffffbb8
    2944:	bvc	ff9fe52c <__assert_fail@plt+0xff9fc338>
    2948:	bvc	fe9be36c <__assert_fail@plt+0xfe9bc178>
    294c:	bvc	ff1fe430 <__assert_fail@plt+0xff1fc23c>
    2950:	blcs	5fdaa4 <__assert_fail@plt+0x5fb8b0>
    2954:			; <UNDEFINED> instruction: 0xf8c2f001
    2958:			; <UNDEFINED> instruction: 0x309cf8db
    295c:	bmi	ffbed9a4 <__assert_fail@plt+0xffbeb7b0>
    2960:	ldrdeq	pc, [r4], -fp
    2964:			; <UNDEFINED> instruction: 0xf8534621
    2968:	ldrbtmi	r3, [sl], #-9
    296c:	stc2	0, cr15, [lr], #-28	; 0xffffffe4
    2970:			; <UNDEFINED> instruction: 0xf8dbb9b8
    2974:	blcs	eaac <__assert_fail@plt+0xc8b8>
    2978:	adchi	pc, r4, #0
    297c:	bvc	3e0d4 <__assert_fail@plt+0x3bee0>
    2980:	ldrdeq	pc, [ip], #-139	; 0xffffff75
    2984:	vldr.16	s9, [pc, #460]	; 2b58 <__assert_fail@plt+0x964>
    2988:	strbmi	r6, [r8], #-2741	; 0xfffff54b
    298c:	mrc	4, 7, r4, cr8, cr9, {3}
    2990:			; <UNDEFINED> instruction: 0xee877ae7
    2994:			; <UNDEFINED> instruction: 0xeeb77aa6
    2998:	mrrc	10, 12, r7, r3, cr7
    299c:			; <UNDEFINED> instruction: 0xf0012b17
    29a0:	bls	180c1c <__assert_fail@plt+0x17ea28>
    29a4:	ldrsbtcc	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    29a8:	andls	r3, r5, #268435456	; 0x10000000
    29ac:			; <UNDEFINED> instruction: 0xf73f4293
    29b0:			; <UNDEFINED> instruction: 0xf8dbae49
    29b4:	teqlt	r0, r8, lsl #1
    29b8:	eorcs	r4, r0, #223232	; 0x36800
    29bc:	ldrdne	pc, [r4], fp
    29c0:			; <UNDEFINED> instruction: 0xf7ff447b
    29c4:			; <UNDEFINED> instruction: 0xf8dbebd0
    29c8:			; <UNDEFINED> instruction: 0xb1300090
    29cc:	eorcs	r4, r0, #219136	; 0x35800
    29d0:	ldrdne	pc, [ip], fp
    29d4:			; <UNDEFINED> instruction: 0xf7ff447b
    29d8:	vfnmami.f64	d30, d20, d6
    29dc:			; <UNDEFINED> instruction: 0xf8cb2400
    29e0:	ldrbtmi	r4, [lr], #-160	; 0xffffff60
    29e4:			; <UNDEFINED> instruction: 0xf0064630
    29e8:			; <UNDEFINED> instruction: 0x4605fbf7
    29ec:			; <UNDEFINED> instruction: 0xf0002800
    29f0:			; <UNDEFINED> instruction: 0xf8db8747
    29f4:			; <UNDEFINED> instruction: 0xf0061000
    29f8:	strtmi	pc, [r1], -fp, ror #19
    29fc:			; <UNDEFINED> instruction: 0xf0064628
    2a00:			; <UNDEFINED> instruction: 0x4604ff97
    2a04:			; <UNDEFINED> instruction: 0xf0002800
    2a08:	strtmi	r8, [r0], -sp, ror #1
    2a0c:	bl	fe340a10 <__assert_fail@plt+0xfe33e81c>
    2a10:			; <UNDEFINED> instruction: 0xf0002800
    2a14:	stfvcd	f0, [r1], {181}	; 0xb5
    2a18:	mvnseq	pc, r1, lsl r0	; <UNPREDICTABLE>
    2a1c:	stfvcp	f5, [r3], {245}	; 0xf5
    2a20:	mvnsle	r2, lr, ror #22
    2a24:	blcs	1be1e38 <__assert_fail@plt+0x1bdfc44>
    2a28:	stfvcp	f5, [r3, #-956]	; 0xfffffc44
    2a2c:	mvnle	r2, r4, ror #22
    2a30:	blcs	1962044 <__assert_fail@plt+0x195fe50>
    2a34:	andscc	sp, r7, r9, ror #3
    2a38:	ldc2l	0, cr15, [ip, #16]!
    2a3c:	rscle	r2, r4, r0, lsl #16
    2a40:	ldrdcc	pc, [r0], fp	; <UNPREDICTABLE>
    2a44:			; <UNDEFINED> instruction: 0xf8cb3301
    2a48:	ldrb	r3, [lr, r0, lsr #1]
    2a4c:	addeq	pc, r8, fp, asr #17
    2a50:	ldrdcc	pc, [r4], fp
    2a54:			; <UNDEFINED> instruction: 0xf77f2b00
    2a58:			; <UNDEFINED> instruction: 0xf8dfaeee
    2a5c:	strcs	sl, [r0], #-724	; 0xfffffd2c
    2a60:	eorls	pc, r4, sp, asr #17
    2a64:			; <UNDEFINED> instruction: 0xe01744fa
    2a68:	svcge	0x00129b06
    2a6c:	ldmdavs	sl, {r0, r3, r4, r5, r9, sl, lr}
    2a70:	bcc	43e2d8 <__assert_fail@plt+0x43c0e4>
    2a74:	strpl	lr, [r0], #-2509	; 0xfffff633
    2a78:			; <UNDEFINED> instruction: 0xff30f007
    2a7c:	stmdacs	r0, {r4, r5, r6, r7, r8, fp, sp, lr}
    2a80:	ldmdavs	sl!, {r2, r3, r4, r5, r6, ip, lr, pc}
    2a84:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
    2a88:			; <UNDEFINED> instruction: 0xf882f001
    2a8c:	ldrdcc	pc, [r4], fp
    2a90:	addsmi	r3, ip, #16777216	; 0x1000000
    2a94:	mcrge	6, 6, pc, cr13, cr15, {5}	; <UNPREDICTABLE>
    2a98:	strtmi	r9, [fp], -r0, lsl #8
    2a9c:	ldrdeq	pc, [r4], -fp
    2aa0:	tstcs	r0, r2, asr r6
    2aa4:	ldrdvc	pc, [r8], fp
    2aa8:	stc2	0, cr15, [r2, #-24]	; 0xffffffe8
    2aac:	mvnle	r2, r0, lsl #16
    2ab0:	stmdane	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    2ab4:	ldrdeq	pc, [r4], -fp
    2ab8:	streq	lr, [r8], -r7, lsl #22
    2abc:	andcc	pc, r8, r7, asr r8	; <UNPREDICTABLE>
    2ac0:	bicsle	r2, r1, r0, lsl #22
    2ac4:	vldmdbne	r1!, {s8-s162}
    2ac8:	strls	r4, [r0], #-1579	; 0xfffff9d5
    2acc:			; <UNDEFINED> instruction: 0xf007447a
    2ad0:	stmdacs	r0, {r0, r1, r2, r3, r6, r8, fp, ip, sp, lr, pc}
    2ad4:			; <UNDEFINED> instruction: 0xf8d6dd5f
    2ad8:	ldmibmi	r7, {r2, ip, pc}
    2adc:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    2ae0:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ae4:			; <UNDEFINED> instruction: 0xf0002800
    2ae8:	ldmibmi	r4, {r0, r3, r4, r5, r8, pc}
    2aec:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    2af0:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2af4:	cmple	lr, r0, lsl #16
    2af8:	movwls	r2, #41833	; 0xa369
    2afc:			; <UNDEFINED> instruction: 0xf1064a90
    2b00:	strtmi	r0, [fp], -r8, lsl #2
    2b04:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    2b08:	ldrdeq	pc, [r4], -fp
    2b0c:	blx	17beb32 <__assert_fail@plt+0x17bc93e>
    2b10:	bmi	fe329740 <__assert_fail@plt+0xfe32754c>
    2b14:	ldmibvc	sl, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
    2b18:	vst2.8	{d25-d28}, [pc], r2
    2b1c:	ldmvs	r1!, {r7, r8, r9, ip, sp, lr}
    2b20:			; <UNDEFINED> instruction: 0x4648447a
    2b24:	andcs	r9, r1, #0, 4
    2b28:	ldrmi	r9, [r9], -r1, lsl #2
    2b2c:	bl	1440b30 <__assert_fail@plt+0x143e93c>
    2b30:			; <UNDEFINED> instruction: 0xf7ff4648
    2b34:	stmdacs	r0, {r3, r5, r6, r8, fp, sp, lr, pc}
    2b38:	ldrbthi	pc, [r3], -r0	; <UNPREDICTABLE>
    2b3c:			; <UNDEFINED> instruction: 0xf1064a82
    2b40:			; <UNDEFINED> instruction: 0xf847010c
    2b44:	strtmi	r0, [fp], -r8
    2b48:	strls	r4, [r0], #-1146	; 0xfffffb86
    2b4c:	ldrdeq	pc, [r4], -fp
    2b50:	blx	f3eb76 <__assert_fail@plt+0xf3c982>
    2b54:	stmib	sp, {r0, r2, r3, r4, r5, r6, r8, r9, fp, lr}^
    2b58:	vst3.8	{d21-d23}, [pc], r0
    2b5c:			; <UNDEFINED> instruction: 0xf8db7280
    2b60:	ldrbtmi	r0, [fp], #-4
    2b64:			; <UNDEFINED> instruction: 0xf0074649
    2b68:	stmdacs	r0, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}
    2b6c:	andcs	sp, r0, #11776	; 0x2e00
    2b70:			; <UNDEFINED> instruction: 0xf8db2300
    2b74:	stmib	r6, {r2}^
    2b78:	ldrb	r2, [r5, -r4, lsl #6]!
    2b7c:	ldrsbthi	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    2b80:	strbmi	r2, [r0], -r4, lsl #2
    2b84:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b88:			; <UNDEFINED> instruction: 0xf1b8b918
    2b8c:			; <UNDEFINED> instruction: 0xf0400f00
    2b90:	mvnsvs	r8, r1, lsr #3
    2b94:	bmi	1bbc970 <__assert_fail@plt+0x1bba77c>
    2b98:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
    2b9c:	strls	r4, [r0], #-1579	; 0xfffff9d5
    2ba0:			; <UNDEFINED> instruction: 0xf8db447a
    2ba4:			; <UNDEFINED> instruction: 0xf0070004
    2ba8:	ldmvs	r2!, {r0, r4, r8, r9, fp, ip, sp, lr, pc}
    2bac:	ldmibvc	sl, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
    2bb0:	ldrdgt	pc, [r0, pc]!	; <UNPREDICTABLE>
    2bb4:	orrvc	pc, r0, #1325400064	; 0x4f000000
    2bb8:	andls	r4, r1, #252, 8	; 0xfc000000
    2bbc:	ldrmi	r4, [r9], -r8, asr #12
    2bc0:			; <UNDEFINED> instruction: 0xf8cd2201
    2bc4:			; <UNDEFINED> instruction: 0xf7ffc000
    2bc8:	ldr	lr, [r1, r4, lsl #22]!
    2bcc:	tsteq	r0, r6, lsl #2	; <UNPREDICTABLE>
    2bd0:	andcs	r4, r0, #72, 12	; 0x4800000
    2bd4:	blx	fedbebec <__assert_fail@plt+0xfedbc9f8>
    2bd8:	ldrdeq	pc, [r4], -fp
    2bdc:	strtmi	lr, [r0], -r4, asr #14
    2be0:	b	ffc40be4 <__assert_fail@plt+0xffc3e9f0>
    2be4:			; <UNDEFINED> instruction: 0xf0064628
    2be8:	vnmls.f32	s30, s19, s11
    2bec:			; <UNDEFINED> instruction: 0x46581a10
    2bf0:			; <UNDEFINED> instruction: 0xff6af002
    2bf4:			; <UNDEFINED> instruction: 0xf0034658
    2bf8:	blls	142884 <__assert_fail@plt+0x140690>
    2bfc:	blcs	dcc70 <__assert_fail@plt+0xdaa7c>
    2c00:	ldm	pc, {r0, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    2c04:	mvneq	pc, #19
    2c08:	andeq	r0, r4, r5, ror #7
    2c0c:	bls	1c39dc <__assert_fail@plt+0x1c17e8>
    2c10:			; <UNDEFINED> instruction: 0xf0002a00
    2c14:			; <UNDEFINED> instruction: 0xf50d8563
    2c18:	blls	121320 <__assert_fail@plt+0x11f12c>
    2c1c:	bls	1d4548 <__assert_fail@plt+0x1d2354>
    2c20:			; <UNDEFINED> instruction: 0xf0014658
    2c24:			; <UNDEFINED> instruction: 0xf8dbfe33
    2c28:	movwcs	r0, #4
    2c2c:			; <UNDEFINED> instruction: 0xf0069306
    2c30:			; <UNDEFINED> instruction: 0xf8dbfa81
    2c34:			; <UNDEFINED> instruction: 0xf0060008
    2c38:	bmi	1201634 <__assert_fail@plt+0x11ff440>
    2c3c:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    2c40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c44:	subsmi	r9, sl, sp, lsr #23
    2c48:	strhi	pc, [r6], -r0, asr #32
    2c4c:			; <UNDEFINED> instruction: 0xf50d9806
    2c50:	ldc	13, cr7, [sp], #188	; 0xbc
    2c54:	pop	{r2, r8, r9, fp, pc}
    2c58:	svclt	0x00008ff0
    2c5c:	ldrbtmi	r0, [sl], #-0
    2c60:	ldrdeq	fp, [r1], -r0
    2c64:	andeq	r0, r0, ip, ror #3
    2c68:	ldrdeq	r9, [r0], -lr
    2c6c:			; <UNDEFINED> instruction: 0x00009cb4
    2c70:	andeq	sl, r0, r8, lsr #21
    2c74:	andeq	r9, r0, r8, lsl #15
    2c78:	andeq	fp, r1, r8, asr #7
    2c7c:	andeq	r3, r0, fp, lsr #13
    2c80:	andeq	fp, r1, r0, asr fp
    2c84:	andeq	r1, r0, r1, ror r7
    2c88:	andeq	sl, r0, sl, ror #7
    2c8c:	andeq	r0, r0, r0, lsl r2
    2c90:	andeq	r9, r0, lr, lsr #21
    2c94:	andeq	r0, r0, r8, lsl #4
    2c98:	andeq	r9, r0, r8, lsr #21
    2c9c:	andeq	r1, r0, r5, lsl r6
    2ca0:	strdeq	r0, [r0], -r4
    2ca4:	andeq	r9, r0, r6, asr #10
    2ca8:	andeq	fp, r1, lr, asr r1
    2cac:	andeq	r9, r0, ip, lsr #27
    2cb0:	strdeq	r9, [r0], -r8
    2cb4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2cb8:	andeq	r9, r0, sl, asr #19
    2cbc:	andeq	r9, r0, ip, ror #19
    2cc0:	andeq	fp, r1, r8, lsl #20
    2cc4:	andeq	r9, r0, ip, asr #19
    2cc8:	ldrdeq	fp, [r1], -lr
    2ccc:	andeq	r9, r0, lr, lsl fp
    2cd0:	andeq	fp, r1, ip, asr #19
    2cd4:	andeq	r9, r0, r0, asr r9
    2cd8:	andeq	r9, r0, ip, asr r9
    2cdc:	andeq	r9, r0, r8, ror #18
    2ce0:	andeq	r9, r0, r4, ror r9
    2ce4:	andeq	r9, r0, r0, ror r9
    2ce8:	andeq	r9, r0, r6, ror r9
    2cec:	andeq	r9, r0, ip, ror #18
    2cf0:	andeq	r9, r0, ip, ror #17
    2cf4:	andeq	r8, r0, r4, ror r8
    2cf8:	andeq	r9, r0, r8, lsr #18
    2cfc:	andeq	r9, r0, r4, lsl #18
    2d00:	andeq	r9, r0, ip, lsl #18
    2d04:	andeq	r9, r0, r0, lsr #18
    2d08:	strdeq	r9, [r0], -ip
    2d0c:	strdeq	r9, [r0], -r4
    2d10:	ldrdeq	r9, [r0], -r0
    2d14:	andeq	r9, r0, r8, asr #17
    2d18:	andeq	r8, r0, r6, ror fp
    2d1c:	muleq	r0, lr, r8
    2d20:	andeq	r8, r0, ip, lsr #22
    2d24:	andeq	r1, r0, sp, lsr r0
    2d28:	andeq	r1, r0, r9, lsr #32
    2d2c:	andeq	r9, r0, r6, asr #16
    2d30:	andeq	r9, r0, r8, ror r6
    2d34:	andeq	r9, r0, r4, lsr #12
    2d38:	ldrdeq	r8, [r0], -sl
    2d3c:	ldrdeq	r8, [r0], -r2
    2d40:	andeq	r9, r0, r2, lsr #15
    2d44:	andeq	r8, r0, r8, asr #27
    2d48:	andeq	r9, r0, r4, asr #11
    2d4c:	ldrdeq	r9, [r0], -r6
    2d50:	andeq	r9, r0, r8, lsl #14
    2d54:	andeq	r8, r0, r8, lsr sp
    2d58:	andeq	fp, r1, sl, lsr #3
    2d5c:	movwls	r2, #41828	; 0xa364
    2d60:			; <UNDEFINED> instruction: 0xf8dfe6cc
    2d64:	strtmi	r1, [r0], -ip, lsr #17
    2d68:			; <UNDEFINED> instruction: 0xf7fe4479
    2d6c:			; <UNDEFINED> instruction: 0xf8dbef9e
    2d70:	stmdacs	r0, {r2, r3, r4, r6, r7, ip, lr}
    2d74:	adcshi	pc, r8, r0, asr #32
    2d78:			; <UNDEFINED> instruction: 0xf8452302
    2d7c:	str	r3, [sl, #9]
    2d80:	ldrdeq	pc, [r0], fp	; <UNPREDICTABLE>
    2d84:			; <UNDEFINED> instruction: 0xf43f2800
    2d88:	tstcs	r4, sl, lsr #30
    2d8c:	cdp2	0, 14, cr15, cr10, cr0, {0}
    2d90:	ldrdvs	pc, [r0], fp	; <UNPREDICTABLE>
    2d94:			; <UNDEFINED> instruction: 0xf8cb00b6
    2d98:	ldrtmi	r0, [r0], -r8, lsr #1
    2d9c:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2da0:	ldmdblt	r8!, {r0, r1, r9, sl, lr}
    2da4:			; <UNDEFINED> instruction: 0xf8dfb136
    2da8:	ldrtmi	r1, [r2], -ip, ror #16
    2dac:	ldrbtmi	r2, [r9], #-1
    2db0:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2db4:			; <UNDEFINED> instruction: 0xf8cb4620
    2db8:			; <UNDEFINED> instruction: 0xf7fe30a4
    2dbc:			; <UNDEFINED> instruction: 0xf8dfef82
    2dc0:			; <UNDEFINED> instruction: 0xf8df7858
    2dc4:			; <UNDEFINED> instruction: 0x26008858
    2dc8:	ldrbtmi	r4, [r8], #1151	; 0x47f
    2dcc:			; <UNDEFINED> instruction: 0xf7ff4620
    2dd0:	strmi	lr, [r1], ip, lsr #19
    2dd4:			; <UNDEFINED> instruction: 0xf8dbb340
    2dd8:	adcsmi	r3, r3, #160	; 0xa0
    2ddc:			; <UNDEFINED> instruction: 0xf899dd24
    2de0:			; <UNDEFINED> instruction: 0xf0133012
    2de4:	ldrshle	r0, [r1, #251]!	; 0xfb
    2de8:	andseq	pc, r3, r9, lsl #2
    2dec:	ldrtmi	r2, [r9], -r4, lsl #4
    2df0:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2df4:	stmdacs	r0, {r1, r7, r9, sl, lr}
    2df8:			; <UNDEFINED> instruction: 0xf109d1e8
    2dfc:			; <UNDEFINED> instruction: 0x46010917
    2e00:			; <UNDEFINED> instruction: 0xf0044648
    2e04:	stmdacs	r0, {r0, r1, r2, r4, sl, fp, ip, sp, lr, pc}
    2e08:	ldrbmi	sp, [r0], -r0, ror #1
    2e0c:	strbmi	r2, [r1], -r5, lsl #4
    2e10:	svc	0x00eaf7fe
    2e14:	ldrdge	pc, [r4], fp	; <UNPREDICTABLE>
    2e18:	strbmi	r4, [r8], -r1, lsl #12
    2e1c:	stc2l	0, cr15, [r8, #16]
    2e20:	eoreq	pc, r6, sl, asr #16
    2e24:	ldrb	r3, [r1, r1, lsl #12]
    2e28:			; <UNDEFINED> instruction: 0xf7ff4620
    2e2c:			; <UNDEFINED> instruction: 0xf8dfe9cc
    2e30:	ldmib	fp, {r4, r5, r6, r7, r8, r9, sl, ip, sp}^
    2e34:	andcs	r1, r4, #40	; 0x28
    2e38:			; <UNDEFINED> instruction: 0xf7ff447b
    2e3c:			; <UNDEFINED> instruction: 0xf8dbe994
    2e40:	blcs	f0c8 <__assert_fail@plt+0xced4>
    2e44:	mcrge	7, 6, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    2e48:			; <UNDEFINED> instruction: 0x67d8f8df
    2e4c:			; <UNDEFINED> instruction: 0xf8df2400
    2e50:	ldrbtmi	r7, [lr], #-2008	; 0xfffff828
    2e54:	sxtahmi	r4, r0, pc, ror #8	; <UNPREDICTABLE>
    2e58:	ldrdvs	lr, [r9, -fp]!
    2e5c:			; <UNDEFINED> instruction: 0xf8d8463b
    2e60:	strtmi	r2, [r8], -r0
    2e64:	orreq	lr, r4, r1, lsl #22
    2e68:	eorvs	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    2e6c:	strls	r3, [r0], -r1, lsl #8
    2e70:	ldc2	0, cr15, [r4, #-28]!	; 0xffffffe4
    2e74:	ldrdcs	pc, [r0], fp	; <UNPREDICTABLE>
    2e78:	blle	ffb538d0 <__assert_fail@plt+0xffb516dc>
    2e7c:			; <UNDEFINED> instruction: 0xf8dbe6b2
    2e80:	tstcs	r4, r0, ror r0
    2e84:			; <UNDEFINED> instruction: 0xf7fe4620
    2e88:	blls	27ea50 <__assert_fail@plt+0x27c85c>
    2e8c:	bllt	331294 <__assert_fail@plt+0x32f0a0>
    2e90:	rsceq	pc, r0, fp, asr #17
    2e94:			; <UNDEFINED> instruction: 0xf8dbe513
    2e98:	tstcs	r4, r0, ror r0
    2e9c:			; <UNDEFINED> instruction: 0xf7fe4620
    2ea0:	blls	27ea38 <__assert_fail@plt+0x27c844>
    2ea4:			; <UNDEFINED> instruction: 0xb1a8b104
    2ea8:	rsceq	pc, r4, fp, asr #17
    2eac:			; <UNDEFINED> instruction: 0xf8dbe525
    2eb0:	tstcs	r4, r0, ror r0
    2eb4:			; <UNDEFINED> instruction: 0xf7fe4628
    2eb8:	stmdblt	r0, {r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    2ebc:			; <UNDEFINED> instruction: 0xf8cbb955
    2ec0:	ldr	r0, [r6, #-72]!	; 0xffffffb8
    2ec4:	ldrsbtpl	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    2ec8:	strtmi	r2, [r8], -r4, lsl #2
    2ecc:	mcr	7, 6, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2ed0:	teqlt	r5, r8, lsr r9
    2ed4:	smmlsne	r4, pc, r8, pc	; <UNPREDICTABLE>
    2ed8:	andcs	r2, r1, r4, lsl #4
    2edc:			; <UNDEFINED> instruction: 0xf7fe4479
    2ee0:			; <UNDEFINED> instruction: 0xf8cbefb0
    2ee4:	strb	r0, [r9, #-76]	; 0xffffffb4
    2ee8:			; <UNDEFINED> instruction: 0x1744f8df
    2eec:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2ef0:	mrc	7, 6, APSR_nzcv, cr10, cr14, {7}
    2ef4:			; <UNDEFINED> instruction: 0xf0002800
    2ef8:			; <UNDEFINED> instruction: 0xf8df8286
    2efc:			; <UNDEFINED> instruction: 0x46201738
    2f00:			; <UNDEFINED> instruction: 0xf7fe4479
    2f04:	stmdacs	r0, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    2f08:	ldrbhi	pc, [sp], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    2f0c:			; <UNDEFINED> instruction: 0xf8452304
    2f10:	strb	r3, [r0], #9
    2f14:			; <UNDEFINED> instruction: 0x3720f8df
    2f18:	ldrbtmi	r9, [fp], #-2570	; 0xfffff5f6
    2f1c:	ldmdavs	r1, {r0, r1, r3, r4, fp, sp, lr}
    2f20:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r8, r9, ip, sp}^
    2f24:	beq	fe0fd868 <__assert_fail@plt+0xfe0fb674>
    2f28:			; <UNDEFINED> instruction: 0xf7fe4650
    2f2c:	blls	2fec64 <__assert_fail@plt+0x2fca70>
    2f30:	mcrne	8, 0, r6, cr4, cr9, {0}
    2f34:	svclt	0x00084650
    2f38:			; <UNDEFINED> instruction: 0xf7fe2401
    2f3c:	strtmi	lr, [r1], -r4, asr #30
    2f40:	cdp2	0, 0, cr15, cr2, cr7, {0}
    2f44:			; <UNDEFINED> instruction: 0xf1b04621
    2f48:			; <UNDEFINED> instruction: 0xf8db0a00
    2f4c:	svclt	0x00080074
    2f50:	beq	7f094 <__assert_fail@plt+0x7cea0>
    2f54:	ldc2l	0, cr15, [r8, #28]!
    2f58:			; <UNDEFINED> instruction: 0xf0074651
    2f5c:			; <UNDEFINED> instruction: 0xf8dbfdf5
    2f60:	stmdacs	r0, {r7, ip, sp}
    2f64:	andcs	fp, r1, r8, lsl #30
    2f68:	blx	3141e <__assert_fail@plt+0x2f22a>
    2f6c:	blx	13ef9e <__assert_fail@plt+0x13cdaa>
    2f70:			; <UNDEFINED> instruction: 0xf8cbf000
    2f74:			; <UNDEFINED> instruction: 0xf8db0080
    2f78:	tstcs	r4, r0, ror r0
    2f7c:			; <UNDEFINED> instruction: 0xf7fe4620
    2f80:			; <UNDEFINED> instruction: 0x4603ee74
    2f84:			; <UNDEFINED> instruction: 0xf0002800
    2f88:			; <UNDEFINED> instruction: 0x210482bc
    2f8c:			; <UNDEFINED> instruction: 0xf8cb4620
    2f90:			; <UNDEFINED> instruction: 0xf7fe30d4
    2f94:	strmi	lr, [r3], -sl, ror #28
    2f98:			; <UNDEFINED> instruction: 0xf0402800
    2f9c:	stccs	3, cr8, [r0], {5}
    2fa0:	mulcs	r0, r8, r1
    2fa4:			; <UNDEFINED> instruction: 0xf8cb2104
    2fa8:			; <UNDEFINED> instruction: 0xf7fe00c8
    2fac:	pkhtbmi	lr, r2, lr, asr #28
    2fb0:			; <UNDEFINED> instruction: 0xf0002800
    2fb4:	tstcs	r4, r6, lsl #6
    2fb8:			; <UNDEFINED> instruction: 0xf8cb4620
    2fbc:			; <UNDEFINED> instruction: 0xf7fea0d8
    2fc0:	stmdacs	r0, {r2, r4, r6, r9, sl, fp, sp, lr, pc}
    2fc4:	adcshi	pc, fp, #64	; 0x40
    2fc8:	orrle	r2, r3, r0, lsl #24
    2fcc:			; <UNDEFINED> instruction: 0xf8cb4629
    2fd0:	movwcs	r5, #204	; 0xcc
    2fd4:			; <UNDEFINED> instruction: 0xf04f9d09
    2fd8:	strd	r3, [r4], -pc	; <UNPREDICTABLE>
    2fdc:	eorcs	pc, r3, r1, asr #16
    2fe0:	eorcs	pc, r3, sl, asr #16
    2fe4:	addsmi	r3, ip, #67108864	; 0x4000000
    2fe8:	blls	33a3d0 <__assert_fail@plt+0x3381dc>
    2fec:	ldmdavs	fp, {r0, r3, r8, sl, ip, pc}
    2ff0:	smlattcs	r4, r3, r1, fp
    2ff4:			; <UNDEFINED> instruction: 0xf7fe4620
    2ff8:			; <UNDEFINED> instruction: 0x4603ee38
    2ffc:			; <UNDEFINED> instruction: 0xf0402800
    3000:	stccs	3, cr8, [r0], {245}	; 0xf5
    3004:	svcge	0x0066f47f
    3008:			; <UNDEFINED> instruction: 0xf8cb2104
    300c:			; <UNDEFINED> instruction: 0xf7fe40bc
    3010:	stcls	14, cr14, [r9, #-176]	; 0xffffff50
    3014:			; <UNDEFINED> instruction: 0xf04f2300
    3018:			; <UNDEFINED> instruction: 0xf8cb32ff
    301c:	and	r0, r2, r0, asr #1
    3020:	eorcs	pc, r3, r0, asr #16
    3024:	addsmi	r3, ip, #67108864	; 0x4000000
    3028:	strls	sp, [r9, #-3322]	; 0xfffff306
    302c:	ldrdcc	pc, [r0], -r8
    3030:			; <UNDEFINED> instruction: 0xf43f2b00
    3034:			; <UNDEFINED> instruction: 0x2104ab9d
    3038:			; <UNDEFINED> instruction: 0xf7fe4620
    303c:			; <UNDEFINED> instruction: 0x4603ee16
    3040:			; <UNDEFINED> instruction: 0xf0402800
    3044:	stccs	3, cr8, [r0], {197}	; 0xc5
    3048:	svcge	0x0044f47f
    304c:			; <UNDEFINED> instruction: 0xf8cb2104
    3050:			; <UNDEFINED> instruction: 0xf7fe40b0
    3054:	stcls	14, cr14, [r9, #-40]	; 0xffffffd8
    3058:	mvnscc	pc, #79	; 0x4f
    305c:	adcseq	pc, r4, fp, asr #17
    3060:			; <UNDEFINED> instruction: 0xf840e002
    3064:	strcc	r3, [r1, #-37]	; 0xffffffdb
    3068:	lfmle	f4, 2, [sl], #688	; 0x2b0
    306c:	bllt	fe041070 <__assert_fail@plt+0xfe03ee7c>
    3070:	strbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    3074:			; <UNDEFINED> instruction: 0xf8df2205
    3078:	ldrbtmi	r3, [r9], #-1480	; 0xfffffa38
    307c:	andcs	r9, r0, r5, lsl #26
    3080:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3084:	mrc	7, 5, APSR_nzcv, cr0, cr14, {7}
    3088:	ldrcc	pc, [r8, #2271]!	; 0x8df
    308c:	stmiapl	fp!, {r0, r8, sp}^
    3090:			; <UNDEFINED> instruction: 0x4602681b
    3094:			; <UNDEFINED> instruction: 0xf7ff4620
    3098:	andcs	lr, r1, ip, lsl #16
    309c:	svc	0x0074f7fe
    30a0:	andcs	r9, r5, #5, 30
    30a4:	strcc	pc, [r0, #2271]!	; 0x8df
    30a8:			; <UNDEFINED> instruction: 0xf8df2000
    30ac:	strmi	r1, [r6], -r0, lsr #11
    30b0:	ldrpl	pc, [ip, #2271]	; 0x8df
    30b4:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    30b8:	ldmdavs	ip, {r0, r2, r3, r4, r5, r6, sl, lr}
    30bc:	mrc	7, 4, APSR_nzcv, cr4, cr14, {7}
    30c0:			; <UNDEFINED> instruction: 0xf7ff4621
    30c4:			; <UNDEFINED> instruction: 0xf8dfe868
    30c8:	andcs	r1, r5, #140, 10	; 0x23000000
    30cc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    30d0:	mcr	7, 4, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    30d4:	strbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    30d8:	ldmpl	fp!, {r0, r8, sp}^
    30dc:	ldrbvc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    30e0:	ldrbtmi	r6, [pc], #-2075	; 30e8 <__assert_fail@plt+0xef4>
    30e4:	strtmi	r4, [r0], -r2, lsl #12
    30e8:	svc	0x00e2f7fe
    30ec:	andcs	r4, sl, r1, lsr #12
    30f0:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30f4:	strbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    30f8:	ldrtmi	r2, [r0], -r5, lsl #4
    30fc:			; <UNDEFINED> instruction: 0xf7fe4479
    3100:			; <UNDEFINED> instruction: 0x4621ee74
    3104:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3108:	ldrbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    310c:	ldrtmi	r2, [r0], -r5, lsl #4
    3110:			; <UNDEFINED> instruction: 0xf7fe4479
    3114:	strtmi	lr, [r1], -sl, ror #28
    3118:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    311c:	strbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3120:	ldrtmi	r2, [r0], -r5, lsl #4
    3124:			; <UNDEFINED> instruction: 0xf7fe4479
    3128:	strtmi	lr, [r1], -r0, ror #28
    312c:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3130:	ldrne	pc, [r4, #-2271]!	; 0xfffff721
    3134:	ldrtmi	r2, [r0], -r5, lsl #4
    3138:			; <UNDEFINED> instruction: 0xf7fe4479
    313c:			; <UNDEFINED> instruction: 0x4621ee56
    3140:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3144:	strne	pc, [r4, #-2271]!	; 0xfffff721
    3148:	ldrtmi	r2, [r0], -r5, lsl #4
    314c:			; <UNDEFINED> instruction: 0xf7fe4479
    3150:	strtmi	lr, [r1], -ip, asr #28
    3154:	ldmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3158:	ldrne	pc, [r4, #-2271]	; 0xfffff721
    315c:	ldrtmi	r2, [r0], -r5, lsl #4
    3160:			; <UNDEFINED> instruction: 0xf7fe4479
    3164:	strtmi	lr, [r1], -r2, asr #28
    3168:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    316c:	strne	pc, [r4, #-2271]	; 0xfffff721
    3170:	ldrtmi	r2, [r0], -r5, lsl #4
    3174:			; <UNDEFINED> instruction: 0xf7fe4479
    3178:			; <UNDEFINED> instruction: 0x4621ee38
    317c:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3180:	ldrbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    3184:	ldrtmi	r2, [r0], -r5, lsl #4
    3188:			; <UNDEFINED> instruction: 0xf7fe4479
    318c:	strtmi	lr, [r1], -lr, lsr #28
    3190:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3194:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    3198:	ldrtmi	r2, [r0], -r5, lsl #4
    319c:			; <UNDEFINED> instruction: 0xf7fe4479
    31a0:	strtmi	lr, [r1], -r4, lsr #28
    31a4:	svc	0x00f6f7fe
    31a8:	ldrbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    31ac:	ldrtmi	r2, [r0], -r5, lsl #4
    31b0:			; <UNDEFINED> instruction: 0xf7fe4479
    31b4:			; <UNDEFINED> instruction: 0x4621ee1a
    31b8:	svc	0x00ecf7fe
    31bc:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    31c0:	ldrtmi	r2, [r0], -r5, lsl #4
    31c4:			; <UNDEFINED> instruction: 0xf7fe4479
    31c8:			; <UNDEFINED> instruction: 0x4621ee10
    31cc:	svc	0x00e2f7fe
    31d0:	ldrtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    31d4:	ldrtmi	r2, [r0], -r5, lsl #4
    31d8:			; <UNDEFINED> instruction: 0xf7fe4479
    31dc:	strtmi	lr, [r1], -r6, lsl #28
    31e0:	svc	0x00d8f7fe
    31e4:	strtne	pc, [r4], #2271	; 0x8df
    31e8:	ldrtmi	r2, [r0], -r5, lsl #4
    31ec:			; <UNDEFINED> instruction: 0xf7fe4479
    31f0:			; <UNDEFINED> instruction: 0x4621edfc
    31f4:	svc	0x00cef7fe
    31f8:	ldrne	pc, [r4], #2271	; 0x8df
    31fc:	ldrtmi	r2, [r0], -r5, lsl #4
    3200:			; <UNDEFINED> instruction: 0xf7fe4479
    3204:			; <UNDEFINED> instruction: 0x4621edf2
    3208:	svc	0x00c4f7fe
    320c:	andcs	r4, sl, r1, lsr #12
    3210:	svc	0x007ef7fe
    3214:	ldrbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3218:	ldrtmi	r2, [r0], -r5, lsl #4
    321c:			; <UNDEFINED> instruction: 0xf7fe4479
    3220:			; <UNDEFINED> instruction: 0xf8dfede4
    3224:	andcs	r1, r5, #116, 8	; 0x74000000
    3228:			; <UNDEFINED> instruction: 0x46034479
    322c:	movwls	r4, #17968	; 0x4630
    3230:	ldcl	7, cr15, [sl, #1016]	; 0x3f8
    3234:	strbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3238:	strbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    323c:	tstls	r0, r9, ror r4
    3240:	strbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3244:	blls	114434 <__assert_fail@plt+0x112240>
    3248:	andls	r4, r1, r9, ror r4
    324c:			; <UNDEFINED> instruction: 0xf7fe2001
    3250:			; <UNDEFINED> instruction: 0xf8dfef12
    3254:	andcs	r1, r5, #84, 8	; 0x54000000
    3258:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    325c:	stcl	7, cr15, [r4, #1016]	; 0x3f8
    3260:			; <UNDEFINED> instruction: 0xf7fe4621
    3264:	stmdavs	fp!, {r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    3268:	stmdavs	r9!, {r0, r2, r9, sp}^
    326c:	strcc	r2, [r1], -r0
    3270:	movwls	r3, #17680	; 0x4510
    3274:	ldc	7, cr15, [r8, #1016]!	; 0x3f8
    3278:	ldrtmi	r9, [sl], -r4, lsl #22
    327c:	andls	r2, r0, r1, lsl #2
    3280:			; <UNDEFINED> instruction: 0xf7fe4620
    3284:	mcrcs	15, 0, lr, cr13, cr6, {0}
    3288:			; <UNDEFINED> instruction: 0xf8dfd1ed
    328c:	andcs	r1, r5, #32, 8	; 0x20000000
    3290:			; <UNDEFINED> instruction: 0xf8df2000
    3294:	ldrbtmi	r5, [r9], #-1052	; 0xfffffbe4
    3298:			; <UNDEFINED> instruction: 0xf7fe2600
    329c:	strtmi	lr, [r1], -r6, lsr #27
    32a0:	svc	0x0078f7fe
    32a4:	ldrbcc	r4, [r0, #1149]	; 0x47d
    32a8:	andcs	r6, r5, #2818048	; 0x2b0000
    32ac:	andcs	r6, r0, r9, ror #16
    32b0:	ldrcc	r3, [r0, #-1537]	; 0xfffff9ff
    32b4:			; <UNDEFINED> instruction: 0xf7fe9304
    32b8:	blls	13e920 <__assert_fail@plt+0x13c72c>
    32bc:	tstcs	r1, sl, lsr r6
    32c0:	strtmi	r9, [r0], -r0
    32c4:	mrc	7, 7, APSR_nzcv, cr4, cr14, {7}
    32c8:	mvnle	r2, r6, lsl #28
    32cc:	andcs	r4, r5, #4079616	; 0x3e4000
    32d0:	ldrbtmi	r2, [r9], #-0
    32d4:	stc	7, cr15, [r8, #1016]	; 0x3f8
    32d8:	ldrbtmi	r4, [sl], #-2807	; 0xfffff509
    32dc:	andcs	r4, r1, r1, lsl #12
    32e0:	mcr	7, 6, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    32e4:			; <UNDEFINED> instruction: 0xf7fe2000
    32e8:	stmdals	r7, {r4, r6, r9, sl, fp, sp, lr, pc}
    32ec:	andcs	fp, r2, #96, 18	; 0x180000
    32f0:	rsbls	r2, r2, r3, lsl #2
    32f4:	rsbls	r2, r0, #6
    32f8:	cmnls	r1, r5, lsl #4
    32fc:	rsbls	r2, r3, #4, 2
    3300:	andls	r2, r7, r1, lsl #4
    3304:	rsbne	lr, r4, #3358720	; 0x334000
    3308:			; <UNDEFINED> instruction: 0xf7fe2000
    330c:			; <UNDEFINED> instruction: 0xf7feef68
    3310:	cdp	13, 0, cr14, cr9, cr6, {6}
    3314:	stmdacs	r0, {r4, r9, fp}
    3318:	adchi	pc, r0, #0
    331c:	bvc	6e9f34 <__assert_fail@plt+0x6e7d40>
    3320:			; <UNDEFINED> instruction: 0xf10006db
    3324:	sfmmi	f0, 3, [r5], #452	; 0x1c4
    3328:	stmibvc	r0, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
    332c:	bvc	43eb98 <__assert_fail@plt+0x43c9a4>
    3330:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3334:	blhi	fed3e9b8 <__assert_fail@plt+0xfed3c7c4>
    3338:	mcrls	4, 0, r4, cr7, cr12, {3}
    333c:	and	r4, r0, sp, asr #12
    3340:			; <UNDEFINED> instruction: 0xf8554698
    3344:	vmov.f64	d3, #4	; 0x40200000  2.5
    3348:	ldrtmi	r0, [r8], -r8, asr #22
    334c:	movwne	lr, #15108	; 0x3b04
    3350:	ldrsbcs	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    3354:	ldrsbne	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    3358:	ldcl	7, cr15, [ip], {254}	; 0xfe
    335c:			; <UNDEFINED> instruction: 0xf0002800
    3360:			; <UNDEFINED> instruction: 0xf1088272
    3364:	addsmi	r0, lr, #67108864	; 0x4000000
    3368:			; <UNDEFINED> instruction: 0xf8dbd1ea
    336c:			; <UNDEFINED> instruction: 0xf1b33084
    3370:			; <UNDEFINED> instruction: 0xf1000a01
    3374:	blmi	ff4a35b0 <__assert_fail@plt+0xff4a13bc>
    3378:	mcr	4, 0, r4, cr8, cr11, {3}
    337c:	blmi	ff451bc4 <__assert_fail@plt+0xff44f9d0>
    3380:	mcr	4, 0, r4, cr8, cr11, {3}
    3384:	blmi	ff411dcc <__assert_fail@plt+0xff40fbd8>
    3388:	mcr	4, 0, r4, cr9, cr11, {3}
    338c:	vmov	r3, s19
    3390:	tstcs	r0, r0, lsl sl
    3394:	ldrdvs	pc, [r8], fp
    3398:	ldc	7, cr15, [r8, #1016]!	; 0x3f8
    339c:	strbne	lr, [sl], -r6, lsl #22
    33a0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    33a4:	rsbhi	pc, r3, #0
    33a8:	strcs	sl, [r0], #-3353	; 0xfffff2e7
    33ac:	andslt	pc, r4, sp, asr #17
    33b0:	eorcc	pc, r4, r9, asr r8	; <UNPREDICTABLE>
    33b4:	eorvs	r2, sl, r0, lsl #4
    33b8:	stmdale	sp!, {r0, r2, r8, r9, fp, sp}
    33bc:			; <UNDEFINED> instruction: 0xf003e8df
    33c0:	ldclmi	6, cr7, [r2], #-520	; 0xfffffdf8
    33c4:	stmdbls	r4, {r1, r4, r5, fp, sp}
    33c8:			; <UNDEFINED> instruction: 0xf0014658
    33cc:	strt	pc, [sl], #-3001	; 0xfffff447
    33d0:			; <UNDEFINED> instruction: 0xf50d9b07
    33d4:	ldmdblt	fp!, {r6, r7, r8, fp, ip, sp, lr}^
    33d8:	andcs	r9, r1, #4, 18	; 0x10000
    33dc:	rsbls	r9, r1, #458752	; 0x70000
    33e0:	bvc	2cbbf0 <__assert_fail@plt+0x2c99fc>
    33e4:	andcs	r9, r5, r0, rrx
    33e8:	rsbls	r4, r2, #1275068416	; 0x4c000000
    33ec:	andcs	r7, r3, #-1342177280	; 0xb0000000
    33f0:	andls	r2, r7, r6, lsl #6
    33f4:	cmnls	r4, #805306374	; 0x30000006
    33f8:	strbmi	r9, [r9], -r4, lsl #22
    33fc:	ldrbmi	r9, [r8], -r7, lsl #20
    3400:			; <UNDEFINED> instruction: 0xf8a8f001
    3404:	movwcs	lr, #13327	; 0x340f
    3408:	andcc	pc, r9, r5, asr #16
    340c:	blt	1101410 <__assert_fail@plt+0x10ff21c>
    3410:	bcs	1d7e0 <__assert_fail@plt+0x1b5ec>
    3414:	addshi	pc, r5, r0, asr #32
    3418:			; <UNDEFINED> instruction: 0xf10445a0
    341c:	eorsle	r0, r1, r1, lsl #6
    3420:	bfi	r4, ip, (invalid: 12:5)
    3424:	stmdacs	r0, {r4, r5, r6, fp, sp, lr}
    3428:			; <UNDEFINED> instruction: 0xf7fed0f6
    342c:	strmi	lr, [r2], -ip, ror #25
    3430:			; <UNDEFINED> instruction: 0xf0002800
    3434:	strdvs	r8, [r8], -r6	; <UNPREDICTABLE>
    3438:	ldrtmi	r4, [r8], -r1, lsr #12
    343c:	stc	7, cr15, [ip], #-1016	; 0xfffffc08
    3440:	rscle	r2, r9, r0, lsl #16
    3444:	andcs	r4, r5, #2637824	; 0x284000
    3448:	ldrbtmi	r2, [r9], #-0
    344c:	stcl	7, cr15, [ip], {254}	; 0xfe
    3450:	andcs	r4, r1, r1, lsl #12
    3454:	ldcl	7, cr15, [r4], #1016	; 0x3f8
    3458:	movwcs	lr, #18902	; 0x49d6
    345c:	tsteq	r3, r2, asr sl
    3460:	stmdbls	r4, {r1, r3, r4, r6, r7, ip, lr, pc}
    3464:			; <UNDEFINED> instruction: 0xf0107a08
    3468:	rsbsle	r0, r8, r0, lsr #32
    346c:			; <UNDEFINED> instruction: 0x46284998
    3470:			; <UNDEFINED> instruction: 0xf0004479
    3474:	stmdavs	sl!, {r0, r1, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    3478:	bicsle	r2, sp, r0, lsl #20
    347c:			; <UNDEFINED> instruction: 0xf10445a0
    3480:	bicle	r0, sp, r1, lsl #6
    3484:	beq	7fb74 <__assert_fail@plt+0x7d980>
    3488:			; <UNDEFINED> instruction: 0xb014f8dd
    348c:	svcge	0x007ff4bf
    3490:	beq	43ecfc <__assert_fail@plt+0x43cb08>
    3494:	mrc	7, 1, APSR_nzcv, cr6, cr14, {7}
    3498:	beq	43ed04 <__assert_fail@plt+0x43cb10>
    349c:	ldc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    34a0:	bllt	ff0814a4 <__assert_fail@plt+0xff07f2b0>
    34a4:	stmdacs	r0, {r4, r5, fp, sp, lr}
    34a8:			; <UNDEFINED> instruction: 0xe7b5d1bf
    34ac:	bcs	1d77c <__assert_fail@plt+0x1b588>
    34b0:	mrc	0, 0, sp, cr8, cr2, {5}
    34b4:			; <UNDEFINED> instruction: 0x46281a10
    34b8:	blx	43f4c2 <__assert_fail@plt+0x43d2ce>
    34bc:	bcs	1d56c <__assert_fail@plt+0x1b378>
    34c0:			; <UNDEFINED> instruction: 0xe7dbd1ba
    34c4:	blge	6a94e0 <__assert_fail@plt+0x6a72ec>
    34c8:	andseq	pc, ip, #-2147483647	; 0x80000001
    34cc:	tsteq	r0, r6, lsl #2	; <UNPREDICTABLE>
    34d0:	bleq	3f614 <__assert_fail@plt+0x3d420>
    34d4:	stceq	0, cr15, [r0], {79}	; 0x4f
    34d8:			; <UNDEFINED> instruction: 0xbc1ae9cd
    34dc:	mcrr2	0, 0, pc, r0, cr0	; <UNPREDICTABLE>
    34e0:	mvnle	r2, r0, lsl #16
    34e4:	ldmib	sp, {r2, r8, r9, fp, ip, pc}^
    34e8:	bvc	6c7d58 <__assert_fail@plt+0x6c5b64>
    34ec:	svceq	0x0020f013
    34f0:			; <UNDEFINED> instruction: 0x460a4613
    34f4:	cdp	0, 1, cr13, cr9, cr15, {1}
    34f8:			; <UNDEFINED> instruction: 0x46281a90
    34fc:	blx	ffbbf504 <__assert_fail@plt+0xffbbd310>
    3500:	stccs	7, cr14, [r0], {220}	; 0xdc
    3504:	cfstrdge	mvd15, [r6], #508	; 0x1fc
    3508:			; <UNDEFINED> instruction: 0xf8cb2104
    350c:			; <UNDEFINED> instruction: 0xf7fe40d4
    3510:	strmi	lr, [r3], -ip, lsr #23
    3514:			; <UNDEFINED> instruction: 0xf43f2800
    3518:	tstcs	r4, r4, asr #26
    351c:			; <UNDEFINED> instruction: 0xf8cb4620
    3520:			; <UNDEFINED> instruction: 0xf7fe30c8
    3524:	strmi	lr, [r2], r2, lsr #23
    3528:	suble	r2, sl, r0, lsl #16
    352c:	strtmi	r2, [r0], -r4, lsl #2
    3530:	sbcsge	pc, r8, fp, asr #17
    3534:	bl	fe641534 <__assert_fail@plt+0xfe63f340>
    3538:			; <UNDEFINED> instruction: 0xf43f2800
    353c:	strmi	sl, [r5], -r7, asr #26
    3540:	cfmac32	mvfx14, mvfx8, mvfx4
    3544:			; <UNDEFINED> instruction: 0x46281a90
    3548:	blx	ff23f550 <__assert_fail@plt+0xff23d35c>
    354c:	bcs	1d5fc <__assert_fail@plt+0x1b408>
    3550:	svcge	0x0072f47f
    3554:			; <UNDEFINED> instruction: 0xf004e792
    3558:	strdvs	pc, [r8], -fp	; <UNPREDICTABLE>
    355c:			; <UNDEFINED> instruction: 0xf004e7ae
    3560:			; <UNDEFINED> instruction: 0x4602fbf7
    3564:	bcs	1b60c <__assert_fail@plt+0x19418>
    3568:	svcge	0x0066f47f
    356c:			; <UNDEFINED> instruction: 0xf1a0e786
    3570:	blcs	17441fc <__assert_fail@plt+0x1742008>
    3574:	svcge	0x00def63e
    3578:			; <UNDEFINED> instruction: 0x46034a56
    357c:			; <UNDEFINED> instruction: 0xf8d82101
    3580:	ldrbtmi	r0, [sl], #-0
    3584:	ldc	7, cr15, [r4, #1016]	; 0x3f8
    3588:	svclt	0x00d4f7fe
    358c:	ldrsbtmi	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    3590:	strtmi	r2, [r0], -r4, lsl #2
    3594:	bl	1a41594 <__assert_fail@plt+0x1a3f3a0>
    3598:			; <UNDEFINED> instruction: 0x2c00b910
    359c:	cfldrsge	mvf15, [sl], {127}	; 0x7f
    35a0:	sbcseq	pc, ip, fp, asr #17
    35a4:	ldmdblt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    35a8:	strtmi	r2, [r0], -r4, lsl #2
    35ac:	sbccc	pc, r8, fp, asr #17
    35b0:	bl	16c15b0 <__assert_fail@plt+0x16bf3bc>
    35b4:	stmdacs	r0, {r1, r7, r9, sl, lr}
    35b8:	cfldrdge	mvd15, [sp], #508	; 0x1fc
    35bc:			; <UNDEFINED> instruction: 0xf47f2c00
    35c0:			; <UNDEFINED> instruction: 0xf04fac89
    35c4:	tstcs	r4, r0, lsl #20
    35c8:			; <UNDEFINED> instruction: 0xf8cb4650
    35cc:			; <UNDEFINED> instruction: 0xf7fea0d8
    35d0:	strmi	lr, [r5], -ip, asr #22
    35d4:	movwcs	lr, #5370	; 0x14fa
    35d8:			; <UNDEFINED> instruction: 0xf7ff9306
    35dc:	vstrls	d11, [r5, #-184]	; 0xffffff48
    35e0:	blmi	5cbdfc <__assert_fail@plt+0x5c9c08>
    35e4:	stmiapl	fp!, {r2, r3, r4, r5, r8, fp, lr}^
    35e8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    35ec:	bl	fff415ec <__assert_fail@plt+0xfff3f3f8>
    35f0:	tstcs	r1, r4, lsl fp
    35f4:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    35f8:	strtmi	r4, [r0], -r2, lsl #12
    35fc:	ldcl	7, cr15, [r8, #-1016]	; 0xfffffc08
    3600:	bllt	701604 <__assert_fail@plt+0x6ff410>
    3604:	andhi	pc, r0, pc, lsr #7
	...
    3610:	andeq	r9, r0, r4, lsr r4
    3614:	strdeq	r8, [r0], -r2
    3618:	andeq	r9, r0, r4, ror r4
    361c:	muleq	r0, sl, r4
    3620:			; <UNDEFINED> instruction: 0x00000bbd
    3624:			; <UNDEFINED> instruction: 0x0001b1ba
    3628:	andeq	r9, r0, r4, lsr r4
    362c:	andeq	r8, r0, r4, asr #3
    3630:			; <UNDEFINED> instruction: 0x000092be
    3634:			; <UNDEFINED> instruction: 0x000092bc
    3638:	strdeq	fp, [r1], -r2
    363c:	andeq	r8, r0, sl, asr lr
    3640:	strdeq	r0, [r0], -r4
    3644:	andeq	r0, r0, r8, lsl #4
    3648:	andeq	r0, r0, r0, lsl #4
    364c:	muleq	r0, r6, r9
    3650:	muleq	r1, r8, r5
    3654:	andeq	r8, r0, sl, lsl #19
    3658:	andeq	r8, r0, lr, ror sp
    365c:	andeq	r8, r0, ip, ror #18
    3660:	andeq	r8, r0, ip, lsl #19
    3664:	andeq	r8, r0, r4, lsl #19
    3668:	andeq	r8, r0, r0, asr #19
    366c:	strdeq	r8, [r0], -r0
    3670:	andeq	r8, r0, r0, lsr sl
    3674:	andeq	r8, r0, r4, ror #20
    3678:	andeq	r8, r0, r4, lsl #21
    367c:			; <UNDEFINED> instruction: 0x00008ab4
    3680:	andeq	r8, r0, r0, ror #21
    3684:	andeq	r8, r0, r4, lsl #22
    3688:	andeq	r8, r0, r4, lsr fp
    368c:	andeq	r8, r0, ip, ror #22
    3690:	muleq	r0, r8, fp
    3694:	andeq	r8, r0, r4, asr #23
    3698:	andeq	r8, r0, ip, asr #23
    369c:	andeq	r8, r0, r8, ror #23
    36a0:	andeq	r8, r0, r0, asr #23
    36a4:	andeq	r8, r0, r8, asr #23
    36a8:	ldrdeq	r8, [r0], -sl
    36ac:	ldrdeq	r8, [r0], -r6
    36b0:	andeq	sl, r1, ip, lsr #7
    36b4:			; <UNDEFINED> instruction: 0x00008bbe
    36b8:	ldrdeq	r8, [r0], -r2
    36bc:	andeq	sl, r1, r8, lsl r3
    36c0:	strdeq	r9, [r0], -ip
    36c4:	strdeq	r9, [r0], -r4
    36c8:	andeq	r8, r0, r8, asr #3
    36cc:	muleq	r0, r2, ip
    36d0:	andeq	r8, r0, r0, ror #1
    36d4:	andeq	r8, r0, r2, asr #9
    36d8:	andeq	r8, r0, ip, lsr #18
    36dc:			; <UNDEFINED> instruction: 0xf50d9907
    36e0:			; <UNDEFINED> instruction: 0xf8db79c0
    36e4:			; <UNDEFINED> instruction: 0xf8c920a8
    36e8:	bcs	76f0 <__assert_fail@plt+0x54fc>
    36ec:	addshi	pc, r6, r0
    36f0:	movwcs	r9, #13063	; 0x3307
    36f4:	andcc	pc, r4, r9, asr #17
    36f8:	ldrsbtcc	pc, [r0], fp	; <UNPREDICTABLE>
    36fc:	bls	1efbb0 <__assert_fail@plt+0x1ed9bc>
    3700:			; <UNDEFINED> instruction: 0xf8492305
    3704:	mrrcne	0, 2, r3, r3, cr2	; <UNPREDICTABLE>
    3708:			; <UNDEFINED> instruction: 0xf8db9307
    370c:	strhlt	r3, [fp, -ip]!
    3710:	movwcs	r9, #18951	; 0x4a07
    3714:	eorcc	pc, r2, r9, asr #16
    3718:	movwls	r1, #31827	; 0x7c53
    371c:	ldrdcc	pc, [r8], #139	; 0x8b
    3720:	bls	1efbd4 <__assert_fail@plt+0x1ed9e0>
    3724:			; <UNDEFINED> instruction: 0xf8492302
    3728:	mrrcne	0, 2, r3, r3, cr2	; <UNPREDICTABLE>
    372c:			; <UNDEFINED> instruction: 0xf8db9307
    3730:	ldrdlt	r3, [fp, -r4]!
    3734:	movwcs	r9, #6663	; 0x1a07
    3738:	eorcc	pc, r2, r9, asr #16
    373c:	movwls	r1, #30931	; 0x78d3
    3740:	ldrdcc	pc, [r8], fp
    3744:	bls	1efbf8 <__assert_fail@plt+0x1eda04>
    3748:			; <UNDEFINED> instruction: 0xf8492306
    374c:	mrrcne	0, 2, r3, r3, cr2	; <UNPREDICTABLE>
    3750:			; <UNDEFINED> instruction: 0xf8db9307
    3754:			; <UNDEFINED> instruction: 0xb12b307c
    3758:	movwcs	r9, #43527	; 0xaa07
    375c:	eorcc	pc, r2, r9, asr #16
    3760:	movwls	r1, #31827	; 0x7c53
    3764:	ldrdcc	pc, [r4], #139	; 0x8b	; <UNPREDICTABLE>
    3768:	bls	1efc1c <__assert_fail@plt+0x1eda28>
    376c:			; <UNDEFINED> instruction: 0xf8492309
    3770:	mrrcne	0, 2, r3, r3, cr2	; <UNPREDICTABLE>
    3774:			; <UNDEFINED> instruction: 0xf8db9307
    3778:	ldrdlt	r3, [fp, -ip]!
    377c:	movwcs	r9, #31239	; 0x7a07
    3780:	eorcc	pc, r2, r9, asr #16
    3784:	movwls	r1, #31827	; 0x7c53
    3788:	ldrdcc	pc, [r0], #139	; 0x8b	; <UNPREDICTABLE>
    378c:	bls	1efc40 <__assert_fail@plt+0x1eda4c>
    3790:			; <UNDEFINED> instruction: 0xf8492308
    3794:	mrrcne	0, 2, r3, r3, cr2	; <UNPREDICTABLE>
    3798:			; <UNDEFINED> instruction: 0xf8db9307
    379c:			; <UNDEFINED> instruction: 0xb12b3048
    37a0:	movwcs	r9, #47623	; 0xba07
    37a4:	eorcc	pc, r2, r9, asr #16
    37a8:	movwls	r1, #31827	; 0x7c53
    37ac:	ldrdcc	pc, [ip], #-139	; 0xffffff75
    37b0:			; <UNDEFINED> instruction: 0xf43f2b00
    37b4:	bls	1ee084 <__assert_fail@plt+0x1ebe90>
    37b8:			; <UNDEFINED> instruction: 0xf849230c
    37bc:	mrrcne	0, 2, r3, r3, cr2	; <UNPREDICTABLE>
    37c0:			; <UNDEFINED> instruction: 0xf7ff9307
    37c4:	movwcs	fp, #2602	; 0xa2a
    37c8:	andcc	pc, r9, r5, asr #16
    37cc:	stmdalt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    37d0:	strtmi	r2, [r0], -r4, lsl #2
    37d4:	adcscc	pc, r0, fp, asr #17
    37d8:	b	11c17d8 <__assert_fail@plt+0x11bf5e4>
    37dc:			; <UNDEFINED> instruction: 0xf47f2800
    37e0:	stccs	12, cr10, [r0], {58}	; 0x3a
    37e4:	cfldrsge	mvf15, [r7], #-252	; 0xffffff04
    37e8:	bllt	1d417ec <__assert_fail@plt+0x1d3f5f8>
    37ec:	strtmi	r2, [r0], -r4, lsl #2
    37f0:	adcscc	pc, ip, fp, asr #17
    37f4:	b	e417f4 <__assert_fail@plt+0xe3f600>
    37f8:			; <UNDEFINED> instruction: 0xf47f2800
    37fc:	stccs	12, cr10, [r0], {10}
    3800:	cfstrsge	mvf15, [r7], {63}	; 0x3f
    3804:	bllt	19c1808 <__assert_fail@plt+0x19bf614>
    3808:			; <UNDEFINED> instruction: 0xf7fe2101
    380c:	stmdbmi	sl!, {r2, r3, r6, sl, fp, sp, lr, pc}
    3810:	beq	43f07c <__assert_fail@plt+0x43ce88>
    3814:			; <UNDEFINED> instruction: 0xf7fe4479
    3818:	str	lr, [r4, #2662]	; 0xa66
    381c:	movwls	r2, #29441	; 0x7301
    3820:	stmdbmi	r6!, {r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    3824:	ldrbtmi	r2, [r9], #-1
    3828:	bl	2c1828 <__assert_fail@plt+0x2bf634>
    382c:	andcs	r4, r5, #36, 18	; 0x90000
    3830:	ldrbtmi	r2, [r9], #-0
    3834:	b	ff641834 <__assert_fail@plt+0xff63f640>
    3838:	bl	ff141838 <__assert_fail@plt+0xff13f644>
    383c:	blmi	895cc8 <__assert_fail@plt+0x893ad4>
    3840:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3844:	stmdbmi	r1!, {r1, r3, r4, sl, sp, lr, pc}
    3848:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    384c:	b	ff34184c <__assert_fail@plt+0xff33f658>
    3850:	andcs	r4, r1, r1, lsl #12
    3854:	b	ffd41854 <__assert_fail@plt+0xffd3f660>
    3858:	b	ff6c1858 <__assert_fail@plt+0xff6bf664>
    385c:	andcs	r4, r5, #28, 18	; 0x70000
    3860:			; <UNDEFINED> instruction: 0xf7fe4479
    3864:	strmi	lr, [r1], -r2, asr #21
    3868:			; <UNDEFINED> instruction: 0xf7fe2001
    386c:	ldmdbmi	r9, {r1, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    3870:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3874:	b	fee41874 <__assert_fail@plt+0xfee3f680>
    3878:	andcs	r4, r1, r1, lsl #12
    387c:	b	ff84187c <__assert_fail@plt+0xff83f688>
    3880:	andcs	r4, r5, #344064	; 0x54000
    3884:			; <UNDEFINED> instruction: 0xf7fe4479
    3888:			; <UNDEFINED> instruction: 0x4632eab0
    388c:	andcs	r4, r1, r1, lsl #12
    3890:	b	ff5c1890 <__assert_fail@plt+0xff5bf69c>
    3894:	andcs	r4, r5, #278528	; 0x44000
    3898:			; <UNDEFINED> instruction: 0xf7fe4479
    389c:	strmi	lr, [r1], -r6, lsr #21
    38a0:			; <UNDEFINED> instruction: 0xf7fe2001
    38a4:	stmdbmi	lr, {r1, r2, r3, r6, r7, r9, fp, sp, lr, pc}
    38a8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    38ac:	b	fe7418ac <__assert_fail@plt+0xfe73f6b8>
    38b0:	andcs	r4, r1, r1, lsl #12
    38b4:	b	ff1418b4 <__assert_fail@plt+0xff13f6c0>
    38b8:	andeq	r8, r0, r4, lsl #21
    38bc:	andeq	r7, r0, r2, ror #16
    38c0:	andeq	r8, r0, r2, asr #14
    38c4:	muleq	r0, r2, r6
    38c8:	strdeq	r0, [r0], -r4
    38cc:	ldrdeq	r7, [r0], -r2
    38d0:	muleq	r0, r4, r9
    38d4:	andeq	r7, r0, sl, asr #16
    38d8:	andeq	r8, r0, r0, asr #19
    38dc:	andeq	r8, r0, r0, lsr r7
    38e0:	andeq	r8, r0, lr, ror #13
    38e4:	bleq	3fa28 <__assert_fail@plt+0x3d834>
    38e8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    38ec:	strbtmi	fp, [sl], -r2, lsl #24
    38f0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    38f4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    38f8:	ldrmi	sl, [sl], #776	; 0x308
    38fc:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    3900:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3904:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3908:			; <UNDEFINED> instruction: 0xf85a4b06
    390c:	stmdami	r6, {r0, r1, ip, sp}
    3910:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3914:	b	ffb41914 <__assert_fail@plt+0xffb3f720>
    3918:	mcrr	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    391c:	ldrdeq	sl, [r1], -r0
    3920:	andeq	r0, r0, r0, ror #3
    3924:	strdeq	r0, [r0], -ip
    3928:	andeq	r0, r0, r4, lsl #4
    392c:	ldr	r3, [pc, #20]	; 3948 <__assert_fail@plt+0x1754>
    3930:	ldr	r2, [pc, #20]	; 394c <__assert_fail@plt+0x1758>
    3934:	add	r3, pc, r3
    3938:	ldr	r2, [r3, r2]
    393c:	cmp	r2, #0
    3940:	bxeq	lr
    3944:	b	1f58 <__gmon_start__@plt>
    3948:			; <UNDEFINED> instruction: 0x0001a4b0
    394c:	strdeq	r0, [r0], -r8
    3950:	blmi	1d5970 <__assert_fail@plt+0x1d377c>
    3954:	bmi	1d4b3c <__assert_fail@plt+0x1d2948>
    3958:	addmi	r4, r3, #2063597568	; 0x7b000000
    395c:	andle	r4, r3, sl, ror r4
    3960:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3964:	ldrmi	fp, [r8, -r3, lsl #2]
    3968:	svclt	0x00004770
    396c:			; <UNDEFINED> instruction: 0x0001a6b4
    3970:			; <UNDEFINED> instruction: 0x0001a6b0
    3974:	andeq	sl, r1, ip, lsl #9
    3978:	andeq	r0, r0, r8, ror #3
    397c:	stmdbmi	r9, {r3, fp, lr}
    3980:	bmi	254b68 <__assert_fail@plt+0x252974>
    3984:	bne	254b70 <__assert_fail@plt+0x25297c>
    3988:	svceq	0x00cb447a
    398c:			; <UNDEFINED> instruction: 0x01a1eb03
    3990:	andle	r1, r3, r9, asr #32
    3994:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3998:	ldrmi	fp, [r8, -r3, lsl #2]
    399c:	svclt	0x00004770
    39a0:	andeq	sl, r1, r8, lsl #13
    39a4:	andeq	sl, r1, r4, lsl #13
    39a8:	andeq	sl, r1, r0, ror #8
    39ac:	andeq	r0, r0, ip, lsl #4
    39b0:	blmi	2b0dd8 <__assert_fail@plt+0x2aebe4>
    39b4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    39b8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    39bc:	blmi	271f70 <__assert_fail@plt+0x26fd7c>
    39c0:	ldrdlt	r5, [r3, -r3]!
    39c4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    39c8:			; <UNDEFINED> instruction: 0xf7fe6818
    39cc:			; <UNDEFINED> instruction: 0xf7ffe974
    39d0:	blmi	1c38d4 <__assert_fail@plt+0x1c16e0>
    39d4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    39d8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    39dc:	andeq	sl, r1, r2, asr r6
    39e0:	andeq	sl, r1, r0, lsr r4
    39e4:	andeq	r0, r0, r4, ror #3
    39e8:	andeq	sl, r1, sl, lsr r6
    39ec:	andeq	sl, r1, r2, lsr r6
    39f0:	svclt	0x0000e7c4
    39f4:	andeq	r0, r0, r0
    39f8:	stmdavs	fp, {fp, sp, lr}
    39fc:	ldrbmi	r1, [r0, -r0, asr #21]!
    3a00:	stmdavs	r8, {r0, r1, r9, sl, lr}
    3a04:			; <UNDEFINED> instruction: 0xf7fe6819
    3a08:	svclt	0x0000b94d
    3a0c:	stmdavs	r9, {fp, sp, lr}
    3a10:	stmdblt	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a14:	mvnsmi	lr, sp, lsr #18
    3a18:	ldcmi	6, cr4, [r3], {128}	; 0x80
    3a1c:	cfmsub32mi	mvax0, mvfx4, mvfx3, mvfx15
    3a20:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
    3a24:	ldrcc	r4, [r0], #-1150	; 0xfffffb82
    3a28:			; <UNDEFINED> instruction: 0xf854e001
    3a2c:			; <UNDEFINED> instruction: 0x463a6c10
    3a30:			; <UNDEFINED> instruction: 0x46404631
    3a34:			; <UNDEFINED> instruction: 0xf7fe3410
    3a38:	stmdblt	r8, {r3, r4, r6, r7, r9, fp, sp, lr, pc}
    3a3c:	ldrshlt	r5, [fp, #-115]!	; 0xffffff8d
    3a40:	cfstr32cs	mvfx3, [sp, #-4]
    3a44:	stmdbmi	sl, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    3a48:	andcs	r2, r0, r5, lsl #4
    3a4c:			; <UNDEFINED> instruction: 0xf7fe4479
    3a50:	strbmi	lr, [r1], -ip, asr #19
    3a54:	b	fedc1a54 <__assert_fail@plt+0xfedbf860>
    3a58:	rscscc	pc, pc, pc, asr #32
    3a5c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3a60:	pop	{r3, r5, r9, sl, lr}
    3a64:	svclt	0x000081f0
    3a68:	andeq	r9, r1, lr, lsr #24
    3a6c:	andeq	r7, r0, r8, lsr #12
    3a70:	andeq	r7, r0, r4, lsl #12
    3a74:	mvnsmi	lr, sp, lsr #18
    3a78:	svcmi	0x0015b082
    3a7c:	ldcmi	6, cr4, [r5, #-56]	; 0xffffffc8
    3a80:	ldrbtmi	r4, [pc], #-1664	; 3a88 <__assert_fail@plt+0x1894>
    3a84:	ldrbtmi	r2, [sp], #-1024	; 0xfffffc00
    3a88:	ldrdls	r3, [r1], -r0
    3a8c:	ldmibpl	sp, {sp, lr, pc}^
    3a90:			; <UNDEFINED> instruction: 0x46294632
    3a94:			; <UNDEFINED> instruction: 0xf7fe4640
    3a98:	stmdblt	r8, {r3, r5, r7, r9, fp, sp, lr, pc}
    3a9c:	orrslt	r5, r3, fp, lsr #15
    3aa0:	cfstrscs	mvf3, [r6], {1}
    3aa4:	movwne	lr, #19023	; 0x4a4f
    3aa8:	stmdbmi	fp, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    3aac:	andcs	r2, r0, r5, lsl #4
    3ab0:			; <UNDEFINED> instruction: 0xf7fe4479
    3ab4:			; <UNDEFINED> instruction: 0x4641e99a
    3ab8:	b	fe141ab8 <__assert_fail@plt+0xfe13f8c4>
    3abc:	rscscc	pc, pc, pc, asr #32
    3ac0:	pop	{r1, ip, sp, pc}
    3ac4:			; <UNDEFINED> instruction: 0x462081f0
    3ac8:	pop	{r1, ip, sp, pc}
    3acc:	svclt	0x000081f0
    3ad0:	andeq	r9, r1, lr, asr #23
    3ad4:	ldrdeq	r7, [r0], -lr
    3ad8:	andeq	r7, r0, r0, lsr #11
    3adc:	tstcs	r1, lr, lsl #8
    3ae0:	addlt	fp, r2, r0, lsl #10
    3ae4:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3ae8:			; <UNDEFINED> instruction: 0xf8dfab03
    3aec:	ldrbtmi	ip, [lr], #80	; 0x50
    3af0:	blcs	141c44 <__assert_fail@plt+0x13fa50>
    3af4:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    3af8:	ldrdgt	pc, [r0], -ip
    3afc:	andgt	pc, r4, sp, asr #17
    3b00:	stceq	0, cr15, [r0], {79}	; 0x4f
    3b04:			; <UNDEFINED> instruction: 0xf7fe9300
    3b08:	stmdacs	r0, {r1, r3, r7, r9, fp, sp, lr, pc}
    3b0c:	bmi	33a744 <__assert_fail@plt+0x338550>
    3b10:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    3b14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3b18:	subsmi	r9, sl, r1, lsl #22
    3b1c:	andlt	sp, r2, r9, lsl #2
    3b20:	bl	141c9c <__assert_fail@plt+0x13faa8>
    3b24:	ldrbmi	fp, [r0, -r3]!
    3b28:	andcs	r4, r1, r6, lsl #18
    3b2c:			; <UNDEFINED> instruction: 0xf7fe4479
    3b30:			; <UNDEFINED> instruction: 0xf7fee988
    3b34:	svclt	0x0000e96e
    3b38:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    3b3c:	andeq	r0, r0, ip, ror #3
    3b40:	ldrdeq	sl, [r1], -r6
    3b44:	andeq	r7, r0, r4, asr #10
    3b48:	tstlt	r0, r8, lsl #10
    3b4c:	ldmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b50:	stfltd	f3, [r8, #-0]
    3b54:	andcs	r4, r1, r2, lsl #18
    3b58:			; <UNDEFINED> instruction: 0xf7fe4479
    3b5c:	svclt	0x0000e972
    3b60:	andeq	r7, r0, r0, lsr r5
    3b64:			; <UNDEFINED> instruction: 0x4604b538
    3b68:			; <UNDEFINED> instruction: 0xf7fe460d
    3b6c:	stccc	8, cr14, [r0], {126}	; 0x7e
    3b70:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    3b74:	svclt	0x00182800
    3b78:	stmdblt	r4, {sl, sp}
    3b7c:	stmdbmi	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    3b80:	andcs	r4, r1, sl, lsr #12
    3b84:			; <UNDEFINED> instruction: 0xf7fe4479
    3b88:	svclt	0x0000e95c
    3b8c:	andeq	r7, r0, ip, lsl r5
    3b90:	push	{r0, r3, r4, r8, r9, fp, lr}
    3b94:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    3b98:	movtlt	r6, #2078	; 0x81e
    3b9c:	ldrdge	pc, [r0], -r1
    3ba0:	ldrmi	r4, [r1], r8, lsl #13
    3ba4:			; <UNDEFINED> instruction: 0xf1ba4607
    3ba8:	ldcle	15, cr0, [r6, #-0]
    3bac:	svcne	0x0005361f
    3bb0:	ldmdbeq	r6!, {sl, sp}^
    3bb4:	strh	r0, [r1], -r6
    3bb8:	andle	r4, pc, r2, lsr #11
    3bbc:	svcne	0x0004f855
    3bc0:			; <UNDEFINED> instruction: 0x46484632
    3bc4:			; <UNDEFINED> instruction: 0xf7fe3401
    3bc8:	stmdacs	r0, {r2, r8, fp, sp, lr, pc}
    3bcc:			; <UNDEFINED> instruction: 0x4648d1f4
    3bd0:	b	e41bd0 <__assert_fail@plt+0xe3f9dc>
    3bd4:	pop	{r0, sp}
    3bd8:	ldrshle	r8, [r8, #112]!	; 0x70
    3bdc:	movweq	pc, #4362	; 0x110a	; <UNPREDICTABLE>
    3be0:	eorls	pc, sl, r7, asr #16
    3be4:			; <UNDEFINED> instruction: 0xf8c82000
    3be8:	pop	{ip, sp}
    3bec:			; <UNDEFINED> instruction: 0xf04f87f0
    3bf0:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    3bf4:	svclt	0x000087f0
    3bf8:	andeq	sl, r1, r6, ror r4
    3bfc:	bmi	a70c34 <__assert_fail@plt+0xa6ea40>
    3c00:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
    3c04:	addlt	fp, r4, r0, ror r5
    3c08:			; <UNDEFINED> instruction: 0x460c58d3
    3c0c:	adflse	f2, f0, f0
    3c10:	movwls	r6, #14363	; 0x381b
    3c14:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3c18:	ldmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c1c:			; <UNDEFINED> instruction: 0x4605b318
    3c20:	strtmi	fp, [r2], -r4, lsr #2
    3c24:			; <UNDEFINED> instruction: 0xf7fe2100
    3c28:	bllt	183dcf8 <__assert_fail@plt+0x183bb04>
    3c2c:	stmdage	r1, {r0, r3, r8, r9, fp, sp, pc}
    3c30:	tstcs	r1, r2, lsr r6
    3c34:			; <UNDEFINED> instruction: 0xf7fe9302
    3c38:	stmdacs	r0, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    3c3c:	bls	7a8bc <__assert_fail@plt+0x786c8>
    3c40:	strtmi	fp, [r8], -r2, lsr #2
    3c44:			; <UNDEFINED> instruction: 0xf7fe2101
    3c48:	bllt	c3dcf0 <__assert_fail@plt+0xc3bafc>
    3c4c:	blmi	5964b0 <__assert_fail@plt+0x5942bc>
    3c50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3c54:	blls	ddcc4 <__assert_fail@plt+0xdbad0>
    3c58:	qaddle	r4, sl, sp
    3c5c:	pop	{r2, ip, sp, pc}
    3c60:	andlt	r4, r2, r0, ror r0
    3c64:	ldmdbmi	r2, {r4, r5, r6, r8, r9, sl, lr}
    3c68:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3c6c:	ldm	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c70:	andcs	r4, r1, r1, lsl #12
    3c74:	stmia	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c78:	stmia	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c7c:	andcs	r4, r1, sp, lsl #18
    3c80:			; <UNDEFINED> instruction: 0xf7fe4479
    3c84:	stmdbmi	ip, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}
    3c88:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3c8c:			; <UNDEFINED> instruction: 0xf7fe2000
    3c90:	strmi	lr, [r1], -ip, lsr #17
    3c94:			; <UNDEFINED> instruction: 0xf7fe2001
    3c98:	stmdbmi	r8, {r2, r4, r6, r7, fp, sp, lr, pc}
    3c9c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3ca0:	svclt	0x0000e7f4
    3ca4:	andeq	sl, r1, r6, ror #3
    3ca8:	andeq	r0, r0, ip, ror #3
    3cac:	muleq	r1, r8, r1
    3cb0:	andeq	r7, r0, r2, asr r4
    3cb4:	strdeq	r7, [r0], -r0
    3cb8:	andeq	r7, r0, r2, asr r4
    3cbc:	andeq	r7, r0, lr, lsr r4
    3cc0:	mvnsmi	lr, sp, lsr #18
    3cc4:	stcmi	6, cr4, [r0], #-544	; 0xfffffde0
    3cc8:	stmdbmi	r0!, {r1, r7, ip, sp, pc}
    3ccc:			; <UNDEFINED> instruction: 0x469c447c
    3cd0:	ldrbtmi	r4, [r9], #-2847	; 0xfffff4e1
    3cd4:	svcge	0x00006824
    3cd8:			; <UNDEFINED> instruction: 0xf1044606
    3cdc:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, sl}^
    3ce0:	strbeq	lr, [r4], #3012	; 0xbc4
    3ce4:	stmdbeq	sp!, {r0, r5, r6, r7, r8, sl, fp, ip}^
    3ce8:	tsteq	r7, r1, lsr #32	; <UNPREDICTABLE>
    3cec:	rsbsvs	r6, fp, fp, lsl r8
    3cf0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3cf4:	vstreq	d14, [r1, #-692]	; 0xfffffd4c
    3cf8:	strtmi	r0, [r1], -fp, lsr #1
    3cfc:			; <UNDEFINED> instruction: 0xf1bc4668
    3d00:	andsle	r0, r4, r0, lsl #30
    3d04:	ldc2l	0, cr15, [lr, #-16]
    3d08:			; <UNDEFINED> instruction: 0x46414a12
    3d0c:			; <UNDEFINED> instruction: 0x4603447a
    3d10:			; <UNDEFINED> instruction: 0xf7ff4630
    3d14:	bmi	443ae8 <__assert_fail@plt+0x4418f4>
    3d18:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    3d1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3d20:	subsmi	r6, sl, fp, ror r8
    3d24:	strcc	sp, [r8, -sp, lsl #2]
    3d28:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    3d2c:			; <UNDEFINED> instruction: 0xf00481f0
    3d30:	bmi	2c3004 <__assert_fail@plt+0x2c0e10>
    3d34:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
    3d38:	ldrtmi	r4, [r0], -r3, lsl #12
    3d3c:			; <UNDEFINED> instruction: 0xff5ef7ff
    3d40:			; <UNDEFINED> instruction: 0xf7fee7e9
    3d44:	svclt	0x0000e866
    3d48:	andeq	sl, r1, r0, asr #6
    3d4c:	andeq	sl, r1, r6, lsl r1
    3d50:	andeq	r0, r0, ip, ror #3
    3d54:	andeq	r7, r0, r4, asr r3
    3d58:	andeq	sl, r1, lr, asr #1
    3d5c:	andeq	r7, r0, sl, lsr #6
    3d60:	svcmi	0x00f8e92d
    3d64:	ldcmi	6, cr4, [r1], #-552	; 0xfffffdd8
    3d68:	svcvs	0x00064698
    3d6c:	mcrcs	4, 0, r4, cr0, cr12, {3}
    3d70:	ldcle	8, cr6, [r0, #-144]!	; 0xffffff70
    3d74:			; <UNDEFINED> instruction: 0xf8d0341f
    3d78:	svcvs	0x0081509c
    3d7c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3d80:	bl	146318 <__assert_fail@plt+0x144124>
    3d84:	b	13c6ba4 <__assert_fail@plt+0x13c49b0>
    3d88:	ands	r0, r5, r4, lsl #25
    3d8c:	b	13d5484 <__assert_fail@plt+0x13d3290>
    3d90:	stmdble	pc, {r1, r2, r7, sl}	; <UNPREDICTABLE>
    3d94:	eorcc	pc, r6, r1, asr r8	; <UNPREDICTABLE>
    3d98:	vpmax.u8	d15, d14, d19
    3d9c:	strle	r0, [r9, #-2011]	; 0xfffff825
    3da0:	ldmdavs	fp, {r0, r1, r4, fp, sp, lr}
    3da4:	blx	8da218 <__assert_fail@plt+0x8d8024>
    3da8:			; <UNDEFINED> instruction: 0xf01efe0e
    3dac:	svclt	0x00180f01
    3db0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    3db4:	andsle	r4, r0, fp, lsr #11
    3db8:	blmi	141f14 <__assert_fail@plt+0x13fd20>
    3dbc:	cdpeq	0, 1, cr15, cr15, cr4, {0}
    3dc0:	stmiaeq	r7!, {r1, r2, r5, r6, r8, fp}^
    3dc4:	mvnle	r2, r0, lsl #18
    3dc8:	ldmible	r3!, {r2, r3, r4, r5, r7, r8, sl, lr}^
    3dcc:			; <UNDEFINED> instruction: 0xf0040963
    3dd0:	addseq	r0, ip, pc, lsl lr
    3dd4:			; <UNDEFINED> instruction: 0xf04fe7e4
    3dd8:			; <UNDEFINED> instruction: 0xf8d00900
    3ddc:			; <UNDEFINED> instruction: 0xf8d03080
    3de0:	adcmi	r4, r3, #208	; 0xd0
    3de4:	ldrmi	sp, [r8], -r8, lsl #26
    3de8:			; <UNDEFINED> instruction: 0xf0064621
    3dec:	strmi	pc, [r1], -sp, lsr #29
    3df0:			; <UNDEFINED> instruction: 0xf0064648
    3df4:	strmi	pc, [r1], r9, lsr #29
    3df8:	stmdbcs	r1, {r0, r3, r6, r9, sl, lr}
    3dfc:	svclt	0x00b84620
    3e00:			; <UNDEFINED> instruction: 0xf0062101
    3e04:			; <UNDEFINED> instruction: 0xf8dafea1
    3e08:			; <UNDEFINED> instruction: 0xf8da1004
    3e0c:	strbne	r3, [r5, r0]
    3e10:	blx	95622 <__assert_fail@plt+0x9342e>
    3e14:	andcs	pc, r0, r1, lsl #2
    3e18:	tstne	r5, r3, lsl #22	; <UNPREDICTABLE>
    3e1c:	movwcs	pc, #11171	; 0x2ba3	; <UNPREDICTABLE>
    3e20:	stmib	r8, {r0, r1, r3, sl, lr}^
    3e24:	pop	{r8, r9, sp}
    3e28:	svclt	0x00008ff8
    3e2c:	andeq	sl, r1, r0, lsr #5
    3e30:	mvnsmi	lr, sp, lsr #18
    3e34:	stcmi	6, cr4, [r2], #-56	; 0xffffffc8
    3e38:	blmi	8b0148 <__assert_fail@plt+0x8adf54>
    3e3c:	bmi	895034 <__assert_fail@plt+0x892e40>
    3e40:	stmiapl	r3!, {r1, r5, r8, fp, lr}^
    3e44:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    3e48:	movtls	r6, #6171	; 0x181b
    3e4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3e50:	ldc2l	0, cr15, [r2], #-20	; 0xffffffec
    3e54:			; <UNDEFINED> instruction: 0xb3204604
    3e58:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    3e5c:	addvc	pc, r0, #1325400064	; 0x4f000000
    3e60:	strbmi	r2, [r0], -r0, lsl #2
    3e64:	ldm	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e68:	strbmi	r4, [r0], -r3, lsr #12
    3e6c:	strdcs	r2, [r1, -pc]
    3e70:	ldmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e74:	strtmi	r4, [r0], -r7, lsl #12
    3e78:	stmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e7c:	strcs	fp, [r0], #-487	; 0xfffffe19
    3e80:	strtmi	lr, [r8], -r6
    3e84:	ldm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e88:	strmi	r3, [r4], #-1
    3e8c:	ldmdble	r3, {r0, r1, r2, r5, r7, r9, lr}
    3e90:	streq	lr, [r4, #-2824]	; 0xfffff4f8
    3e94:			; <UNDEFINED> instruction: 0x46284631
    3e98:	svc	0x0006f7fd
    3e9c:	mvnsle	r2, r0, lsl #16
    3ea0:	bmi	2cbeac <__assert_fail@plt+0x2c9cb8>
    3ea4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    3ea8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3eac:	subsmi	r9, sl, r1, asr #22
    3eb0:	sublt	sp, r2, r4, lsl #2
    3eb4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3eb8:	ldrb	r2, [r2, r0]!
    3ebc:	svc	0x00a8f7fd
    3ec0:	andeq	r9, r1, ip, lsr #31
    3ec4:	andeq	r0, r0, ip, ror #3
    3ec8:			; <UNDEFINED> instruction: 0x000072b4
    3ecc:	andeq	r8, r0, lr, lsr r4
    3ed0:	andeq	r9, r1, r2, asr #30
    3ed4:	svcmi	0x00f0e92d
    3ed8:	stcmi	6, cr4, [r1], #-52	; 0xffffffcc
    3edc:	blmi	85592c <__assert_fail@plt+0x853738>
    3ee0:	ldrbtmi	fp, [ip], #-137	; 0xffffff77
    3ee4:	bmi	85636c <__assert_fail@plt+0x854178>
    3ee8:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    3eec:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    3ef0:			; <UNDEFINED> instruction: 0xf04f9307
    3ef4:			; <UNDEFINED> instruction: 0xf0050300
    3ef8:			; <UNDEFINED> instruction: 0x4604fc1f
    3efc:	mrcmi	3, 0, fp, cr12, cr8, {2}
    3f00:	bleq	44033c <__assert_fail@plt+0x43e148>
    3f04:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    3f08:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    3f0c:	ldrbtmi	sl, [lr], #-3845	; 0xfffff0fb
    3f10:			; <UNDEFINED> instruction: 0x464a465b
    3f14:			; <UNDEFINED> instruction: 0x46204631
    3f18:	andhi	pc, r4, sp, asr #17
    3f1c:			; <UNDEFINED> instruction: 0xf7fd9700
    3f20:	stmdacs	r4, {r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    3f24:	blls	178348 <__assert_fail@plt+0x176154>
    3f28:	mvnsle	r4, fp, lsr #5
    3f2c:	ldrbmi	r9, [r3, #-2822]	; 0xfffff4fa
    3f30:	strcs	sp, [r1, #-494]	; 0xfffffe12
    3f34:	strcs	lr, [r0, #-0]
    3f38:			; <UNDEFINED> instruction: 0xf7fe4620
    3f3c:	bmi	37e244 <__assert_fail@plt+0x37c050>
    3f40:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    3f44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3f48:	subsmi	r9, sl, r7, lsl #22
    3f4c:	strtmi	sp, [r8], -r5, lsl #2
    3f50:	pop	{r0, r3, ip, sp, pc}
    3f54:			; <UNDEFINED> instruction: 0x46058ff0
    3f58:			; <UNDEFINED> instruction: 0xf7fde7f1
    3f5c:	svclt	0x0000ef5a
    3f60:	andeq	r9, r1, r6, lsl #30
    3f64:	andeq	r0, r0, ip, ror #3
    3f68:	muleq	r0, sl, r3
    3f6c:	andeq	r7, r0, r4, lsr #4
    3f70:	andeq	r7, r0, r2, lsl r2
    3f74:	andeq	r9, r1, r6, lsr #29
    3f78:	svcmi	0x00f0e92d
    3f7c:	ldrmi	fp, [r8], r3, lsl #1
    3f80:	blls	30e7a0 <__assert_fail@plt+0x30c5ac>
    3f84:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3f88:			; <UNDEFINED> instruction: 0xf8834692
    3f8c:	teqle	fp, r0
    3f90:	strmi	r6, [r3], r3, lsl #16
    3f94:	ldrtle	r1, [r5], #-3678	; 0xfffff1a2
    3f98:	strmi	r4, [pc], -r8, lsr #20
    3f9c:			; <UNDEFINED> instruction: 0xf44f9d0c
    3fa0:	ldrbtmi	r5, [sl], #-1024	; 0xfffffc00
    3fa4:	andge	pc, r4, sp, asr #17
    3fa8:	ldrmi	r4, [r0], r2, asr #13
    3fac:	b	13de0a0 <__assert_fail@plt+0x13dbeac>
    3fb0:	strbmi	r1, [r2], -r6, asr #24
    3fb4:	strtmi	r4, [r8], -r1, lsr #12
    3fb8:	andcc	pc, ip, r3, asr r8	; <UNPREDICTABLE>
    3fbc:	ldmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fc0:	bl	fe914a48 <__assert_fail@plt+0xfe912854>
    3fc4:			; <UNDEFINED> instruction: 0xf1020200
    3fc8:	svclt	0x003434ff
    3fcc:	movwcs	r2, #4864	; 0x1300
    3fd0:	bicsvc	lr, r0, #339968	; 0x53000
    3fd4:			; <UNDEFINED> instruction: 0xd1284428
    3fd8:	cmnlt	lr, r5, lsl #12
    3fdc:			; <UNDEFINED> instruction: 0xf1062a01
    3fe0:	stmdble	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
    3fe4:	mulcc	r8, sl, r8
    3fe8:	svceq	0x0002f013
    3fec:			; <UNDEFINED> instruction: 0x232cbf14
    3ff0:			; <UNDEFINED> instruction: 0xf805233a
    3ff4:			; <UNDEFINED> instruction: 0xf8803b01
    3ff8:	ldrb	r9, [r7, r1]
    3ffc:	ldrdge	pc, [r4], -sp
    4000:	ldrdcc	pc, [r0], -fp
    4004:	stmdblt	fp!, {r2, r3, fp, ip, pc}^
    4008:	b	13d6c44 <__assert_fail@plt+0x13d4a50>
    400c:	bmi	34a83c <__assert_fail@plt+0x348648>
    4010:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    4014:	stmdals	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    4018:			; <UNDEFINED> instruction: 0xf853447a
    401c:			; <UNDEFINED> instruction: 0xf7fd300a
    4020:	stmdals	ip, {r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4024:	pop	{r0, r1, ip, sp, pc}
    4028:	strdcs	r8, [r0], -r0
    402c:	pop	{r0, r1, ip, sp, pc}
    4030:	ssub8mi	r8, r8, r0
    4034:	pop	{r0, r1, ip, sp, pc}
    4038:	svclt	0x00008ff0
    403c:	strheq	r7, [r0], -lr
    4040:	andeq	r9, r1, ip, lsr r6
    4044:	andeq	r7, r0, r8, asr #32
    4048:	svcmi	0x00f0e92d
    404c:			; <UNDEFINED> instruction: 0xf8dfb085
    4050:			; <UNDEFINED> instruction: 0x46064494
    4054:	ldrsbtls	pc, [r8], -sp	; <UNPREDICTABLE>
    4058:			; <UNDEFINED> instruction: 0xf8d0447c
    405c:	movwls	r0, #8348	; 0x209c
    4060:	stmdavs	r4!, {r8, r9, sp}
    4064:	eorpl	pc, r1, r0, asr r8	; <UNPREDICTABLE>
    4068:			; <UNDEFINED> instruction: 0xf889341f
    406c:	stmdbeq	r4!, {ip, sp}^
    4070:	bcs	304308 <__assert_fail@plt+0x302114>
    4074:	ldm	pc, {r0, r1, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    4078:	subseq	pc, r0, r2, lsl r0	; <UNPREDICTABLE>
    407c:	mlseq	r0, ip, r0, r0
    4080:	adcseq	r0, r9, sp, ror r0
    4084:	ldrsbteq	r0, [r5], #7
    4088:	cmpeq	r6, ip, lsr r1
    408c:	andeq	r0, sp, sl, ror #2
    4090:	eorseq	r0, lr, r9, lsl #3
    4094:	cmplt	r2, #968	; 0x3c8
    4098:	strbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    409c:	stmdbls	r2, {r3, r5, r6, r7, fp}
    40a0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    40a4:	tstcc	pc, #589824	; 0x90000
    40a8:	b	13ce4b4 <__assert_fail@plt+0x13cc2c0>
    40ac:	b	13c8e00 <__assert_fail@plt+0x13c6c0c>
    40b0:			; <UNDEFINED> instruction: 0xf0000383
    40b4:	addsmi	r8, r8, #1073741874	; 0x40000032
    40b8:	stmdbeq	fp!, {r0, r3, r9, ip, lr, pc}^
    40bc:	ldreq	pc, [pc, #-5]	; 40bf <__assert_fail@plt+0x1ecb>
    40c0:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    40c4:			; <UNDEFINED> instruction: 0xf505fa23
    40c8:			; <UNDEFINED> instruction: 0xf10007eb
    40cc:			; <UNDEFINED> instruction: 0xf8df81fc
    40d0:	andcs	r1, r5, #28, 8	; 0x1c000000
    40d4:	ldrbtmi	r2, [r9], #-0
    40d8:	mcr	7, 4, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    40dc:			; <UNDEFINED> instruction: 0xf8df4603
    40e0:	vst3.8	{d18-d20}, [pc :64], r0
    40e4:	strbmi	r5, [r8], -r0, lsl #2
    40e8:			; <UNDEFINED> instruction: 0xf7fd447a
    40ec:	strbmi	lr, [r8], -r4, lsl #31
    40f0:	pop	{r0, r2, ip, sp, pc}
    40f4:	ldclvs	15, cr8, [r3], #960	; 0x3c0
    40f8:	rscsle	r2, r8, r0, lsl #22
    40fc:	eorne	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    4100:	rscsle	r2, r4, r0, lsl #18
    4104:	rscsvc	pc, pc, #68157440	; 0x4100000
    4108:			; <UNDEFINED> instruction: 0xf7fd4648
    410c:			; <UNDEFINED> instruction: 0xf641efa8
    4110:	andcs	r7, r0, #-67108861	; 0xfc000003
    4114:	andcs	pc, r3, r9, lsl #16
    4118:	ldclmi	7, cr14, [r6], #932	; 0x3a4
    411c:	mvnscc	pc, #79	; 0x4f
    4120:	ldrbtmi	r9, [ip], #-1281	; 0xfffffaff
    4124:	vst1.8	{d18-d21}, [pc], r1
    4128:	strbmi	r5, [r8], -r0, lsl #2
    412c:			; <UNDEFINED> instruction: 0xf7fe9400
    4130:			; <UNDEFINED> instruction: 0x4648e850
    4134:	pop	{r0, r2, ip, sp, pc}
    4138:	blls	a8100 <__assert_fail@plt+0xa5f0c>
    413c:			; <UNDEFINED> instruction: 0xf0137a1b
    4140:			; <UNDEFINED> instruction: 0xf0400240
    4144:	ldmib	r6, {r0, r5, r6, r8, pc}^
    4148:	blcs	11e14 <__assert_fail@plt+0xfc20>
    414c:	stmdbeq	lr!, {r0, r1, r2, r3, r6, r7, ip, lr, pc}^
    4150:	tsteq	pc, r5	; <UNPREDICTABLE>
    4154:	stmiaeq	sp!, {r0, sp}^
    4158:	strhmi	r0, [r8], r6
    415c:	stmdble	r5, {r2, r3, r5, r7, r9, lr}
    4160:	eorne	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    4164:	andmi	r5, r8, #2244608	; 0x224000
    4168:	orrshi	pc, pc, r0, asr #32
    416c:	addsmi	r3, r3, #268435456	; 0x10000000
    4170:			; <UNDEFINED> instruction: 0xe7bcd1f4
    4174:	ldrdcs	pc, [r0], r6	; <UNPREDICTABLE>
    4178:	ldrd	pc, [r8], r6	; <UNPREDICTABLE>
    417c:	adcsle	r2, r6, r0, lsl #20
    4180:	mrrcne	10, 4, lr, r5, cr15
    4184:	tsteq	pc, #5	; <UNPREDICTABLE>
    4188:	stmiaeq	sp!, {r0, r8, r9, sl, sp}^
    418c:	vstmiaeq	ip, {s28-s106}
    4190:	movwcs	r4, #159	; 0x9f
    4194:	b	13d4c4c <__assert_fail@plt+0x13d2a58>
    4198:	stmdble	r6, {r0, r1, r7, r8}
    419c:	eoreq	pc, r3, lr, asr r8	; <UNPREDICTABLE>
    41a0:	andeq	pc, ip, r0, asr r8	; <UNPREDICTABLE>
    41a4:			; <UNDEFINED> instruction: 0xf0404207
    41a8:	movwcc	r8, #4415	; 0x113f
    41ac:			; <UNDEFINED> instruction: 0xd1f1429a
    41b0:	blls	be02c <__assert_fail@plt+0xbbe38>
    41b4:			; <UNDEFINED> instruction: 0xf0137a1b
    41b8:			; <UNDEFINED> instruction: 0xf0400240
    41bc:	ldmib	r6, {r2, r3, r4, r8, pc}^
    41c0:	blcs	11e98 <__assert_fail@plt+0xfca4>
    41c4:	stmdbeq	lr!, {r0, r1, r4, r7, ip, lr, pc}^
    41c8:	tsteq	pc, r5	; <UNPREDICTABLE>
    41cc:	stmiaeq	sp!, {r0, sp}^
    41d0:	strhmi	r0, [r8], r6
    41d4:	stmdble	r5, {r2, r3, r5, r7, r9, lr}
    41d8:	eorne	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    41dc:	andmi	r5, r8, #2244608	; 0x224000
    41e0:	msrhi	SPSR_fc, r0, asr #32
    41e4:	addsmi	r3, r3, #268435456	; 0x10000000
    41e8:			; <UNDEFINED> instruction: 0xe780d1f4
    41ec:	bvc	6eadfc <__assert_fail@plt+0x6e8c08>
    41f0:	subeq	pc, r0, #19
    41f4:	rscshi	pc, r6, r0, asr #32
    41f8:			; <UNDEFINED> instruction: 0x372ee9d6
    41fc:			; <UNDEFINED> instruction: 0xf43f2b00
    4200:	stmdbeq	lr!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    4204:	tsteq	pc, r5	; <UNPREDICTABLE>
    4208:	stmiaeq	sp!, {r0, sp}^
    420c:	strhmi	r0, [r8], r6
    4210:	stmdble	r5, {r2, r3, r5, r7, r9, lr}
    4214:	eorne	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    4218:	andmi	r5, r8, #2244608	; 0x224000
    421c:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
    4220:	addsmi	r3, r3, #268435456	; 0x10000000
    4224:			; <UNDEFINED> instruction: 0xe762d1f4
    4228:	bvc	6eae38 <__assert_fail@plt+0x6e8c44>
    422c:	subeq	pc, r0, #19
    4230:	sbchi	pc, ip, r0, asr #32
    4234:			; <UNDEFINED> instruction: 0x372be9d6
    4238:			; <UNDEFINED> instruction: 0xf43f2b00
    423c:	stmdbeq	lr!, {r3, r4, r6, r8, r9, sl, fp, sp, pc}^
    4240:	tsteq	pc, r5	; <UNPREDICTABLE>
    4244:	stmiaeq	sp!, {r0, sp}^
    4248:	strhmi	r0, [r8], r6
    424c:	stmdble	r5, {r2, r3, r5, r7, r9, lr}
    4250:	eorne	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    4254:	andmi	r5, r8, #2244608	; 0x224000
    4258:	msrhi	CPSR_s, r0, asr #32
    425c:	addsmi	r3, r3, #268435456	; 0x10000000
    4260:			; <UNDEFINED> instruction: 0xe744d1f4
    4264:	ldrdcc	pc, [r4], r6
    4268:	beq	8093c <__assert_fail@plt+0x7e748>
    426c:	svcge	0x003ff53f
    4270:	ldmdane	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    4274:	tsteq	pc, #5	; <UNPREDICTABLE>
    4278:	bmi	fe7cde84 <__assert_fail@plt+0xfe7cbc90>
    427c:	vst4.32	{d20-d23}, [pc :64]
    4280:	ldrtmi	r5, [r3], -r0, lsl #2
    4284:	stmeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    4288:	strbmi	r0, [fp], sp, ror #17
    428c:			; <UNDEFINED> instruction: 0xf8cd4656
    4290:			; <UNDEFINED> instruction: 0x469a9038
    4294:	ldrbtmi	r4, [sl], #-1673	; 0xfffff977
    4298:			; <UNDEFINED> instruction: 0xf8da9203
    429c:	bl	d04c4 <__assert_fail@plt+0xce2d0>
    42a0:	ldmib	r3, {r1, r2, r6, r8, r9, ip}^
    42a4:	cmplt	sl, r6, lsl #2
    42a8:	adcmi	r2, ip, #0, 6
    42ac:			; <UNDEFINED> instruction: 0xf851d905
    42b0:			; <UNDEFINED> instruction: 0xf8500023
    42b4:	andmi	r0, r7, #8
    42b8:	movwcc	sp, #4467	; 0x1173
    42bc:			; <UNDEFINED> instruction: 0xd1f4429a
    42c0:	rsble	r2, r8, r0, lsl #28
    42c4:	svceq	0x0001f1b9
    42c8:	adchi	pc, fp, r0, asr #4
    42cc:			; <UNDEFINED> instruction: 0xf1099b02
    42d0:			; <UNDEFINED> instruction: 0x3e0139ff
    42d4:			; <UNDEFINED> instruction: 0x465b7a1a
    42d8:	svceq	0x0002f012
    42dc:	andeq	pc, r0, #79	; 0x4f
    42e0:	eorcs	fp, ip, r4, lsl pc
    42e4:			; <UNDEFINED> instruction: 0xf803203a
    42e8:			; <UNDEFINED> instruction: 0xf88b0b01
    42ec:	ldrmi	r2, [fp], r1
    42f0:			; <UNDEFINED> instruction: 0xf8d6e7d3
    42f4:	blcs	1066c <__assert_fail@plt+0xe478>
    42f8:	mrcge	4, 7, APSR_nzcv, cr9, cr15, {1}
    42fc:	eorcc	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    4300:	ldclmi	6, cr4, [lr], #-288	; 0xfffffee0
    4304:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    4308:	ldrbtmi	r9, [ip], #-2562	; 0xfffff5fe
    430c:	strbeq	lr, [r3], #2820	; 0xb04
    4310:	ldmib	r4, {r0, r2, r4, fp, sp, lr}^
    4314:	bmi	1e9144c <__assert_fail@plt+0x1e8f258>
    4318:	svclt	0x00182d01
    431c:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    4320:	mcr	7, 3, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    4324:			; <UNDEFINED> instruction: 0xf8d6e6e3
    4328:	blcs	106b0 <__assert_fail@plt+0xe4bc>
    432c:	mrcge	4, 6, APSR_nzcv, cr15, cr15, {1}
    4330:	eoreq	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    4334:	lfmmi	f2, 2, [r3], #-4
    4338:	mvnscc	pc, #79	; 0x4f
    433c:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    4340:	andls	r4, r1, ip, ror r4
    4344:	strbmi	r9, [r8], -r0, lsl #8
    4348:	svc	0x0042f7fd
    434c:			; <UNDEFINED> instruction: 0xf8d6e6cf
    4350:	blcs	106e8 <__assert_fail@plt+0xe4f4>
    4354:	mcrge	4, 6, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    4358:			; <UNDEFINED> instruction: 0xf8539a02
    435c:	ldmdavs	r2, {r0, r5}
    4360:			; <UNDEFINED> instruction: 0xf04f2a01
    4364:			; <UNDEFINED> instruction: 0xf0000205
    4368:	stmdacs	r0, {r1, r2, r3, r7, pc}
    436c:	addhi	pc, r5, r0
    4370:	andcs	r4, r0, r5, ror #18
    4374:			; <UNDEFINED> instruction: 0xf7fd4479
    4378:			; <UNDEFINED> instruction: 0x4603ed38
    437c:	vst1.16	{d20-d21}, [pc :128], r3
    4380:	strbmi	r5, [r8], -r0, lsl #2
    4384:			; <UNDEFINED> instruction: 0xf7fd447a
    4388:			; <UNDEFINED> instruction: 0xe6b0ee36
    438c:	blcs	1f660 <__assert_fail@plt+0x1d46c>
    4390:	mrcge	4, 5, APSR_nzcv, cr4, cr15, {3}
    4394:			; <UNDEFINED> instruction: 0xf8dde6ab
    4398:			; <UNDEFINED> instruction: 0x46489038
    439c:	pop	{r0, r2, ip, sp, pc}
    43a0:	bls	e8368 <__assert_fail@plt+0xe6174>
    43a4:	movwls	r4, #5705	; 0x1649
    43a8:			; <UNDEFINED> instruction: 0xf04f4658
    43ac:	andls	r3, r0, #-67108861	; 0xfc000003
    43b0:			; <UNDEFINED> instruction: 0xf7fd2201
    43b4:	strmi	lr, [r1, #3854]	; 0xf0e
    43b8:	movwcs	fp, #3980	; 0xf8c
    43bc:	b	14ccfc8 <__assert_fail@plt+0x14cadd4>
    43c0:	ldrdle	r7, [lr, -r0]!
    43c4:	bl	fea555d8 <__assert_fail@plt+0xfea533e4>
    43c8:	ldrb	r0, [r9, -r0, lsl #18]!
    43cc:	ldrsbtcc	pc, [r4], r6	; <UNPREDICTABLE>
    43d0:	eorcs	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    43d4:	eorle	r1, r0, r0, asr ip
    43d8:	ldrbtmi	r4, [ip], #-3149	; 0xfffff3b3
    43dc:	mvnscc	pc, #79	; 0x4f
    43e0:	ldr	r9, [pc], r1, lsl #4
    43e4:	ldrdcc	pc, [r0], #134	; 0x86
    43e8:	eorcs	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    43ec:	andsle	r1, r4, r1, asr ip
    43f0:	ldrbtmi	r4, [ip], #-3144	; 0xfffff3b8
    43f4:			; <UNDEFINED> instruction: 0xf8d6e7f2
    43f8:			; <UNDEFINED> instruction: 0xf85330d8
    43fc:	mrrcne	0, 2, r2, r5, cr1
    4400:	mcrrmi	0, 0, sp, r5, cr11
    4404:			; <UNDEFINED> instruction: 0xe7e9447c
    4408:	ldrdcc	pc, [ip], #134	; 0x86
    440c:	eorcs	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    4410:	andle	r1, r2, r4, asr ip
    4414:	ldrbtmi	r4, [ip], #-3137	; 0xfffff3bf
    4418:			; <UNDEFINED> instruction: 0x232de7e0
    441c:	andcc	pc, r0, r9, lsr #17
    4420:			; <UNDEFINED> instruction: 0xf04fe665
    4424:	strbt	r0, [r2], -r0, lsl #18
    4428:	ldrdmi	pc, [r4], r6	; <UNPREDICTABLE>
    442c:	mvnscc	pc, #79	; 0x4f
    4430:	andcs	r4, r1, #3866624	; 0x3b0000
    4434:	ldrbtmi	r5, [r8], #-2148	; 0xfffff79c
    4438:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    443c:	strbmi	r9, [r8], -r0
    4440:			; <UNDEFINED> instruction: 0xf7fd9401
    4444:	ldrb	lr, [r2], -r6, asr #29
    4448:	andle	r4, r7, #152, 4	; 0x80000009
    444c:			; <UNDEFINED> instruction: 0xf005096b
    4450:			; <UNDEFINED> instruction: 0xf852051f
    4454:	rscmi	r3, fp, r3, lsr #32
    4458:	ldrtle	r0, [ip], #-2010	; 0xfffff826
    445c:	andcs	r4, r5, #802816	; 0xc4000
    4460:	ldrbtmi	r2, [r9], #-0
    4464:	stcl	7, cr15, [r0], {253}	; 0xfd
    4468:	strmi	r4, [r3], -pc, lsr #20
    446c:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    4470:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    4474:	ldc	7, cr15, [lr, #1012]!	; 0x3f4
    4478:	stmdbmi	ip!, {r0, r3, r4, r5, r9, sl, sp, lr, pc}
    447c:			; <UNDEFINED> instruction: 0xf7fd4479
    4480:			; <UNDEFINED> instruction: 0x4603ecb4
    4484:	biclt	lr, r8, sl, ror r7
    4488:	andcs	r4, r0, r9, lsr #18
    448c:			; <UNDEFINED> instruction: 0xf7fd4479
    4490:	bmi	a3f748 <__assert_fail@plt+0xa3d554>
    4494:	vst1.8	{d20-d22}, [pc], r3
    4498:	strbmi	r5, [r8], -r0, lsl #2
    449c:			; <UNDEFINED> instruction: 0xf7fd447a
    44a0:	strt	lr, [r4], -sl, lsr #27
    44a4:	ldrbtmi	r4, [ip], #-3108	; 0xfffff3dc
    44a8:	stcmi	7, cr14, [r4], #-608	; 0xfffffda0
    44ac:			; <UNDEFINED> instruction: 0xe795447c
    44b0:	ldrbtmi	r4, [ip], #-3107	; 0xfffff3dd
    44b4:	stcmi	7, cr14, [r3], #-584	; 0xfffffdb8
    44b8:			; <UNDEFINED> instruction: 0xe78f447c
    44bc:	ldrbtmi	r4, [r9], #-2338	; 0xfffff6de
    44c0:	ldc	7, cr15, [r2], {253}	; 0xfd
    44c4:	stmdbmi	r1!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    44c8:	andcs	r2, r0, r5, lsl #4
    44cc:			; <UNDEFINED> instruction: 0xf7fd4479
    44d0:	strmi	lr, [r3], -ip, lsl #25
    44d4:	ldmdbmi	lr, {r0, r1, r9, sl, sp, lr, pc}
    44d8:	andcs	r2, r0, r5, lsl #4
    44dc:			; <UNDEFINED> instruction: 0xf7fd4479
    44e0:	strb	lr, [r1, r4, lsl #25]
    44e4:			; <UNDEFINED> instruction: 0x00019fb4
    44e8:	andeq	r9, r1, ip, ror #30
    44ec:	andeq	r7, r0, r6, ror r0
    44f0:	andeq	r6, r0, r8, ror pc
    44f4:	andeq	r8, r0, r2, asr r6
    44f8:	andeq	r6, r0, r6, lsr #29
    44fc:	andeq	r9, r1, r6, asr #6
    4500:	andeq	r6, r0, r2, asr #26
    4504:	andeq	r8, r0, r4, lsr r4
    4508:	ldrdeq	r6, [r0], -r4
    450c:	ldrdeq	r6, [r0], -ip
    4510:	muleq	r0, sl, r3
    4514:	andeq	r8, r0, r2, lsl #7
    4518:	andeq	r8, r0, r0, ror r3
    451c:	andeq	r8, r0, lr, asr r3
    4520:	andeq	r8, r0, lr, lsr r3
    4524:	andeq	r6, r0, r2, ror #25
    4528:	andeq	r6, r0, lr, ror #23
    452c:	ldrdeq	r6, [r0], -r0
    4530:			; <UNDEFINED> instruction: 0x00006cb4
    4534:	andeq	r6, r0, r4, asr #23
    4538:	muleq	r0, r6, ip
    453c:	muleq	r0, r0, ip
    4540:	andeq	r6, r0, sl, lsl #25
    4544:	andeq	r6, r0, r4, lsl #25
    4548:	andeq	r6, r0, r6, lsl #25
    454c:	andeq	r6, r0, ip, ror ip
    4550:	andeq	r6, r0, r4, ror #24
    4554:	svcmi	0x00f0e92d
    4558:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    455c:			; <UNDEFINED> instruction: 0xb08b4fbd
    4560:			; <UNDEFINED> instruction: 0x46894cbd
    4564:	ldmibmi	sp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    4568:			; <UNDEFINED> instruction: 0xf50d461e
    456c:	ldmdbpl	ip!, {r8, r9, ip, lr}
    4570:			; <UNDEFINED> instruction: 0x46934479
    4574:	andcs	r4, r5, #5242880	; 0x500000
    4578:			; <UNDEFINED> instruction: 0x33242000
    457c:	andsvs	r6, ip, r4, lsr #16
    4580:	streq	pc, [r0], #-79	; 0xffffffb1
    4584:	ldc	7, cr15, [r0], #-1012	; 0xfffffc0c
    4588:			; <UNDEFINED> instruction: 0x46014cb5
    458c:			; <UNDEFINED> instruction: 0xf7fd2001
    4590:	blmi	fed3fb60 <__assert_fail@plt+0xfed3d96c>
    4594:	andcs	r4, r2, #180, 16	; 0xb40000
    4598:	tstcs	r1, fp, ror r4
    459c:			; <UNDEFINED> instruction: 0xf8534478
    45a0:			; <UNDEFINED> instruction: 0xf8d88004
    45a4:			; <UNDEFINED> instruction: 0xf7fd3000
    45a8:			; <UNDEFINED> instruction: 0xf1bbec6e
    45ac:	ldcle	15, cr0, [r7, #-0]
    45b0:	bge	257470 <__assert_fail@plt+0x25527c>
    45b4:			; <UNDEFINED> instruction: 0xf8cd464c
    45b8:	ldrbtmi	r9, [fp], #-16
    45bc:	bl	2691d0 <__assert_fail@plt+0x266fdc>
    45c0:	strcs	r0, [r0, -fp, lsl #7]
    45c4:			; <UNDEFINED> instruction: 0xf8cd4692
    45c8:			; <UNDEFINED> instruction: 0x4699b014
    45cc:	bllt	142724 <__assert_fail@plt+0x140530>
    45d0:	svceq	0x0006f1bb
    45d4:	adcshi	pc, r1, r0
    45d8:			; <UNDEFINED> instruction: 0xf0402f00
    45dc:	ldrtmi	r8, [r3], -r8, lsr #2
    45e0:	orreq	pc, r8, r5, lsl #2
    45e4:	addeq	pc, r4, r5, lsl #2
    45e8:			; <UNDEFINED> instruction: 0xf8cd465a
    45ec:			; <UNDEFINED> instruction: 0xf7ffa000
    45f0:	strmi	pc, [r3], -r3, asr #25
    45f4:			; <UNDEFINED> instruction: 0xf990b140
    45f8:	stmdbcs	r0, {ip}
    45fc:			; <UNDEFINED> instruction: 0xf1bbbf18
    4600:			; <UNDEFINED> instruction: 0xf0400f06
    4604:	stmdblt	r1, {r1, r2, r4, r5, r7, pc}
    4608:			; <UNDEFINED> instruction: 0xf8d89b03
    460c:	ldrmi	r1, [r8], -r0
    4610:	stcl	7, cr15, [r0, #1012]	; 0x3f4
    4614:			; <UNDEFINED> instruction: 0xf10745a1
    4618:	bicsle	r0, r7, r1, lsl #14
    461c:	blls	13ed98 <__assert_fail@plt+0x13cba4>
    4620:	ldrdne	pc, [r0], -r8
    4624:			; <UNDEFINED> instruction: 0xf7fd200a
    4628:	svcvs	0x0028ed8c
    462c:	ldclle	8, cr2, [r3, #-0]
    4630:			; <UNDEFINED> instruction: 0xf10d4b8f
    4634:	strcs	r0, [r0, -r4, lsr #20]
    4638:	movwls	r4, #17531	; 0x447b
    463c:	ldrbtmi	r4, [fp], #-2957	; 0xfffff473
    4640:	ands	r9, sp, r3, lsl #6
    4644:	ldrbtmi	r4, [sl], #-2700	; 0xfffff574
    4648:	andscc	r6, pc, #1179648	; 0x120000
    464c:	addseq	r0, r2, r2, asr r9
    4650:	svceq	0x00d3ebb2
    4654:	ldmdbeq	sl, {r0, r4, r8, fp, ip, lr, pc}^
    4658:	tsteq	pc, #3	; <UNPREDICTABLE>
    465c:	eorne	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    4660:			; <UNDEFINED> instruction: 0x07c940d9
    4664:	strbeq	sp, [r1, -r9, lsl #10]!
    4668:	svcvs	0x00a9d507
    466c:			; <UNDEFINED> instruction: 0xf851b319
    4670:	blx	88c700 <__assert_fail@plt+0x88a50c>
    4674:	ldrbeq	pc, [ip, r3, lsl #6]	; <UNPREDICTABLE>
    4678:	smladcc	r1, sp, r4, sp
    467c:	sfmle	f4, 2, [fp, #-736]	; 0xfffffd20
    4680:			; <UNDEFINED> instruction: 0x309cf8d5
    4684:			; <UNDEFINED> instruction: 0xf8536fe9
    4688:	stmdbcs	r0, {r0, r1, r2, r5, ip, sp}
    468c:	adcshi	pc, r8, r0
    4690:			; <UNDEFINED> instruction: 0x07227a34
    4694:			; <UNDEFINED> instruction: 0x0764d5d6
    4698:	adcshi	pc, r2, r0, lsl #2
    469c:	ldrbtmi	r4, [sl], #-2679	; 0xfffff589
    46a0:	andscc	r6, pc, #1179648	; 0x120000
    46a4:	addseq	r0, r2, r2, asr r9
    46a8:	svceq	0x00d3ebb2
    46ac:	sbchi	pc, r5, r0, lsl #4
    46b0:	blcs	20564 <__assert_fail@plt+0x1e370>
    46b4:			; <UNDEFINED> instruction: 0xf1bbd1e1
    46b8:	svclt	0x00c80f00
    46bc:	cfstrsle	mvf2, [r2, #-0]
    46c0:			; <UNDEFINED> instruction: 0x07987a33
    46c4:			; <UNDEFINED> instruction: 0xf859d503
    46c8:	bcs	18c760 <__assert_fail@plt+0x18a56c>
    46cc:	stccs	0, cr13, [r0], {122}	; 0x7a
    46d0:	addhi	pc, r3, r0, asr #32
    46d4:	ldrdcs	pc, [r0], -r9
    46d8:			; <UNDEFINED> instruction: 0x46394633
    46dc:			; <UNDEFINED> instruction: 0xf8cd4628
    46e0:			; <UNDEFINED> instruction: 0xf7ffa000
    46e4:	stmdacs	r0, {r0, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    46e8:	addhi	pc, r8, r0
    46ec:	mulcc	r0, r0, r9
    46f0:	blls	cf2f8 <__assert_fail@plt+0xcd104>
    46f4:	ldrmi	fp, [r8], -r8, lsl #30
    46f8:	ldrdne	pc, [r0], -r8
    46fc:	stcl	7, cr15, [sl, #-1012]	; 0xfffffc0c
    4700:	strmi	r3, [r3, #1025]!	; 0x401
    4704:			; <UNDEFINED> instruction: 0xf8d8d1dc
    4708:	andcs	r1, sl, r0
    470c:	ldc	7, cr15, [r8, #-1012]	; 0xfffffc0c
    4710:	strcc	r6, [r1, -r8, lsr #30]
    4714:	lfmle	f4, 4, [r3], #736	; 0x2e0
    4718:			; <UNDEFINED> instruction: 0xf50d4959
    471c:	bmi	1399324 <__assert_fail@plt+0x1397130>
    4720:	ldrbtmi	r3, [r9], #-804	; 0xfffffcdc
    4724:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    4728:	subsmi	r6, r1, sl, lsl r8
    472c:	addhi	pc, pc, r0, asr #32
    4730:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    4734:	pop	{r0, r1, r3, ip, sp, pc}
    4738:	bvc	ce8700 <__assert_fail@plt+0xce650c>
    473c:			; <UNDEFINED> instruction: 0xf57f0798
    4740:			; <UNDEFINED> instruction: 0xf8d5af4b
    4744:	blcs	1095c <__assert_fail@plt+0xe768>
    4748:	svcge	0x0064f43f
    474c:	cmnle	r9, r0, lsl #30
    4750:			; <UNDEFINED> instruction: 0xf1054633
    4754:			; <UNDEFINED> instruction: 0xf1050188
    4758:	ldrbmi	r0, [sl], -r4, lsl #1
    475c:	andge	pc, r0, sp, asr #17
    4760:	stc2	7, cr15, [sl], {255}	; 0xff
    4764:	stmdacs	r0, {r0, r1, r9, sl, lr}
    4768:	svcge	0x004ef43f
    476c:	mulne	r0, r3, r9
    4770:	stmdbmi	r4, {r0, r3, r6, r8, r9, sl, sp, lr, pc}^
    4774:	bl	55960 <__assert_fail@plt+0x5376c>
    4778:	blvc	488fac <__assert_fail@plt+0x486db8>
    477c:			; <UNDEFINED> instruction: 0xf53f07d1
    4780:			; <UNDEFINED> instruction: 0xf990af44
    4784:	mcrrne	0, 0, fp, r1, cr1
    4788:	svceq	0x0000f1bb
    478c:	svcge	0x003df43f
    4790:	ldrbmi	r9, [ip], -r6, lsl #8
    4794:	strmi	r9, [r3], r7, lsl #10
    4798:			; <UNDEFINED> instruction: 0xf104460d
    479c:			; <UNDEFINED> instruction: 0xf5b20280
    47a0:	andle	r7, r4, #192, 30	; 0x300
    47a4:	bl	ff3427a0 <__assert_fail@plt+0xff3405ac>
    47a8:			; <UNDEFINED> instruction: 0xf9126802
    47ac:	eorvc	r4, ip, r4, lsr #32
    47b0:	svcmi	0x0001f915
    47b4:	mvnsle	r2, r0, lsl #24
    47b8:	strmi	lr, [r6, #-2525]	; 0xfffff623
    47bc:			; <UNDEFINED> instruction: 0xf99b465b
    47c0:	str	r1, [r0, -r0]!
    47c4:	ldrdcc	pc, [r4], r5
    47c8:	addsle	r2, r9, r0, lsl #22
    47cc:	addle	r2, r3, r0, lsl #24
    47d0:	ldrdne	pc, [r0], -r8
    47d4:			; <UNDEFINED> instruction: 0xf7fd202c
    47d8:			; <UNDEFINED> instruction: 0xf8d8ecb4
    47dc:	eorcs	r1, ip, r0
    47e0:	stc	7, cr15, [lr], #1012	; 0x3f4
    47e4:	eorcs	pc, r4, r9, asr r8	; <UNPREDICTABLE>
    47e8:			; <UNDEFINED> instruction: 0x46394633
    47ec:			; <UNDEFINED> instruction: 0xf8cd4628
    47f0:			; <UNDEFINED> instruction: 0xf7ffa000
    47f4:	stmdacs	r0, {r0, r3, r5, sl, fp, ip, sp, lr, pc}
    47f8:	svcge	0x0078f47f
    47fc:	ldrb	r9, [fp, -r4, lsl #16]!
    4800:	stmdbcs	r0, {r0, r3, r5, r7, r8, r9, sl, fp, sp, lr}
    4804:	svcge	0x0057f43f
    4808:	ldrbtmi	r4, [sl], #-2591	; 0xfffff5e1
    480c:	andscc	r6, pc, #1179648	; 0x120000
    4810:	addseq	r0, r2, r2, asr r9
    4814:	svceq	0x00d3ebb2
    4818:	svcge	0x002ff67f
    481c:			; <UNDEFINED> instruction: 0xf003095a
    4820:			; <UNDEFINED> instruction: 0xe724031f
    4824:	ldrdne	pc, [r0], -r8
    4828:			; <UNDEFINED> instruction: 0xf7fd202c
    482c:			; <UNDEFINED> instruction: 0xf8d8ec8a
    4830:	eorcs	r1, ip, r0
    4834:	stc	7, cr15, [r4], {253}	; 0xfd
    4838:	ldmdbeq	sl, {r0, r4, r6, r7, r9, sl, sp, lr, pc}^
    483c:	tsteq	pc, #3	; <UNPREDICTABLE>
    4840:	eorne	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    4844:			; <UNDEFINED> instruction: 0x07c940d9
    4848:	svcge	0x000ff57f
    484c:			; <UNDEFINED> instruction: 0xf7fde715
    4850:	svclt	0x0000eae0
    4854:	andeq	r9, r1, r4, lsl #17
    4858:	andeq	r0, r0, ip, ror #3
    485c:	andeq	r6, r0, r0, ror #23
    4860:	andeq	r0, r0, r0, lsl #4
    4864:	andeq	r9, r1, r0, asr r8
    4868:	andeq	r6, r0, r0, asr ip
    486c:	andeq	r8, r0, sl, asr #14
    4870:	andeq	r8, r0, ip, asr #13
    4874:	andeq	r8, r0, r6, asr #13
    4878:	andeq	r9, r1, r6, asr #19
    487c:	andeq	r9, r1, lr, ror #18
    4880:	andeq	r9, r1, r6, asr #13
    4884:	ldrdeq	r8, [r1], -ip
    4888:	andeq	r9, r1, r2, lsl #16
    488c:	svcmi	0x00f0e92d
    4890:	stc	6, cr4, [sp, #-580]!	; 0xfffffdbc
    4894:	ldrmi	r8, [r8], r4, lsl #22
    4898:			; <UNDEFINED> instruction: 0x46074a9b
    489c:			; <UNDEFINED> instruction: 0xf5ad2000
    48a0:	addlt	r5, r9, r0, lsl #26
    48a4:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    48a8:	tstcc	ip, #1073741825	; 0x40000001
    48ac:	ldrbtmi	r4, [r9], #-2455	; 0xfffff669
    48b0:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    48b4:			; <UNDEFINED> instruction: 0xf04f601a
    48b8:			; <UNDEFINED> instruction: 0xf7fd0200
    48bc:			; <UNDEFINED> instruction: 0xf7fdec90
    48c0:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    48c4:	tsthi	r1, r0	; <UNPREDICTABLE>
    48c8:	mulcc	r8, r8, r8
    48cc:	beq	4400f8 <__assert_fail@plt+0x43df04>
    48d0:			; <UNDEFINED> instruction: 0xf10006de
    48d4:			; <UNDEFINED> instruction: 0xf1b980e4
    48d8:	ldcle	15, cr0, [r0, #-0]
    48dc:	eorslt	pc, r0, #14614528	; 0xdf0000
    48e0:	beq	fe140d04 <__assert_fail@plt+0xfe13eb10>
    48e4:	streq	pc, [r8], r7, lsl #2
    48e8:	bvc	fe440114 <__assert_fail@plt+0xfe43df20>
    48ec:	cfldrs	mvf4, [pc, #1004]	; 4ce0 <__assert_fail@plt+0x2aec>
    48f0:	blls	167708 <__assert_fail@plt+0x165514>
    48f4:	ldrbmi	sl, [pc], -r7, lsl #20
    48f8:	cfmuls	mvf2, mvf9, mvf0
    48fc:	svcne	0x001dba10
    4900:	ldrmi	r4, [r0], r3, asr #12
    4904:	svccs	0x0004f855
    4908:			; <UNDEFINED> instruction: 0x46504631
    490c:	andhi	pc, r0, sp, asr #17
    4910:			; <UNDEFINED> instruction: 0xf7ff9302
    4914:	stmdavs	sl!, {r0, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    4918:	bleq	12403e0 <__assert_fail@plt+0x123e1ec>
    491c:	andne	lr, r2, #7168	; 0x1c00
    4920:			; <UNDEFINED> instruction: 0x46016892
    4924:			; <UNDEFINED> instruction: 0xf7fd4658
    4928:	blls	bf108 <__assert_fail@plt+0xbcf14>
    492c:			; <UNDEFINED> instruction: 0xf0002800
    4930:	strcc	r8, [r1], #-202	; 0xffffff36
    4934:	mvnle	r4, r1, lsr #11
    4938:	bvc	fe4401a4 <__assert_fail@plt+0xfe43dfb0>
    493c:	svcvs	0x00384698
    4940:	vsub.i8	d18, d0, d0
    4944:	blmi	1ce4b5c <__assert_fail@plt+0x1ce2968>
    4948:	bleq	740d84 <__assert_fail@plt+0x73eb90>
    494c:	ldrbtmi	r2, [fp], #-1536	; 0xfffffa00
    4950:	blmi	1c69564 <__assert_fail@plt+0x1c67370>
    4954:	movwls	r4, #9339	; 0x247b
    4958:	ldrbtmi	r4, [fp], #-2928	; 0xfffff490
    495c:	ands	r9, sp, r4, lsl #6
    4960:	ldrbtmi	r4, [sl], #-2671	; 0xfffff591
    4964:	andscc	r6, pc, #1179648	; 0x120000
    4968:	addseq	r0, r2, r2, asr r9
    496c:	svceq	0x00d3ebb2
    4970:	ldmdbeq	sl, {r0, r4, r8, fp, ip, lr, pc}^
    4974:	tsteq	pc, #3	; <UNPREDICTABLE>
    4978:	eorne	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    497c:			; <UNDEFINED> instruction: 0x07c940d9
    4980:	strbeq	sp, [r1, -r9, lsl #10]!
    4984:	svcvs	0x00b9d507
    4988:	addseq	fp, r2, r9, lsl #6
    498c:	blx	89abbc <__assert_fail@plt+0x8989c8>
    4990:	ldrbeq	pc, [ip, r3, lsl #6]	; <UNPREDICTABLE>
    4994:			; <UNDEFINED> instruction: 0x3601d41b
    4998:	lfmle	f4, 2, [r8, #-704]	; 0xfffffd40
    499c:			; <UNDEFINED> instruction: 0x309cf8d7
    49a0:			; <UNDEFINED> instruction: 0xf8536ff9
    49a4:	stmdbcs	r0, {r1, r2, r5, ip, sp}
    49a8:			; <UNDEFINED> instruction: 0xf898d03e
    49ac:	streq	r4, [r5, -r8]!
    49b0:			; <UNDEFINED> instruction: 0x0762d5d6
    49b4:	bmi	16f9a9c <__assert_fail@plt+0x16f78a8>
    49b8:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    49bc:	ldmdbeq	r2, {r0, r1, r2, r3, r4, r9, ip, sp}^
    49c0:	bl	fec84c10 <__assert_fail@plt+0xfec82a1c>
    49c4:	ldmdale	ip, {r0, r1, r4, r6, r7, r8, r9, sl, fp}^
    49c8:	blcs	208bc <__assert_fail@plt+0x1e6c8>
    49cc:	mnf<illegal precision>z	f5, f3
    49d0:	tstcs	r0, r0, lsl sl
    49d4:	b	fe6c29d0 <__assert_fail@plt+0xfe6c07dc>
    49d8:	stmdacs	r0, {r1, r7, r9, sl, lr}
    49dc:			; <UNDEFINED> instruction: 0xf1b9d07c
    49e0:	svclt	0x00c20f00
    49e4:	strcs	r9, [r0], #-2821	; 0xfffff4fb
    49e8:	stcle	15, cr1, [pc], {29}
    49ec:			; <UNDEFINED> instruction: 0xf990e02b
    49f0:	blcs	109f8 <__assert_fail@plt+0xe804>
    49f4:	svclt	0x00089b02
    49f8:			; <UNDEFINED> instruction: 0x4621461a
    49fc:			; <UNDEFINED> instruction: 0xf7fd4650
    4a00:	stmdacs	r0, {r1, r2, r6, r8, fp, sp, lr, pc}
    4a04:	strcc	sp, [r1], #-341	; 0xfffffeab
    4a08:	andsle	r4, ip, r1, lsr #11
    4a0c:	andlt	pc, r0, sp, asr #17
    4a10:			; <UNDEFINED> instruction: 0xf8554643
    4a14:	ldrtmi	r2, [r1], -r4, lsl #30
    4a18:			; <UNDEFINED> instruction: 0xf7ff4638
    4a1c:			; <UNDEFINED> instruction: 0x4602fb15
    4a20:	mvnle	r2, r0, lsl #16
    4a24:	strb	r9, [r8, r3, lsl #20]!
    4a28:	stmdbcs	r0, {r0, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr}
    4a2c:	bls	138d70 <__assert_fail@plt+0x136b7c>
    4a30:	andscc	r6, pc, #1179648	; 0x120000
    4a34:	addseq	r0, r2, r2, asr r9
    4a38:	svceq	0x00d3ebb2
    4a3c:	ldmdbeq	sl, {r0, r1, r3, r5, r7, r8, fp, ip, lr, pc}^
    4a40:	tsteq	pc, #3	; <UNPREDICTABLE>
    4a44:	svcvs	0x0038e7a1
    4a48:	adcsmi	r3, r0, #1048576	; 0x100000
    4a4c:	cdp	12, 1, cr13, cr9, cr6, {5}
    4a50:			; <UNDEFINED> instruction: 0xf7fd0a10
    4a54:			; <UNDEFINED> instruction: 0xee19eb58
    4a58:			; <UNDEFINED> instruction: 0xf7fd0a10
    4a5c:	ldmdbmi	r2!, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
    4a60:			; <UNDEFINED> instruction: 0xf50d4a29
    4a64:	ldrbtmi	r5, [r9], #-768	; 0xfffffd00
    4a68:	stmpl	sl, {r2, r3, r4, r8, r9, ip, sp}
    4a6c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    4a70:	qdaddle	r4, r1, r3
    4a74:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    4a78:	ldc	0, cr11, [sp], #36	; 0x24
    4a7c:	pop	{r2, r8, r9, fp, pc}
    4a80:	ldmdbeq	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    4a84:	tsteq	pc, #3	; <UNPREDICTABLE>
    4a88:	eorne	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    4a8c:	smullsmi	r0, r9, r2, r0
    4a90:	strle	r0, [r0], #1997	; 0x7cd
    4a94:	stmdbcs	r0, {r0, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr}
    4a98:	svcge	0x0078f47f
    4a9c:			; <UNDEFINED> instruction: 0x2101e797
    4aa0:	bl	42a9c <__assert_fail@plt+0x408a8>
    4aa4:	vnmls.f16	s8, s18, s3
    4aa8:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    4aac:	ldmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ab0:	ldmdbmi	pc, {r0, r4, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    4ab4:	andcs	r2, r0, r5, lsl #4
    4ab8:			; <UNDEFINED> instruction: 0xf7fd4479
    4abc:			; <UNDEFINED> instruction: 0x4601e996
    4ac0:			; <UNDEFINED> instruction: 0xf7fd2001
    4ac4:	ldmdbmi	fp, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    4ac8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4acc:	stmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ad0:	andcs	r4, r1, r1, lsl #12
    4ad4:	ldmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ad8:	andcs	r4, r5, #376832	; 0x5c000
    4adc:			; <UNDEFINED> instruction: 0xf7fd4479
    4ae0:	strmi	lr, [r1], -r4, lsl #19
    4ae4:			; <UNDEFINED> instruction: 0xf7fd2001
    4ae8:	ldmdbmi	r4, {r2, r3, r5, r7, r8, fp, sp, lr, pc}
    4aec:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4af0:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4af4:	andcs	r4, r1, r1, lsl #12
    4af8:	stmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4afc:	stmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
	...
    4b08:	andeq	r0, r0, ip, ror #3
    4b0c:	andeq	r9, r1, sl, lsr r5
    4b10:	andeq	r8, r1, r4, ror #26
    4b14:	andeq	r6, r0, r2, lsr #17
    4b18:	muleq	r0, ip, r8
    4b1c:			; <UNDEFINED> instruction: 0x000196b2
    4b20:	andeq	r9, r1, sl, lsr #13
    4b24:	andeq	r9, r1, r4, asr r6
    4b28:	andeq	r9, r1, r2, lsl #7
    4b2c:	andeq	r6, r0, sl, ror #14
    4b30:	andeq	r6, r0, r4, lsr #12
    4b34:	andeq	r6, r0, r2, asr r7
    4b38:	andeq	r6, r0, r0, ror #11
    4b3c:	andeq	r6, r0, r6, lsl #14
    4b40:	svcmi	0x00f0e92d
    4b44:	stc	6, cr4, [sp, #-556]!	; 0xfffffdd4
    4b48:	strmi	r8, [r4], -r4, lsl #22
    4b4c:	andcs	r4, r0, r4, lsl #27
    4b50:	ldrbtmi	r4, [sp], #-2436	; 0xfffff67c
    4b54:			; <UNDEFINED> instruction: 0xf5ad4b84
    4b58:	addlt	r5, r1, r1, lsl #26
    4b5c:	ldrbtmi	r5, [fp], #-2153	; 0xfffff797
    4b60:	andpl	pc, r0, #54525952	; 0x3400000
    4b64:	stmdavs	r9, {r2, r3, r4, r5, r9, ip, sp}
    4b68:			; <UNDEFINED> instruction: 0xf04f6011
    4b6c:	ldmdavs	lr, {r8}
    4b70:	bl	d42b6c <__assert_fail@plt+0xd40978>
    4b74:	ldmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b78:			; <UNDEFINED> instruction: 0xf0002800
    4b7c:	smlabtcs	r1, r6, r6, r8
    4b80:			; <UNDEFINED> instruction: 0xf7fd4605
    4b84:			; <UNDEFINED> instruction: 0xf89be8bc
    4b88:	ldrbeq	r3, [r9], r8
    4b8c:	strbhi	pc, [r5, #256]	; 0x100	; <UNPREDICTABLE>
    4b90:	andcs	r4, r0, #1933312	; 0x1d8000
    4b94:	bleq	1c40218 <__assert_fail@plt+0x1c3e024>
    4b98:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4b9c:	ldm	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ba0:			; <UNDEFINED> instruction: 0xf0002800
    4ba4:	ldmdbmi	r2!, {r0, r1, r2, r3, r4, r7, r9, sl, pc}^
    4ba8:	lfm	f2, 4, [pc, #320]	; 4cf0 <__assert_fail@plt+0x2afc>
    4bac:	strtmi	r0, [r8], -fp, ror #22
    4bb0:			; <UNDEFINED> instruction: 0xf7fd4479
    4bb4:	stmdacs	r0, {r4, r5, r7, fp, sp, lr, pc}
    4bb8:	ldrhi	pc, [r4], r0
    4bbc:	andcs	r4, r5, #1785856	; 0x1b4000
    4bc0:	ldrbtmi	r2, [r9], #-0
    4bc4:	ldmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4bc8:	stmiavs	r3!, {r0, r1, r3, r5, r6, r9, fp, lr}^
    4bcc:			; <UNDEFINED> instruction: 0x4601447a
    4bd0:			; <UNDEFINED> instruction: 0xf7ff4628
    4bd4:	mcrvs	8, 7, pc, cr3, cr3, {0}	; <UNPREDICTABLE>
    4bd8:			; <UNDEFINED> instruction: 0x079ab1bb
    4bdc:	ldrbhi	pc, [r8], -r0, lsl #2	; <UNPREDICTABLE>
    4be0:	ldmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    4be4:	ldrbeq	r4, [fp, -r7, asr #12]
    4be8:	strbhi	pc, [r9, #256]!	; 0x100	; <UNPREDICTABLE>
    4bec:	andcs	r4, r0, r3, ror #18
    4bf0:			; <UNDEFINED> instruction: 0xf8072205
    4bf4:	ldrbtmi	r0, [r9], #-3074	; 0xfffff3fe
    4bf8:	ldm	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4bfc:	strbmi	r4, [r3], -r0, ror #20
    4c00:			; <UNDEFINED> instruction: 0x4601447a
    4c04:			; <UNDEFINED> instruction: 0xf7fe4628
    4c08:	ldmdbmi	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    4c0c:	andcs	r2, r0, r5, lsl #4
    4c10:	ldrbtmi	r4, [r9], #-3933	; 0xfffff0a3
    4c14:	stmia	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c18:	blmi	1715e1c <__assert_fail@plt+0x1713c28>
    4c1c:	ldrbtmi	r4, [fp], #-1594	; 0xfffff9c6
    4c20:	strtmi	r4, [r8], -r1, lsl #12
    4c24:			; <UNDEFINED> instruction: 0xffeaf7fe
    4c28:	cmplt	fp, r3, lsr #28
    4c2c:	andcs	r4, r5, #88, 18	; 0x160000
    4c30:	ldrbtmi	r2, [r9], #-0
    4c34:	ldm	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c38:	ldrtmi	r6, [sl], -r3, lsr #28
    4c3c:	strtmi	r4, [r8], -r1, lsl #12
    4c40:			; <UNDEFINED> instruction: 0xffdcf7fe
    4c44:	andcs	r4, r5, #1359872	; 0x14c000
    4c48:	ldrbtmi	r2, [r9], #-0
    4c4c:	stmia	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c50:	svcvs	0x00634a51
    4c54:			; <UNDEFINED> instruction: 0x4601447a
    4c58:			; <UNDEFINED> instruction: 0xf7fe4628
    4c5c:	svcvs	0x00e3ffcf
    4c60:			; <UNDEFINED> instruction: 0xf0002b00
    4c64:			; <UNDEFINED> instruction: 0xf89b80b8
    4c68:	andcs	r0, r5, #8
    4c6c:	andeq	pc, r1, r0, lsl r0	; <UNPREDICTABLE>
    4c70:	strhi	pc, [r2], #-64	; 0xffffffc0
    4c74:	ldrbtmi	r4, [r9], #-2377	; 0xfffff6b7
    4c78:	ldm	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c7c:			; <UNDEFINED> instruction: 0xf89b4601
    4c80:	strtmi	r3, [r8], -r8
    4c84:			; <UNDEFINED> instruction: 0xf0036fe2
    4c88:			; <UNDEFINED> instruction: 0xf7ff0301
    4c8c:	svcvs	0x00e1f819
    4c90:			; <UNDEFINED> instruction: 0xf0002900
    4c94:	ldrcc	r8, [pc], -r0, lsr #1
    4c98:	adcseq	r0, r6, r6, ror r9
    4c9c:			; <UNDEFINED> instruction: 0xf7fd4630
    4ca0:	svcvs	0x0063e892
    4ca4:			; <UNDEFINED> instruction: 0xf0004298
    4ca8:			; <UNDEFINED> instruction: 0xf8df8096
    4cac:	andcs	r8, r0, #244	; 0xf4
    4cb0:	ldrbtmi	r4, [r8], #1553	; 0x611
    4cb4:	ldrdeq	pc, [r0], -r8
    4cb8:	stc2	0, cr15, [r2], {3}
    4cbc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    4cc0:	ldrhi	pc, [sl], -r0
    4cc4:	ldrtmi	r2, [r2], -r0, lsl #2
    4cc8:	stmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ccc:	stmdbcs	r0, {r0, r5, r8, r9, sl, fp, sp, lr}
    4cd0:			; <UNDEFINED> instruction: 0xf8d8dd68
    4cd4:			; <UNDEFINED> instruction: 0xf04f3000
    4cd8:			; <UNDEFINED> instruction: 0xf8d40901
    4cdc:			; <UNDEFINED> instruction: 0xf103807c
    4ce0:			; <UNDEFINED> instruction: 0xf8d40c1f
    4ce4:			; <UNDEFINED> instruction: 0x4633209c
    4ce8:	mrrcne	10, 4, lr, ip, cr15
    4cec:	bl	9660c <__assert_fail@plt+0x94418>
    4cf0:	ldrmi	r0, [r8], r1, lsl #29
    4cf4:	vstmiaeq	ip, {s28-s106}
    4cf8:	bl	fef3cd74 <__assert_fail@plt+0xfef3ab80>
    4cfc:	b	13c8c50 <__assert_fail@plt+0x13c6a5c>
    4d00:	ldmdble	r6, {r0, r1, r4, r6, r7, r9, fp}
    4d04:			; <UNDEFINED> instruction: 0xf0030959
    4d08:			; <UNDEFINED> instruction: 0xf856031f
    4d0c:	sbcsmi	r0, r8, r1, lsr #32
    4d10:	strle	r0, [lr], #-1984	; 0xfffff840
    4d14:	cmnlt	r0, r0, lsr #31
    4d18:	eoreq	pc, r1, r0, asr r8	; <UNPREDICTABLE>
    4d1c:	sbcsmi	r0, r8, r9, lsl #1
    4d20:	strle	r0, [r6, #-1984]	; 0xfffff840
    4d24:	svclt	0x008145d0
    4d28:	vpmax.u8	d15, d3, d9
    4d2c:	tstmi	r8, #120, 16	; 0x780000
    4d30:	ldrmi	r5, [r6, #120]	; 0x78
    4d34:			; <UNDEFINED> instruction: 0xf852d036
    4d38:	vmlacs.f64	d3, d0, d4
    4d3c:	svcvs	0x00a0d1dd
    4d40:	rscsle	r2, r6, r0, lsl #16
    4d44:	svceq	0x00d3ebbc
    4d48:	beq	ff4ff68c <__assert_fail@plt+0xff4fd498>
    4d4c:	ldmdbeq	r9, {r0, r4, r5, r6, r7, r8, fp, ip, lr, pc}^
    4d50:	tsteq	pc, #3	; <UNPREDICTABLE>
    4d54:	svclt	0x0000e7e0
	...
    4d60:	muleq	r1, r6, r2
    4d64:	andeq	r0, r0, ip, ror #3
    4d68:	andeq	r9, r1, lr, lsr #9
    4d6c:	andeq	r6, r0, lr, lsr #13
    4d70:	andeq	r6, r0, r4, asr #13
    4d74:			; <UNDEFINED> instruction: 0x000066ba
    4d78:	muleq	r0, r4, r4
    4d7c:	andeq	r6, r0, lr, lsr #13
    4d80:	andeq	r6, r0, r0, ror #8
    4d84:	andeq	r6, r0, r2, lsr #13
    4d88:	andeq	r6, r0, r8, asr #8
    4d8c:	andeq	r6, r0, r2, lsr #13
    4d90:	muleq	r0, lr, r6
    4d94:	andeq	r6, r0, r6, lsr #18
    4d98:	andeq	r7, r0, r0, lsr #22
    4d9c:	andeq	r6, r0, r2, lsl #13
    4da0:	andeq	r9, r1, sl, asr r3
    4da4:	muleq	r8, fp, r8
    4da8:	andeq	pc, r1, r0, lsl r0	; <UNPREDICTABLE>
    4dac:	strbthi	pc, [sl], #0	; <UNPREDICTABLE>
    4db0:	strne	pc, [r8], #2271	; 0x8df
    4db4:	andcs	r2, r0, r5, lsl #4
    4db8:			; <UNDEFINED> instruction: 0xf7fd4479
    4dbc:			; <UNDEFINED> instruction: 0x4601e816
    4dc0:	mulcc	r8, fp, r8
    4dc4:	ldrtmi	r4, [sl], -r8, lsr #12
    4dc8:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    4dcc:			; <UNDEFINED> instruction: 0xff78f7fe
    4dd0:			; <UNDEFINED> instruction: 0xf0034638
    4dd4:			; <UNDEFINED> instruction: 0xf8d4fc09
    4dd8:	blcs	110f0 <__assert_fail@plt+0xeefc>
    4ddc:	orrshi	pc, sl, #64	; 0x40
    4de0:	ldrdcc	pc, [r0], r4	; <UNPREDICTABLE>
    4de4:			; <UNDEFINED> instruction: 0xf0402b00
    4de8:	stmdbvs	r3!, {r1, r2, r7, r8, r9, pc}
    4dec:			; <UNDEFINED> instruction: 0xf8dfb173
    4df0:	andcs	r1, r5, #80, 8	; 0x50000000
    4df4:	ldrbtmi	r2, [r9], #-0
    4df8:	svc	0x00f6f7fc
    4dfc:	strbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4e00:	ldrbtmi	r6, [sl], #-2339	; 0xfffff6dd
    4e04:	strtmi	r4, [r8], -r1, lsl #12
    4e08:	mrc2	7, 7, pc, cr8, cr14, {7}
    4e0c:	cmnlt	r3, r3, ror #18
    4e10:	ldrtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4e14:	andcs	r2, r0, r5, lsl #4
    4e18:			; <UNDEFINED> instruction: 0xf7fc4479
    4e1c:			; <UNDEFINED> instruction: 0xf8dfefe6
    4e20:	stmdbvs	r3!, {r2, r3, r5, sl, sp}^
    4e24:			; <UNDEFINED> instruction: 0x4601447a
    4e28:			; <UNDEFINED> instruction: 0xf7fe4628
    4e2c:	stmibvs	r3!, {r0, r1, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    4e30:			; <UNDEFINED> instruction: 0xf8dfb173
    4e34:	andcs	r1, r5, #28, 8	; 0x1c000000
    4e38:	ldrbtmi	r2, [r9], #-0
    4e3c:	svc	0x00d4f7fc
    4e40:	ldrcs	pc, [r0], #-2271	; 0xfffff721
    4e44:	ldrbtmi	r6, [sl], #-2467	; 0xfffff65d
    4e48:	strtmi	r4, [r8], -r1, lsl #12
    4e4c:	mrc2	7, 6, pc, cr6, cr14, {7}
    4e50:	blcs	1f5e4 <__assert_fail@plt+0x1d3f0>
    4e54:	teqhi	r1, #0	; <UNPREDICTABLE>
    4e58:	andcs	r4, r5, #4177920	; 0x3fc000
    4e5c:	ldrbtmi	r2, [r9], #-0
    4e60:	svc	0x00c2f7fc
    4e64:	strmi	r6, [r1], -r3, ror #20
    4e68:			; <UNDEFINED> instruction: 0xf0002b00
    4e6c:	bmi	ffee6004 <__assert_fail@plt+0xffee3e10>
    4e70:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    4e74:	mcr2	7, 6, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    4e78:	blcs	1f70c <__assert_fail@plt+0x1d518>
    4e7c:	tsthi	r8, #0	; <UNPREDICTABLE>
    4e80:	andcs	r4, r5, #4046848	; 0x3dc000
    4e84:	ldrbtmi	r2, [r9], #-0
    4e88:	svc	0x00aef7fc
    4e8c:	strmi	r6, [r1], -r3, lsr #21
    4e90:			; <UNDEFINED> instruction: 0xf0002b00
    4e94:	bmi	ffce5fd0 <__assert_fail@plt+0xffce3ddc>
    4e98:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    4e9c:	mcr2	7, 5, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    4ea0:	cmnlt	r3, r3, lsr #26
    4ea4:	andcs	r4, r5, #240, 18	; 0x3c0000
    4ea8:	ldrbtmi	r2, [r9], #-0
    4eac:	svc	0x009cf7fc
    4eb0:	vstmdbvs	r3!, {s8-s245}
    4eb4:			; <UNDEFINED> instruction: 0x4601447a
    4eb8:			; <UNDEFINED> instruction: 0xf7fe4628
    4ebc:	mcrvs	14, 5, pc, cr3, cr15, {4}	; <UNPREDICTABLE>
    4ec0:	vqdmlsl.s<illegal width 8>	q1, d0, d0
    4ec4:	blvs	ff8e5ac8 <__assert_fail@plt+0xff8e38d4>
    4ec8:	stmibmi	r9!, {r0, r1, r5, r6, r8, ip, sp, pc}^
    4ecc:	andcs	r2, r0, r5, lsl #4
    4ed0:			; <UNDEFINED> instruction: 0xf7fc4479
    4ed4:	bmi	ffa00d04 <__assert_fail@plt+0xff9feb10>
    4ed8:	ldrbtmi	r6, [sl], #-3043	; 0xfffff41d
    4edc:	strtmi	r4, [r8], -r1, lsl #12
    4ee0:	mcr2	7, 4, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    4ee4:	cmnlt	r3, r3, lsr #24
    4ee8:	andcs	r4, r5, #3719168	; 0x38c000
    4eec:	ldrbtmi	r2, [r9], #-0
    4ef0:	svc	0x007af7fc
    4ef4:			; <UNDEFINED> instruction: 0x6c234ae1
    4ef8:			; <UNDEFINED> instruction: 0x4601447a
    4efc:			; <UNDEFINED> instruction: 0xf7fe4628
    4f00:	stclvs	14, cr15, [r3], #-500	; 0xfffffe0c
    4f04:	ldmibmi	lr, {r0, r1, r5, r6, r8, ip, sp, pc}^
    4f08:	andcs	r2, r0, r5, lsl #4
    4f0c:			; <UNDEFINED> instruction: 0xf7fc4479
    4f10:	bmi	ff740cc8 <__assert_fail@plt+0xff73ead4>
    4f14:	ldrbtmi	r6, [sl], #-3171	; 0xfffff39d
    4f18:	strtmi	r4, [r8], -r1, lsl #12
    4f1c:	mcr2	7, 3, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    4f20:	blcs	201b4 <__assert_fail@plt+0x1dfc0>
    4f24:	ldmibmi	r8, {r0, r1, r2, r4, r6, ip, lr, pc}^
    4f28:	andcs	r2, r0, r5, lsl #4
    4f2c:			; <UNDEFINED> instruction: 0xf7fc4479
    4f30:	svcvs	0x00a3ef5c
    4f34:	blcs	16758 <__assert_fail@plt+0x14564>
    4f38:	adcshi	pc, r7, #0
    4f3c:	stmdbcs	r0, {r0, r5, r8, r9, sl, fp, sp, lr}
    4f40:	adcshi	pc, r3, #64, 6
    4f44:			; <UNDEFINED> instruction: 0x26004bd1
    4f48:	bhi	fef005cc <__assert_fail@plt+0xfeefe3d8>
    4f4c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4f50:	ldmdaeq	pc, {r0, r1, r8, ip, sp, lr, pc}	; <UNPREDICTABLE>
    4f54:	ldmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    4f58:	stmeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    4f5c:			; <UNDEFINED> instruction: 0x309cf8d4
    4f60:			; <UNDEFINED> instruction: 0xf85300b0
    4f64:	bl	fee11004 <__assert_fail@plt+0xfee0ee10>
    4f68:	ldmdble	sl, {r0, r1, r4, r6, r7, r8, r9, sl, fp}
    4f6c:	b	13e0dfc <__assert_fail@plt+0x13dec08>
    4f70:			; <UNDEFINED> instruction: 0xf0031c53
    4f74:			; <UNDEFINED> instruction: 0xf852031f
    4f78:	blx	88d030 <__assert_fail@plt+0x88ae3c>
    4f7c:	ldrbeq	pc, [sl, r3, lsl #6]	; <UNPREDICTABLE>
    4f80:	cfstr32vs	mvfx13, [r3], #60	; 0x3c
    4f84:	cmnlt	r0, r8, lsl r8
    4f88:			; <UNDEFINED> instruction: 0xf7fd2100
    4f8c:	svcvs	0x0021e87a
    4f90:	bleq	ff040a74 <__assert_fail@plt+0xff03e880>
    4f94:	beq	ff240a6c <__assert_fail@plt+0xff23e878>
    4f98:	blx	440b64 <__assert_fail@plt+0x43e970>
    4f9c:	cdp	15, 11, cr11, cr0, cr8, {6}
    4fa0:	strcc	r8, [r1], -r0, asr #20
    4fa4:	blle	ff6559e4 <__assert_fail@plt+0xff6537f0>
    4fa8:	bhi	ff240a8c <__assert_fail@plt+0xff23e898>
    4fac:	ldmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    4fb0:	vst2.32	{d20,d22}, [pc :256], r7
    4fb4:	andcs	r5, r1, #0, 6
    4fb8:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    4fbc:	ldrmi	r9, [r9], -r0, lsl #2
    4fc0:	blhi	c05fc <__assert_fail@plt+0xbe408>
    4fc4:	stmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4fc8:			; <UNDEFINED> instruction: 0x46434ab2
    4fcc:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
    4fd0:			; <UNDEFINED> instruction: 0xf7fe4628
    4fd4:	stclvs	14, cr15, [r3], #76	; 0x4c
    4fd8:	subsle	r2, sp, r0, lsl #22
    4fdc:	andcs	r4, r5, #2850816	; 0x2b8000
    4fe0:	ldrbtmi	r2, [r9], #-0
    4fe4:	svc	0x0000f7fc
    4fe8:	strmi	r6, [r7], -r3, lsr #31
    4fec:			; <UNDEFINED> instruction: 0xf0002b00
    4ff0:	svcvs	0x00218259
    4ff4:	vmls.i8	d18, d0, d0
    4ff8:	blmi	fea25954 <__assert_fail@plt+0xfea23760>
    4ffc:	bhi	40b00 <__assert_fail@plt+0x3e90c>
    5000:	ldrbtmi	r2, [fp], #-1536	; 0xfffffa00
    5004:			; <UNDEFINED> instruction: 0xf103681b
    5008:	b	13c708c <__assert_fail@plt+0x13c4e98>
    500c:	b	13cb174 <__assert_fail@plt+0x13c8f80>
    5010:			; <UNDEFINED> instruction: 0xf8d40888
    5014:	umlalseq	r3, r0, ip, r0
    5018:	eorcc	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    501c:	svceq	0x00d3ebb8
    5020:	svcvs	0x00a2d920
    5024:	mrrcne	10, 4, lr, r3, cr15
    5028:	tsteq	pc, #3	; <UNPREDICTABLE>
    502c:	eorcs	pc, ip, r2, asr r8	; <UNPREDICTABLE>
    5030:	vpmax.u8	d15, d3, d18
    5034:	ldrle	r0, [r5, #-2011]	; 0xfffff825
    5038:	ldmdapl	r8, {r0, r1, r5, r6, r7, sl, fp, sp, lr}
    503c:			; <UNDEFINED> instruction: 0x2100b190
    5040:	ldmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5044:	bhi	ff040b20 <__assert_fail@plt+0xff03e92c>
    5048:	blx	440c14 <__assert_fail@plt+0x43ea20>
    504c:	bleq	ff040b30 <__assert_fail@plt+0xff03e93c>
    5050:	movhi	pc, #0, 2
    5054:	cdp	15, 11, cr6, cr4, cr1, {1}
    5058:	vsqrt.f32	s1, s16
    505c:	svclt	0x0048fa10
    5060:	bhi	1040b28 <__assert_fail@plt+0x103e934>
    5064:	addmi	r3, lr, #1048576	; 0x100000
    5068:			; <UNDEFINED> instruction: 0xeeb7dbd3
    506c:			; <UNDEFINED> instruction: 0xf10d8ac8
    5070:	mcrmi	8, 4, r0, cr11, cr12, {1}
    5074:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    5078:	andcs	r4, r1, #26214400	; 0x1900000
    507c:			; <UNDEFINED> instruction: 0x4640447e
    5080:	stc	6, cr9, [sp]
    5084:			; <UNDEFINED> instruction: 0xf7fd8b02
    5088:	bmi	fe1bf320 <__assert_fail@plt+0xfe1bd12c>
    508c:	ldrtmi	r4, [r9], -r3, asr #12
    5090:			; <UNDEFINED> instruction: 0x4628447a
    5094:	ldc2	7, cr15, [r2, #1016]!	; 0x3f8
    5098:	cmnlt	r3, r3, ror #26
    509c:	andcs	r4, r5, #2129920	; 0x208000
    50a0:	ldrbtmi	r2, [r9], #-0
    50a4:	mcr	7, 5, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    50a8:	vstmdbvs	r3!, {s9-s136}
    50ac:			; <UNDEFINED> instruction: 0x4601447a
    50b0:			; <UNDEFINED> instruction: 0xf7fe4628
    50b4:	bvs	ff9c4748 <__assert_fail@plt+0xff9c2554>
    50b8:	ldmdbmi	sp!, {r1, r2, r3, r4, r5, r6, r8, ip, sp, pc}^
    50bc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    50c0:	ldcl	7, cr15, [r2, #1008]!	; 0x3f0
    50c4:			; <UNDEFINED> instruction: 0xf0002800
    50c8:	ldmdbmi	sl!, {r0, r1, r2, r3, r4, r6, r7, r8, pc}^
    50cc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    50d0:	stcl	7, cr15, [sl, #1008]!	; 0x3f0
    50d4:			; <UNDEFINED> instruction: 0xf0002800
    50d8:	blvs	8e5dc4 <__assert_fail@plt+0x8e3bd0>
    50dc:	ldmdbmi	r6!, {r0, r1, r5, r6, r8, ip, sp, pc}^
    50e0:	andcs	r2, r0, r5, lsl #4
    50e4:			; <UNDEFINED> instruction: 0xf7fc4479
    50e8:	bmi	1d40af0 <__assert_fail@plt+0x1d3e8fc>
    50ec:	ldrbtmi	r6, [sl], #-2851	; 0xfffff4dd
    50f0:	strtmi	r4, [r8], -r1, lsl #12
    50f4:	stc2	7, cr15, [r2, #1016]	; 0x3f8
    50f8:	blcs	1fe8c <__assert_fail@plt+0x1dc98>
    50fc:	rschi	pc, r2, #64	; 0x40
    5100:	blcs	20a94 <__assert_fail@plt+0x1e8a0>
    5104:	stmdbmi	lr!, {r3, r4, r8, r9, fp, ip, lr, pc}^
    5108:	andcs	r2, r0, r5, lsl #4
    510c:			; <UNDEFINED> instruction: 0xf7fc4479
    5110:	cdpvs	14, 6, cr14, cr6, cr12, {3}
    5114:	andcs	r4, r5, #109568	; 0x1ac00
    5118:	bl	d630c <__assert_fail@plt+0xd4118>
    511c:			; <UNDEFINED> instruction: 0xf8d30386
    5120:	strmi	r1, [r7], -r8, lsr #3
    5124:			; <UNDEFINED> instruction: 0xf7fc2000
    5128:	bmi	1a00ab0 <__assert_fail@plt+0x19fe8bc>
    512c:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
    5130:	strtmi	r4, [r8], -r3, lsl #12
    5134:	stc2l	7, cr15, [r2, #-1016]!	; 0xfffffc08
    5138:	ldrdvs	pc, [r4], r4
    513c:	rsble	r2, r4, r0, lsl #28
    5140:	strbtle	r3, [r2], #-3585	; 0xfffff1ff
    5144:	svcge	0x00104b61
    5148:	bpl	440970 <__assert_fail@plt+0x43e77c>
    514c:	beq	c41588 <__assert_fail@plt+0xc3f394>
    5150:	sxtabmi	r4, r0, fp, ror #8
    5154:			; <UNDEFINED> instruction: 0xf8cd463d
    5158:	mcr	0, 0, fp, cr8, cr4, {0}
    515c:	blmi	1713ba4 <__assert_fail@plt+0x17119b0>
    5160:	mcr	4, 0, r4, cr9, cr11, {3}
    5164:	eor	r3, r5, r0, lsl sl
    5168:			; <UNDEFINED> instruction: 0x4648495a
    516c:			; <UNDEFINED> instruction: 0xf7fe4479
    5170:	mrc	12, 0, APSR_nzcv, cr8, cr5, {5}
    5174:	andcs	r1, r5, #144, 20	; 0x90000
    5178:			; <UNDEFINED> instruction: 0xf1a52000
    517c:			; <UNDEFINED> instruction: 0xf7fc0b04
    5180:	stmibpl	r4!, {r2, r4, r5, r9, sl, fp, sp, lr, pc}^
    5184:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    5188:	ldrmi	r2, [r9], -r1, lsl #4
    518c:	andls	r9, r0, r1, lsl #8
    5190:			; <UNDEFINED> instruction: 0xf7fd4658
    5194:	mrc	8, 0, lr, cr8, cr14, {0}
    5198:	vmov	r0, s18
    519c:			; <UNDEFINED> instruction: 0x46592a10
    51a0:	ldrdcc	pc, [r0], -r9
    51a4:	stc2	7, cr15, [sl, #-1016]!	; 0xfffffc08
    51a8:	ldrdeq	pc, [r0], -r9
    51ac:	stcl	7, cr15, [r6, #1008]	; 0x3f0
    51b0:			; <UNDEFINED> instruction: 0xd3253e01
    51b4:	ldrdmi	pc, [r8], r8
    51b8:	andcs	r0, r0, #-1073741795	; 0xc000001d
    51bc:	stmibne	r1!, {r8, r9, sp}^
    51c0:	movwcs	lr, #2506	; 0x9ca
    51c4:	movwcs	lr, #18897	; 0x49d1
    51c8:	rscsle	r4, r1, r3, lsl r3
    51cc:	andseq	pc, ip, #1073741824	; 0x40000000
    51d0:	tstcc	r0, r3, asr r6
    51d4:			; <UNDEFINED> instruction: 0xf7fe4640
    51d8:	stmdacs	r0, {r0, r1, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    51dc:	ldmib	sl, {r3, r5, r6, r7, r8, ip, lr, pc}^
    51e0:	b	148dde8 <__assert_fail@plt+0x148bbf4>
    51e4:	rscle	r0, r3, r3, lsl #2
    51e8:			; <UNDEFINED> instruction: 0xf1a59905
    51ec:	bvc	247644 <__assert_fail@plt+0x245450>
    51f0:	ldrtle	r0, [r9], #1672	; 0x688
    51f4:			; <UNDEFINED> instruction: 0xf0022003
    51f8:			; <UNDEFINED> instruction: 0xf845fdab
    51fc:			; <UNDEFINED> instruction: 0xe7b80c14
    5200:	bpl	440a68 <__assert_fail@plt+0x43e874>
    5204:			; <UNDEFINED> instruction: 0xf8dd4644
    5208:			; <UNDEFINED> instruction: 0xf8d4b014
    520c:	cdpcs	0, 0, cr6, cr0, cr12, {4}
    5210:	adchi	pc, r9, r0
    5214:			; <UNDEFINED> instruction: 0xf1003e01
    5218:	bmi	be54b8 <__assert_fail@plt+0xbe32c4>
    521c:	blmi	bd6cac <__assert_fail@plt+0xbd4ab8>
    5220:			; <UNDEFINED> instruction: 0xf8cd447a
    5224:	ldrbtmi	fp, [fp], #-20	; 0xffffffec
    5228:	bcs	440a50 <__assert_fail@plt+0x43e85c>
    522c:	ldrmi	r4, [fp], ip, lsr #20
    5230:	mcr	4, 0, r4, cr8, cr10, {3}
    5234:			; <UNDEFINED> instruction: 0xe07b2a90
    5238:	andeq	r0, r0, r0
    523c:	andeq	r6, r0, r4, ror r5
    5240:	andeq	r6, r0, r2, lsl r6
    5244:	andeq	r6, r0, lr, asr r2
    5248:	strdeq	r6, [r0], -ip
    524c:	andeq	r6, r0, ip, lsr r2
    5250:	andeq	r6, r0, sl, ror #11
    5254:	andeq	r6, r0, sl, lsl r2
    5258:	ldrdeq	r6, [r0], -r2
    525c:	andeq	r6, r0, lr, ror #3
    5260:			; <UNDEFINED> instruction: 0x000065b2
    5264:	andeq	r6, r0, r6, asr #3
    5268:	muleq	r0, sl, r5
    526c:	andeq	r6, r0, ip, lsr #3
    5270:	andeq	r6, r0, r8, lsr #11
    5274:	andeq	r6, r0, r6, lsl #3
    5278:	muleq	r0, r6, r5
    527c:	andeq	r6, r0, r8, ror #2
    5280:	andeq	r6, r0, ip, lsl #11
    5284:	andeq	r6, r0, sl, asr #2
    5288:	andeq	r6, r0, ip, ror r5
    528c:	andeq	r9, r1, r0, asr #1
    5290:	strdeq	r6, [r0], -lr
    5294:	muleq	r0, r2, r0
    5298:	ldrdeq	r6, [r0], -lr
    529c:	andeq	r9, r1, sl
    52a0:	andeq	r6, r0, ip, lsr r4
    52a4:	ldrdeq	r5, [r0], -r0
    52a8:	andeq	r6, r0, lr, lsr #8
    52ac:			; <UNDEFINED> instruction: 0x00005fb4
    52b0:	andeq	r6, r0, lr, lsl r4
    52b4:	andeq	r6, r0, sl, lsr #8
    52b8:	andeq	r6, r0, r0, lsr #8
    52bc:	andeq	r5, r0, r2, ror pc
    52c0:	andeq	r6, r0, r0, lsr r4
    52c4:	andeq	r8, r1, r8, lsr r5
    52c8:	andeq	r5, r0, r2, lsr pc
    52cc:	andeq	r6, r0, r8, lsl #8
    52d0:	andeq	r5, r0, r0, lsl #30
    52d4:	andeq	r6, r0, r4, ror #7
    52d8:	andeq	r5, r0, r0, asr #28
    52dc:	andeq	r6, r0, r2, lsr r3
    52e0:	andeq	r6, r0, r0, lsr #6
    52e4:	ldmdbeq	r0, {r0, r1, r2, r5, r7, r8, ip, sp, lr, pc}
    52e8:	bne	fe440b50 <__assert_fail@plt+0xfe43e95c>
    52ec:			; <UNDEFINED> instruction: 0xf7fe4648
    52f0:	andcs	pc, r5, #250880	; 0x3d400
    52f4:	andcs	r4, r0, r9, asr r6
    52f8:			; <UNDEFINED> instruction: 0xf7fc3f04
    52fc:			; <UNDEFINED> instruction: 0xf854ed76
    5300:	vst4.8	{d20-d23}, [pc], r8
    5304:	andcs	r5, r1, #0, 6
    5308:	strls	r4, [r1], #-1561	; 0xfffff9e7
    530c:	ldrtmi	r9, [r8], -r0
    5310:	svc	0x005ef7fc
    5314:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx8
    5318:			; <UNDEFINED> instruction: 0x46392a10
    531c:	ldrdcc	pc, [r0], -r9
    5320:	stc2l	7, cr15, [ip], #-1016	; 0xfffffc08
    5324:	ldrdeq	pc, [r0], -r9
    5328:	stc	7, cr15, [r8, #-1008]	; 0xfffffc10
    532c:	tstle	r7, #1, 28
    5330:			; <UNDEFINED> instruction: 0x4090f8da
    5334:	stmdane	r6, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    5338:	movweq	lr, #35588	; 0x8b04
    533c:	movwcs	lr, #18899	; 0x49d3
    5340:	tsteq	r3, r2, asr sl
    5344:	stmdbls	r5, {r1, r4, r5, r6, r7, ip, lr, pc}
    5348:	bvc	270f90 <__assert_fail@plt+0x26ed9c>
    534c:	strble	r0, [r9], #1673	; 0x689
    5350:			; <UNDEFINED> instruction: 0xf10d2003
    5354:			; <UNDEFINED> instruction: 0xf0020930
    5358:			; <UNDEFINED> instruction: 0xf847fcfb
    535c:	bfi	r0, r0, (invalid: 24:8)
    5360:			; <UNDEFINED> instruction: 0xb014f8dd
    5364:			; <UNDEFINED> instruction: 0xf8d44654
    5368:	blcs	115f0 <__assert_fail@plt+0xf3fc>
    536c:			; <UNDEFINED> instruction: 0xf8dfdd29
    5370:			; <UNDEFINED> instruction: 0xf10d9464
    5374:	smladxcs	r0, ip, r8, r0
    5378:	andcs	r4, r5, #-117440512	; 0xf9000000
    537c:	andcs	r4, r0, r9, asr #12
    5380:	ldc	7, cr15, [r2, #-1008]!	; 0xfffffc10
    5384:	ldrdvs	pc, [r4], r4	; <UNPREDICTABLE>
    5388:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    538c:	ldrmi	r2, [r9], -r1, lsl #4
    5390:	eorvs	pc, r7, r6, asr r8	; <UNPREDICTABLE>
    5394:	strbmi	r4, [r0], -r4, lsl #13
    5398:	strgt	lr, [r0], -sp, asr #19
    539c:	svc	0x0018f7fc
    53a0:	ldrdcs	pc, [r8], r4	; <UNPREDICTABLE>
    53a4:	mulcc	r8, fp, r8
    53a8:	strtmi	r4, [r8], -r1, asr #12
    53ac:	eorcs	pc, r7, r2, asr r8	; <UNPREDICTABLE>
    53b0:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    53b4:	stc2	7, cr15, [r4], {254}	; 0xfe
    53b8:	ldrdcc	pc, [r0], r4	; <UNPREDICTABLE>
    53bc:	adcsmi	r3, fp, #262144	; 0x40000
    53c0:			; <UNDEFINED> instruction: 0xf8d4dcdb
    53c4:	blcs	1176c <__assert_fail@plt+0xf578>
    53c8:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
    53cc:			; <UNDEFINED> instruction: 0x3094f8d4
    53d0:			; <UNDEFINED> instruction: 0xf8d4b353
    53d4:	bcs	d63c <__assert_fail@plt+0xb448>
    53d8:			; <UNDEFINED> instruction: 0xf8dfdd26
    53dc:			; <UNDEFINED> instruction: 0xf10da3fc
    53e0:			; <UNDEFINED> instruction: 0xf8df083c
    53e4:			; <UNDEFINED> instruction: 0x270093f8
    53e8:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    53ec:			; <UNDEFINED> instruction: 0xf8d4e001
    53f0:			; <UNDEFINED> instruction: 0xf8533094
    53f4:	vst4.8	{d22-d25}, [pc :256], r7
    53f8:	ldrmi	r5, [r9], -r0, lsl #6
    53fc:	strbmi	r2, [r0], -r1, lsl #4
    5400:	andge	pc, r0, sp, asr #17
    5404:	rscseq	r9, lr, r1, lsl #12
    5408:	mcr	7, 7, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    540c:			; <UNDEFINED> instruction: 0x3094f8d4
    5410:	strbmi	r4, [r1], -sl, asr #12
    5414:			; <UNDEFINED> instruction: 0x46284433
    5418:	ldmdavs	fp, {r0, r8, r9, sl, ip, sp}^
    541c:	blx	ffbc341e <__assert_fail@plt+0xffbc122a>
    5420:			; <UNDEFINED> instruction: 0x3098f8d4
    5424:	sfmle	f4, 2, [r2], #748	; 0x2ec
    5428:	cmnlt	r3, r3, lsr #27
    542c:	andcs	r4, r5, #236, 18	; 0x3b0000
    5430:	ldrbtmi	r2, [r9], #-0
    5434:	ldcl	7, cr15, [r8], {252}	; 0xfc
    5438:			; <UNDEFINED> instruction: 0x6da34aea
    543c:			; <UNDEFINED> instruction: 0x4601447a
    5440:			; <UNDEFINED> instruction: 0xf7fe4628
    5444:			; <UNDEFINED> instruction: 0x4628fbdb
    5448:	mrc	7, 2, APSR_nzcv, cr12, cr12, {7}
    544c:			; <UNDEFINED> instruction: 0xf7fc4628
    5450:	stmibmi	r5!, {r2, r5, r6, r8, sl, fp, sp, lr, pc}^
    5454:			; <UNDEFINED> instruction: 0xf50d4ae5
    5458:	ldrbtmi	r5, [r9], #-768	; 0xfffffd00
    545c:	stmpl	sl, {r2, r3, r4, r5, r8, r9, ip, sp}
    5460:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    5464:			; <UNDEFINED> instruction: 0xf0404051
    5468:			; <UNDEFINED> instruction: 0xf50d8259
    546c:	andlt	r5, r1, r1, lsl #26
    5470:	blhi	14076c <__assert_fail@plt+0x13e578>
    5474:	svchi	0x00f0e8bd
    5478:	ldrdcs	r4, [r0], -sp
    547c:			; <UNDEFINED> instruction: 0xf7fc4479
    5480:			; <UNDEFINED> instruction: 0x4601ecb4
    5484:	bllt	fff03488 <__assert_fail@plt+0xfff01294>
    5488:	andcs	r4, r5, #3571712	; 0x368000
    548c:			; <UNDEFINED> instruction: 0xf7fc4479
    5490:	blmi	ff680748 <__assert_fail@plt+0xff67e554>
    5494:	ldrbtmi	r4, [fp], #-2777	; 0xfffff527
    5498:			; <UNDEFINED> instruction: 0x4601447a
    549c:			; <UNDEFINED> instruction: 0xf7fe4628
    54a0:	ldr	pc, [sl], -sp, lsr #23
    54a4:	bhi	40fa8 <__assert_fail@plt+0x3edb4>
    54a8:	cfldr32	mvfx14, [pc, #892]	; 582c <__assert_fail@plt+0x3638>
    54ac:	ldrb	r8, [fp, #-2761]!	; 0xfffff537
    54b0:	blcs	1ff44 <__assert_fail@plt+0x1dd50>
    54b4:	cfstrdge	mvd15, [r4], #508	; 0x1fc
    54b8:	bvs	18fe888 <__assert_fail@plt+0x18fc694>
    54bc:			; <UNDEFINED> instruction: 0xf47f2b00
    54c0:	ldrb	sl, [r9], #3275	; 0xccb
    54c4:	andcs	r4, r5, #3375104	; 0x338000
    54c8:	ldrbtmi	r2, [r9], #-0
    54cc:	stc	7, cr15, [ip], {252}	; 0xfc
    54d0:	strmi	r6, [r6], -r3, lsr #29
    54d4:			; <UNDEFINED> instruction: 0xf0002b00
    54d8:	stmibmi	sl, {r0, r4, r5, r8, pc}^
    54dc:	andcs	r2, r0, r5, lsl #4
    54e0:			; <UNDEFINED> instruction: 0xf7fc4479
    54e4:	strmi	lr, [r3], -r2, lsl #25
    54e8:	ldrtmi	r4, [r1], -r7, asr #21
    54ec:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    54f0:	blx	fe1434f2 <__assert_fail@plt+0xfe1412fe>
    54f4:	stmibmi	r5, {r0, r1, r2, r5, r6, r7, sl, sp, lr, pc}^
    54f8:	andcs	r2, r0, r5, lsl #4
    54fc:			; <UNDEFINED> instruction: 0xf7fc4479
    5500:	bmi	ff1006d8 <__assert_fail@plt+0xff0fe4e4>
    5504:	ldrdcc	pc, [r0], r4	; <UNPREDICTABLE>
    5508:			; <UNDEFINED> instruction: 0x4601447a
    550c:			; <UNDEFINED> instruction: 0xf7fe4628
    5510:	strbt	pc, [sl], #-2933	; 0xfffff48b	; <UNPREDICTABLE>
    5514:	svcge	0x00104abf
    5518:	movwcs	r4, #2495	; 0x9bf
    551c:	ldrbtmi	r6, [sl], #-2208	; 0xfffff760
    5520:	stmdb	r7, {r0, r3, r4, r5, r6, sl, lr}^
    5524:	stmdb	r7, {r0, r3, r8, r9, ip, sp}^
    5528:			; <UNDEFINED> instruction: 0xf0043307
    552c:	strmi	pc, [r6], -r5, lsl #18
    5530:			; <UNDEFINED> instruction: 0xf8dfb338
    5534:			; <UNDEFINED> instruction: 0xf10d92e8
    5538:			; <UNDEFINED> instruction: 0xf1a7083c
    553c:	ldrbtmi	r0, [r9], #2576	; 0xa10
    5540:			; <UNDEFINED> instruction: 0xf1a7e014
    5544:			; <UNDEFINED> instruction: 0xf1a70324
    5548:	movwls	r0, #12832	; 0x3220
    554c:			; <UNDEFINED> instruction: 0xf1a74649
    5550:	andls	r0, r2, #28, 6	; 0x70000000
    5554:			; <UNDEFINED> instruction: 0xf1a79301
    5558:			; <UNDEFINED> instruction: 0x46530218
    555c:	strbmi	r9, [r0], -r0, lsl #4
    5560:	andseq	pc, r4, #-1073741783	; 0xc0000029
    5564:	ldcl	7, cr15, [r4, #-1008]	; 0xfffffc10
    5568:	andle	r2, r7, r6, lsl #16
    556c:	vst1.8	{d20-d22}, [pc :256], r2
    5570:	strbmi	r5, [r0], -r0, lsl #2
    5574:	bl	ffa4356c <__assert_fail@plt+0xffa41378>
    5578:	mvnle	r2, r0, lsl #16
    557c:			; <UNDEFINED> instruction: 0xf7fc4630
    5580:	stclvs	13, cr14, [r0, #632]!	; 0x278
    5584:			; <UNDEFINED> instruction: 0xf0002800
    5588:	andcs	r8, sl, #239	; 0xef
    558c:			; <UNDEFINED> instruction: 0xf7fc2100
    5590:	stmibmi	r3!, {r1, r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    5594:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5598:	andcs	r1, r0, r6, asr #24
    559c:	stc	7, cr15, [r4], #-1008	; 0xfffffc10
    55a0:	cfmadd32cs	mvax4, mvfx4, mvfx0, mvfx0
    55a4:	rschi	pc, r6, r0
    55a8:			; <UNDEFINED> instruction: 0x46334a9e
    55ac:	strtmi	r4, [r8], -r1, asr #12
    55b0:			; <UNDEFINED> instruction: 0xf7fe447a
    55b4:	ldmibmi	ip, {r0, r1, r5, r8, r9, fp, ip, sp, lr, pc}
    55b8:	andcs	r2, r0, r5, lsl #4
    55bc:			; <UNDEFINED> instruction: 0xf7fc4479
    55c0:			; <UNDEFINED> instruction: 0xf857ec14
    55c4:	strmi	r3, [r6], -r4, lsr #24
    55c8:			; <UNDEFINED> instruction: 0xf8d4b933
    55cc:			; <UNDEFINED> instruction: 0xf8d410c4
    55d0:			; <UNDEFINED> instruction: 0xf00500d0
    55d4:			; <UNDEFINED> instruction: 0x4603fab9
    55d8:			; <UNDEFINED> instruction: 0x46284a94
    55dc:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    55e0:	blx	3435e2 <__assert_fail@plt+0x3413ee>
    55e4:	ldrsbteq	pc, [r8], r4	; <UNPREDICTABLE>
    55e8:	stmdacs	r0, {r0, r2, r9, sp}
    55ec:	sbcshi	pc, r6, r0
    55f0:	andcs	r4, r0, pc, lsl #19
    55f4:			; <UNDEFINED> instruction: 0xf7fc4479
    55f8:			; <UNDEFINED> instruction: 0xf857ebf8
    55fc:	strmi	r3, [r6], -r0, lsr #24
    5600:			; <UNDEFINED> instruction: 0xf8d4b933
    5604:			; <UNDEFINED> instruction: 0xf8d410b8
    5608:			; <UNDEFINED> instruction: 0xf00500c4
    560c:			; <UNDEFINED> instruction: 0x4603fa9d
    5610:	strtmi	r4, [r8], -r8, lsl #21
    5614:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    5618:	blx	ffc43618 <__assert_fail@plt+0xffc41424>
    561c:	ldrdeq	pc, [ip], r4	; <UNPREDICTABLE>
    5620:	stmdacs	r0, {r0, r2, r9, sp}
    5624:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
    5628:	andcs	r4, r0, r3, lsl #19
    562c:			; <UNDEFINED> instruction: 0xf7fc4479
    5630:			; <UNDEFINED> instruction: 0xf857ebdc
    5634:			; <UNDEFINED> instruction: 0x46063c1c
    5638:			; <UNDEFINED> instruction: 0xf0002b00
    563c:	bmi	1fe5b70 <__assert_fail@plt+0x1fe397c>
    5640:			; <UNDEFINED> instruction: 0x46284631
    5644:			; <UNDEFINED> instruction: 0xf7fe447a
    5648:	ldmdbmi	sp!, {r0, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
    564c:	andcs	r2, r0, r5, lsl #4
    5650:			; <UNDEFINED> instruction: 0xf7fc4479
    5654:			; <UNDEFINED> instruction: 0xf857ebca
    5658:			; <UNDEFINED> instruction: 0x46013c18
    565c:			; <UNDEFINED> instruction: 0xf0002b00
    5660:	bmi	1e25b40 <__assert_fail@plt+0x1e2394c>
    5664:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    5668:	blx	ff243668 <__assert_fail@plt+0xff241474>
    566c:	bllt	fee43670 <__assert_fail@plt+0xfee4147c>
    5670:	andcs	r4, r5, #1916928	; 0x1d4000
    5674:	cdpmi	0, 7, cr2, cr5, cr0, {0}
    5678:			; <UNDEFINED> instruction: 0xf7fc4479
    567c:	ldrbtmi	lr, [lr], #-2998	; 0xfffff44a
    5680:	ldrdcc	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    5684:			; <UNDEFINED> instruction: 0x46014632
    5688:			; <UNDEFINED> instruction: 0xf7fe4628
    568c:	ldmdbmi	r0!, {r0, r1, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}^
    5690:	andcs	r2, r0, r5, lsl #4
    5694:			; <UNDEFINED> instruction: 0xf7fc4479
    5698:			; <UNDEFINED> instruction: 0xf8d4eba8
    569c:	ldrtmi	r3, [r2], -ip, ror #1
    56a0:	strtmi	r4, [r8], -r1, lsl #12
    56a4:	blx	feac36a4 <__assert_fail@plt+0xfeac14b0>
    56a8:	andcs	r4, r5, #1736704	; 0x1a8000
    56ac:	ldrbtmi	r2, [r9], #-0
    56b0:	bl	fe6c36a8 <__assert_fail@plt+0xfe6c14b4>
    56b4:	ldrsbtcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    56b8:			; <UNDEFINED> instruction: 0x46014632
    56bc:			; <UNDEFINED> instruction: 0xf7fe4628
    56c0:	pkhbt	pc, r3, sp, lsl #21	; <UNPREDICTABLE>
    56c4:	andcs	r4, r5, #100, 18	; 0x190000
    56c8:	cdpmi	0, 6, cr2, cr4, cr0, {0}
    56cc:	svcmi	0x00644479
    56d0:	bl	fe2c36c8 <__assert_fail@plt+0xfe2c14d4>
    56d4:	ldrbtmi	r6, [lr], #-2915	; 0xfffff49d
    56d8:	bl	1968dc <__assert_fail@plt+0x1946e8>
    56dc:	ldrtmi	r0, [sl], -r3, lsl #7
    56e0:	ldrsbcc	pc, [r8, #-131]	; 0xffffff7d	; <UNPREDICTABLE>
    56e4:	strtmi	r4, [r8], -r1, lsl #12
    56e8:	blx	fe2436e8 <__assert_fail@plt+0xfe2414f4>
    56ec:	andcs	r4, r5, #1523712	; 0x174000
    56f0:	ldrbtmi	r2, [r9], #-0
    56f4:	bl	1e436ec <__assert_fail@plt+0x1e414f8>
    56f8:	andcs	r6, r5, #166912	; 0x28c00
    56fc:	streq	lr, [r3], r6, lsl #22
    5700:			; <UNDEFINED> instruction: 0x1198f8d6
    5704:	andcs	r4, r0, r0, lsl #13
    5708:	bl	1bc3700 <__assert_fail@plt+0x1bc150c>
    570c:			; <UNDEFINED> instruction: 0x4641463a
    5710:	strtmi	r4, [r8], -r3, lsl #12
    5714:	blx	1cc3714 <__assert_fail@plt+0x1cc1520>
    5718:	strdcs	lr, [r1, -r2]
    571c:			; <UNDEFINED> instruction: 0xf7fc4628
    5720:	ldmdbmi	r1, {r1, r6, r7, sl, fp, sp, lr, pc}^
    5724:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5728:	b	ff743720 <__assert_fail@plt+0xff74152c>
    572c:	blt	c43730 <__assert_fail@plt+0xc4153c>
    5730:			; <UNDEFINED> instruction: 0xf7ff6a23
    5734:	stmibvs	r3!, {r4, r5, r7, r8, r9, fp, ip, sp, pc}^
    5738:	bllt	fe68373c <__assert_fail@plt+0xfe681548>
    573c:	ldrmi	r4, [r8], -fp, asr #18
    5740:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5744:	bl	144373c <__assert_fail@plt+0x1441548>
    5748:	strb	r4, [sp], r3, lsl #12
    574c:	andcs	r4, r5, #72, 18	; 0x120000
    5750:			; <UNDEFINED> instruction: 0xf7fc4479
    5754:	blmi	1200484 <__assert_fail@plt+0x11fe290>
    5758:	ldrbtmi	r4, [fp], #-2631	; 0xfffff5b9
    575c:			; <UNDEFINED> instruction: 0x4601447a
    5760:			; <UNDEFINED> instruction: 0xf7fe4628
    5764:	ldrt	pc, [r8], #2635	; 0xa4b	; <UNPREDICTABLE>
    5768:	andcs	r4, r5, #68, 18	; 0x110000
    576c:			; <UNDEFINED> instruction: 0xf7fc4479
    5770:			; <UNDEFINED> instruction: 0x4680eb3c
    5774:	ldrsbne	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    5778:	ldrdeq	pc, [r0], r4
    577c:			; <UNDEFINED> instruction: 0xf9e4f005
    5780:	ldr	r4, [r1, -r6, lsl #12]
    5784:	andcs	r4, r5, #1015808	; 0xf8000
    5788:			; <UNDEFINED> instruction: 0xf7fc4479
    578c:	strmi	lr, [r1], -lr, lsr #22
    5790:	bllt	5c3794 <__assert_fail@plt+0x5c15a0>
    5794:	bhi	104125c <__assert_fail@plt+0x103f068>
    5798:	strbt	r6, [r3], #-3873	; 0xfffff0df
    579c:	ldrbtmi	r4, [r9], #-2361	; 0xfffff6c7
    57a0:	bl	8c3798 <__assert_fail@plt+0x8c15a4>
    57a4:	stccc	8, cr15, [r0], #-348	; 0xfffffea4
    57a8:	stmdblt	fp, {r0, r9, sl, lr}
    57ac:	ldrdcc	pc, [r4], #132	; 0x84
    57b0:			; <UNDEFINED> instruction: 0x46284a35
    57b4:			; <UNDEFINED> instruction: 0xf7fe447a
    57b8:			; <UNDEFINED> instruction: 0xf7fffa21
    57bc:	bmi	cf4408 <__assert_fail@plt+0xcf2214>
    57c0:	smladxcc	r8, fp, r6, r4
    57c4:	bgt	1d69b4 <__assert_fail@plt+0x1d47c0>
    57c8:	andsvc	ip, sl, r3, lsl #6
    57cc:	blt	3c37d0 <__assert_fail@plt+0x3c15dc>
    57d0:	andeq	r0, r0, r0
    57d4:	andeq	r6, r0, ip, ror #3
    57d8:	andeq	r6, r0, ip, asr #3
    57dc:	andeq	r5, r0, r6, ror ip
    57e0:	muleq	r0, r6, r1
    57e4:	andeq	r5, r0, r4, lsr #24
    57e8:	andeq	r8, r1, lr, lsl #19
    57ec:	andeq	r0, r0, ip, ror #3
    57f0:	andeq	r5, r0, r4, ror #28
    57f4:	andeq	r6, r0, r4, asr r0
    57f8:	andeq	r6, r0, sl, asr r0
    57fc:	andeq	r5, r0, r8, asr #23
    5800:	andeq	r5, r0, r6, lsl #31
    5804:	andeq	r5, r0, r4, lsl #31
    5808:	andeq	r5, r0, r2, ror fp
    580c:	strdeq	r5, [r0], -ip
    5810:	andeq	r7, r0, ip, ror #4
    5814:	andeq	r5, r0, lr, lsr lr
    5818:	andeq	r6, r0, r4, ror #26
    581c:	andeq	r5, r0, r6, lsr #28
    5820:	andeq	r5, r0, lr, ror #27
    5824:	andeq	r7, r0, r4, asr #3
    5828:	ldrdeq	r5, [r0], -ip
    582c:	muleq	r0, r6, r1
    5830:			; <UNDEFINED> instruction: 0x00005db8
    5834:	andeq	r7, r0, lr, asr r1
    5838:	muleq	r0, r4, sp
    583c:	andeq	r7, r0, r0, lsr r1
    5840:	andeq	r5, r0, r4, lsl #27
    5844:	andeq	r7, r0, lr, lsl #2
    5848:	andeq	r5, r0, r0, lsl #30
    584c:	strdeq	r7, [r0], -r6
    5850:	strdeq	r5, [r0], -r8
    5854:	andeq	r5, r0, lr, ror #29
    5858:	andeq	r5, r0, r4, asr #28
    585c:	andeq	r7, r1, sl, ror pc
    5860:	andeq	r5, r0, r8, lsl #19
    5864:	andeq	r5, r0, r2, lsr lr
    5868:	andeq	r5, r0, sl, lsl fp
    586c:	andeq	r5, r0, sl, lsr #26
    5870:	muleq	r0, r0, sp
    5874:	andeq	r5, r0, r2, lsr #27
    5878:	andeq	r5, r0, r4, lsl #18
    587c:	andeq	r5, r0, r8, lsl ip
    5880:			; <UNDEFINED> instruction: 0x00005bbc
    5884:	andeq	r5, r0, lr, asr #24
    5888:	andeq	r6, r0, r0, asr #31
    588c:	ldrdeq	r5, [r0], -r4
    5890:			; <UNDEFINED> instruction: 0xf10d4a23
    5894:	svcge	0x0011083c
    5898:	uxtab16mi	r4, r4, sl, ror #8
    589c:	stmia	ip!, {r0, r1, r2, r9, fp, lr, pc}
    58a0:			; <UNDEFINED> instruction: 0xf88c0003
    58a4:			; <UNDEFINED> instruction: 0xf7ff2000
    58a8:	ldmdbmi	lr, {r1, r2, r3, r4, r7, r8, fp, ip, sp, pc}
    58ac:			; <UNDEFINED> instruction: 0xf7fc4479
    58b0:			; <UNDEFINED> instruction: 0xf857ea9c
    58b4:			; <UNDEFINED> instruction: 0x46013c1c
    58b8:	bmi	6f1d8c <__assert_fail@plt+0x6efb98>
    58bc:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    58c0:			; <UNDEFINED> instruction: 0xf99cf7fe
    58c4:	blt	fe3438c8 <__assert_fail@plt+0xfe3416d4>
    58c8:	ldrsbtcc	pc, [r8], r4	; <UNPREDICTABLE>
    58cc:			; <UNDEFINED> instruction: 0xf8d4e7f5
    58d0:	strb	r3, [r6], ip, lsr #1
    58d4:	ldrdne	pc, [ip], r4	; <UNPREDICTABLE>
    58d8:	ldrsbteq	pc, [r8], r4	; <UNPREDICTABLE>
    58dc:			; <UNDEFINED> instruction: 0xf934f005
    58e0:	strt	r4, [ip], r3, lsl #12
    58e4:	andcs	r4, r5, #278528	; 0x44000
    58e8:	ldrbtmi	r2, [r9], #-0
    58ec:	b	1f438e4 <__assert_fail@plt+0x1f416f0>
    58f0:	andcs	r4, r1, r1, lsl #12
    58f4:	b	fe9438ec <__assert_fail@plt+0xfe9416f8>
    58f8:	andcs	r4, r5, #212992	; 0x34000
    58fc:			; <UNDEFINED> instruction: 0xf7fc4479
    5900:			; <UNDEFINED> instruction: 0x4601ea74
    5904:			; <UNDEFINED> instruction: 0xf7fc2001
    5908:	stmdbmi	sl, {r2, r3, r4, r7, r9, fp, sp, lr, pc}
    590c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5910:	b	1ac3908 <__assert_fail@plt+0x1ac1714>
    5914:	andcs	r4, r1, r1, lsl #12
    5918:	b	fe4c3910 <__assert_fail@plt+0xfe4c171c>
    591c:	b	1e43914 <__assert_fail@plt+0x1e41720>
    5920:	strdeq	r5, [r0], -r4
    5924:	andeq	r5, r0, r4, lsr fp
    5928:			; <UNDEFINED> instruction: 0x00006eb6
    592c:	andeq	r5, r0, r6, ror #18
    5930:	andeq	r5, r0, r4, lsl sl
    5934:	andeq	r5, r0, r6, ror #17
    5938:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    593c:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    5940:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    5944:			; <UNDEFINED> instruction: 0xf7fc4620
    5948:			; <UNDEFINED> instruction: 0x4607eab6
    594c:			; <UNDEFINED> instruction: 0xf7fc4620
    5950:	strmi	lr, [r6], -lr, lsl #20
    5954:			; <UNDEFINED> instruction: 0xf7fc4620
    5958:			; <UNDEFINED> instruction: 0x4604ebb2
    595c:			; <UNDEFINED> instruction: 0xb128bb66
    5960:	bl	f43958 <__assert_fail@plt+0xf41764>
    5964:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    5968:	tstle	r7, r9, lsl #22
    596c:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    5970:			; <UNDEFINED> instruction: 0x4620681c
    5974:	b	fe7c396c <__assert_fail@plt+0xfe7c1778>
    5978:	strtmi	r4, [r0], -r6, lsl #12
    597c:	ldmib	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5980:	strtmi	r4, [r0], -r5, lsl #12
    5984:	bl	fe6c397c <__assert_fail@plt+0xfe6c1788>
    5988:	bllt	f571a0 <__assert_fail@plt+0xf54fac>
    598c:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    5990:	bl	943988 <__assert_fail@plt+0x941794>
    5994:	blcs	25f9a8 <__assert_fail@plt+0x25d7b4>
    5998:	ldfltp	f5, [r8, #44]!	; 0x2c
    599c:	rscle	r2, r5, r0, lsr #22
    59a0:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    59a4:	andcs	r2, r0, r5, lsl #4
    59a8:			; <UNDEFINED> instruction: 0xf7fc4479
    59ac:			; <UNDEFINED> instruction: 0xf7fcea1e
    59b0:	andcs	lr, r1, r4, lsr #23
    59b4:	stmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    59b8:	bl	4439b0 <__assert_fail@plt+0x4417bc>
    59bc:	stccs	8, cr6, [r0], {3}
    59c0:	blcs	83a178 <__assert_fail@plt+0x837f84>
    59c4:	andvs	fp, r4, r8, lsl pc
    59c8:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    59cc:	andcs	r2, r0, r5, lsl #4
    59d0:			; <UNDEFINED> instruction: 0xf7fc4479
    59d4:			; <UNDEFINED> instruction: 0xf7fcea0a
    59d8:			; <UNDEFINED> instruction: 0xe7eaeaf6
    59dc:	mvnle	r2, r0, lsl #16
    59e0:	b	fff439d8 <__assert_fail@plt+0xfff417e4>
    59e4:	blcs	81f9f8 <__assert_fail@plt+0x81d804>
    59e8:	andvs	fp, r4, r8, lsl pc
    59ec:	svclt	0x0000e7e1
    59f0:	andeq	r8, r1, sl, lsr #9
    59f4:	andeq	r0, r0, r0, lsl #4
    59f8:	strdeq	r0, [r0], -r4
    59fc:	andeq	r5, r0, r8, lsr #24
    5a00:	andeq	r5, r0, r0, lsl #24
    5a04:	mvnsmi	lr, #737280	; 0xb4000
    5a08:	mulvs	r0, r0, r9
    5a0c:			; <UNDEFINED> instruction: 0xf8d2b136
    5a10:	ldrmi	r9, [r7], -r0
    5a14:			; <UNDEFINED> instruction: 0xf1b92600
    5a18:	andle	r0, r2, r0, lsl #30
    5a1c:	pop	{r4, r5, r9, sl, lr}
    5a20:			; <UNDEFINED> instruction: 0x460583f8
    5a24:	strmi	r4, [r8], r8, lsl #12
    5a28:	b	ff043a20 <__assert_fail@plt+0xff04182c>
    5a2c:	strmi	r4, [r2], -r1, asr #12
    5a30:	strtmi	r4, [r8], -r4, lsl #12
    5a34:	bl	fed43a2c <__assert_fail@plt+0xfed41838>
    5a38:	stmdacs	r0, {r1, r2, r9, sl, lr}
    5a3c:			; <UNDEFINED> instruction: 0xf7fcd138
    5a40:	stmdbne	fp!, {r3, r4, r7, r9, fp, sp, lr, pc}
    5a44:	ldrdhi	pc, [r0], -r0
    5a48:			; <UNDEFINED> instruction: 0xf9134618
    5a4c:			; <UNDEFINED> instruction: 0xf8381b01
    5a50:	ldreq	r2, [r4], #17
    5a54:	ldmdbcs	sl!, {r3, r4, r5, r6, r7, sl, ip, lr, pc}
    5a58:			; <UNDEFINED> instruction: 0xf990d1e0
    5a5c:	mcrrne	0, 0, r3, r4, cr1
    5a60:	andscs	pc, r3, r8, lsr r8	; <UNPREDICTABLE>
    5a64:	strle	r0, [r5, #-1170]	; 0xfffffb6e
    5a68:	svccc	0x0001f914
    5a6c:	andscs	pc, r3, r8, lsr r8	; <UNPREDICTABLE>
    5a70:	ldrbtle	r0, [r9], #1168	; 0x490
    5a74:	sbcsle	r2, r1, r0, lsl #22
    5a78:			; <UNDEFINED> instruction: 0xf7fc4628
    5a7c:	stmdacc	r1, {r3, r4, r7, r9, fp, sp, lr, pc}
    5a80:			; <UNDEFINED> instruction: 0xf9154405
    5a84:			; <UNDEFINED> instruction: 0xf8383c01
    5a88:	ldreq	r3, [r9], #19
    5a8c:	cdpne	5, 6, cr13, cr11, cr7, {0}
    5a90:			; <UNDEFINED> instruction: 0xf913461d
    5a94:			; <UNDEFINED> instruction: 0xf8382d01
    5a98:	ldreq	r2, [r2], #18
    5a9c:	movwcs	sp, #1272	; 0x4f8
    5aa0:	eorvc	r4, fp, r0, lsr #12
    5aa4:	stmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5aa8:			; <UNDEFINED> instruction: 0x2601b130
    5aac:			; <UNDEFINED> instruction: 0xe7b56038
    5ab0:	ldrtmi	r4, [r0], -lr, asr #12
    5ab4:	mvnshi	lr, #12386304	; 0xbd0000
    5ab8:	andcs	r4, r1, r2, lsl #18
    5abc:			; <UNDEFINED> instruction: 0xf7fc4479
    5ac0:	svclt	0x0000e9c0
    5ac4:	andeq	r5, r0, ip, asr #11
    5ac8:	mvnsmi	lr, #737280	; 0xb4000
    5acc:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    5ad0:	ldrvc	pc, [r0], #-2271	; 0xfffff721
    5ad4:			; <UNDEFINED> instruction: 0xf8dfb083
    5ad8:			; <UNDEFINED> instruction: 0x460e5410
    5adc:			; <UNDEFINED> instruction: 0xf8df447f
    5ae0:			; <UNDEFINED> instruction: 0xf8df240c
    5ae4:			; <UNDEFINED> instruction: 0xf50d140c
    5ae8:	ldmdbpl	sp!, {r8, r9, ip, lr}^
    5aec:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    5af0:	ldrbtmi	r6, [r9], #-2176	; 0xfffff780
    5af4:	stmdavs	sp!, {r2, r8, r9, ip, sp}
    5af8:			; <UNDEFINED> instruction: 0xf04f601d
    5afc:			; <UNDEFINED> instruction: 0xf0030500
    5b00:			; <UNDEFINED> instruction: 0xb1b8fe1b
    5b04:	strmi	sl, [r5], -r1, lsl #30
    5b08:	vst1.8	{d20-d22}, [pc], r2
    5b0c:	ldrtmi	r7, [r8], -r0, lsl #3
    5b10:	ldmdb	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b14:	ldmibmi	r7!, {r3, r6, r8, ip, sp, pc}^
    5b18:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    5b1c:	stmia	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b20:	andcs	fp, pc, #24, 2
    5b24:	stmib	r4, {r0, r1, r8, r9, sp}^
    5b28:	strtmi	r2, [r8], -sp, lsl #6
    5b2c:	b	ff1c3b24 <__assert_fail@plt+0xff1c1930>
    5b30:	stmdblt	fp, {r0, r1, r5, r7, r8, r9, fp, sp, lr}^
    5b34:	blcs	5fc08 <__assert_fail@plt+0x5da14>
    5b38:	blvs	1979ba8 <__assert_fail@plt+0x19779b4>
    5b3c:	stfcsd	f3, [r1, #-692]	; 0xfffffd4c
    5b40:	movweq	pc, #8271	; 0x204f	; <UNPREDICTABLE>
    5b44:	eorle	r6, r2, r3, lsr #7
    5b48:			; <UNDEFINED> instruction: 0xf50d49eb
    5b4c:	bmi	ff99a754 <__assert_fail@plt+0xff998560>
    5b50:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    5b54:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    5b58:	subsmi	r6, r1, sl, lsl r8
    5b5c:	teqhi	pc, r0, asr #32	; <UNPREDICTABLE>
    5b60:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    5b64:	pop	{r0, r1, ip, sp, pc}
    5b68:			; <UNDEFINED> instruction: 0xf00183f0
    5b6c:	msrvs	SPSR_, #1425408	; 0x15c000
    5b70:	vstrcs	d6, [r0, #-404]	; 0xfffffe6c
    5b74:	bmi	ff87a308 <__assert_fail@plt+0xff878114>
    5b78:	stmiavs	r0!, {r0, r3, r5, r9, sl, lr}
    5b7c:			; <UNDEFINED> instruction: 0xf003447a
    5b80:	ldmiblt	r0, {r0, r2, r3, r4, sl, fp, ip, sp, lr, pc}^
    5b84:	movwcs	r2, #4620	; 0x120c
    5b88:	movwcs	lr, #55748	; 0xd9c4
    5b8c:	bmi	ff73fb04 <__assert_fail@plt+0xff73d910>
    5b90:	stmdavs	r0!, {r2, r3, r4, r6, r7, r8, fp, lr}
    5b94:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    5b98:	cdp2	0, 5, cr15, cr12, cr4, {0}
    5b9c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    5ba0:	ldmibmi	r9, {r1, r4, r6, r7, ip, lr, pc}^
    5ba4:	cfmadd32ge	mvax3, mvfx4, mvfx2, mvfx10
    5ba8:			; <UNDEFINED> instruction: 0xf7fc4479
    5bac:	stmdacs	r1, {r1, r5, r7, fp, sp, lr, pc}
    5bb0:	strtmi	sp, [r8], -r3, asr #32
    5bb4:	b	fe0c3bac <__assert_fail@plt+0xfe0c19b8>
    5bb8:	ldmibmi	r4, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
    5bbc:	ldrbtmi	r6, [r9], #-2208	; 0xfffff760
    5bc0:			; <UNDEFINED> instruction: 0xf936f7fe
    5bc4:	suble	r2, r4, r0, lsl #16
    5bc8:	strpl	lr, [sp, #-2500]	; 0xfffff63c
    5bcc:	ldrdcs	r4, [r0, -r0]
    5bd0:	ldrbtmi	r6, [sl], #-2208	; 0xfffff760
    5bd4:	blx	ffcc1bea <__assert_fail@plt+0xffcbf9f6>
    5bd8:	bllt	2173f4 <__assert_fail@plt+0x215200>
    5bdc:	stmibmi	lr, {r0, r2, r3, r6, r7, r9, fp, lr}^
    5be0:	ldrbtmi	r6, [sl], #-2208	; 0xfffff760
    5be4:			; <UNDEFINED> instruction: 0xf0034479
    5be8:	strmi	pc, [r6], -r7, lsr #27
    5bec:	stmibmi	fp, {r4, r7, r8, ip, sp, pc}^
    5bf0:	ldrbtmi	sl, [r9], #-3841	; 0xfffff0ff
    5bf4:			; <UNDEFINED> instruction: 0xf7fc463a
    5bf8:	stmdacs	r1, {r2, r3, r4, r5, r6, fp, sp, lr, pc}
    5bfc:	stmibmi	r8, {r0, r1, r2, r8, ip, lr, pc}^
    5c00:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    5c04:	ldmda	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c08:			; <UNDEFINED> instruction: 0xf580fab0
    5c0c:	ldrtmi	r0, [r0], -sp, ror #18
    5c10:	b	1543c08 <__assert_fail@plt+0x1541a14>
    5c14:	streq	pc, [r1, #-133]	; 0xffffff7b
    5c18:	stmib	r4, {r0, r8, r9, sp}^
    5c1c:	ldr	r3, [r3, sp, lsl #10]
    5c20:	andcs	r6, r1, #160, 16	; 0xa00000
    5c24:	cmpeq	r3, r5, asr #12	; <UNPREDICTABLE>
    5c28:			; <UNDEFINED> instruction: 0xf954f7fe
    5c2c:	suble	r2, pc, r0, lsl #16
    5c30:	movwcs	r2, #8705	; 0x2201
    5c34:	movwcs	lr, #55748	; 0xd9c4
    5c38:			; <UNDEFINED> instruction: 0xf856e786
    5c3c:	ldreq	r3, [lr], r8, lsl #24
    5c40:	vst3.8	{d13-d15}, [r3], r4
    5c44:			; <UNDEFINED> instruction: 0xf5b37384
    5c48:			; <UNDEFINED> instruction: 0xd1b27f84
    5c4c:			; <UNDEFINED> instruction: 0x63a32301
    5c50:	ldcmi	7, cr14, [r4, #700]!	; 0x2bc
    5c54:	stmiavs	r0!, {r0, r9, sl, lr}
    5c58:			; <UNDEFINED> instruction: 0x462a447d
    5c5c:	blx	febc1c72 <__assert_fail@plt+0xfebbfa7e>
    5c60:	bmi	fec74128 <__assert_fail@plt+0xfec71f34>
    5c64:	stmiavs	r0!, {r0, r9, sl, lr}
    5c68:			; <UNDEFINED> instruction: 0xf003447a
    5c6c:	cmplt	r0, r7, lsr #23	; <UNPREDICTABLE>
    5c70:	stmiavs	r0!, {r1, r2, r3, r5, r7, r8, fp, lr}
    5c74:			; <UNDEFINED> instruction: 0xf7fe4479
    5c78:	msrlt	CPSR_, #14352384	; 0xdb0000
    5c7c:	movwcs	r2, #4610	; 0x1202
    5c80:	movwcs	lr, #55748	; 0xd9c4
    5c84:	bmi	feabfa0c <__assert_fail@plt+0xfeabd818>
    5c88:	stmiavs	r0!, {r0, r9, sl, lr}
    5c8c:			; <UNDEFINED> instruction: 0xf003447a
    5c90:	stmdacs	r0, {r0, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    5c94:	smlattcs	sp, ip, r0, sp
    5c98:	stmib	r4, {r0, r8, r9, sp}^
    5c9c:	strtmi	r1, [sl], -sp, lsl #6
    5ca0:	stmiavs	r0!, {r2, r5, r7, r8, fp, lr}
    5ca4:			; <UNDEFINED> instruction: 0xf0034479
    5ca8:	strmi	pc, [r5], -r7, asr #26
    5cac:	stmibmi	r2!, {r3, r4, r6, r8, ip, sp, pc}
    5cb0:	ldrbtmi	sl, [r9], #-3841	; 0xfffff0ff
    5cb4:			; <UNDEFINED> instruction: 0xf7fc463a
    5cb8:	stmdacs	r1, {r2, r3, r4, fp, sp, lr, pc}
    5cbc:	addshi	pc, r1, r0
    5cc0:			; <UNDEFINED> instruction: 0xf7fc4628
    5cc4:	blvs	19004bc <__assert_fail@plt+0x18fe2c8>
    5cc8:			; <UNDEFINED> instruction: 0xf77f2b00
    5ccc:			; <UNDEFINED> instruction: 0xe73baf7f
    5cd0:	vst2.32	{d22-d23}, [pc :128], r0
    5cd4:	vhsub.s8	q11, <illegal reg q8.5>, q9
    5cd8:			; <UNDEFINED> instruction: 0xf7fe51ad
    5cdc:	strdlt	pc, [r0, -fp]!
    5ce0:	movwcs	r2, #8708	; 0x2204
    5ce4:	movwcs	lr, #55748	; 0xd9c4
    5ce8:	stmiavs	r0!, {r1, r2, r3, r5, r8, r9, sl, sp, lr, pc}
    5cec:	rscvs	pc, pc, #78643200	; 0x4b00000
    5cf0:	mvneq	pc, r8, asr #4
    5cf4:			; <UNDEFINED> instruction: 0xf8eef7fe
    5cf8:	andcs	fp, fp, #32, 2
    5cfc:	stmib	r4, {r1, r8, r9, sp}^
    5d00:	str	r2, [r1, -sp, lsl #6]!
    5d04:	stmibmi	lr, {r0, r2, r3, r7, r9, fp, lr}
    5d08:	ldrbtmi	r6, [sl], #-2208	; 0xfffff760
    5d0c:			; <UNDEFINED> instruction: 0xf0034479
    5d10:	pkhbtmi	pc, r0, r3, lsl #26	; <UNPREDICTABLE>
    5d14:	rsble	r2, lr, r0, lsl #16
    5d18:	eorls	pc, r8, #14614528	; 0xdf0000
    5d1c:	stcmi	14, cr10, [sl, #8]
    5d20:	blmi	fe2b192c <__assert_fail@plt+0xfe2af738>
    5d24:	ldrbtmi	r4, [sp], #-1273	; 0xfffffb07
    5d28:	ldrbtmi	r2, [fp], #-261	; 0xfffffefb
    5d2c:			; <UNDEFINED> instruction: 0x63232202
    5d30:	andne	lr, sp, #196, 18	; 0x310000
    5d34:	vst1.16	{d20-d22}, [pc], r2
    5d38:	ldrtmi	r5, [r8], -r0, lsl #2
    5d3c:	stmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d40:	suble	r2, r8, r0, lsl #16
    5d44:	ldrtmi	r4, [r8], -r9, asr #12
    5d48:	svc	0x0094f7fb
    5d4c:	rscsle	r2, r1, r0, lsl #16
    5d50:	ldrtmi	r4, [r8], -r9, lsr #12
    5d54:	svc	0x008ef7fb
    5d58:	stmdacs	r0, {r1, r3, r4, r5, r8, sp}
    5d5c:	svclt	0x000c4638
    5d60:	movwcs	r2, #8965	; 0x2305
    5d64:			; <UNDEFINED> instruction: 0xf7fc6363
    5d68:	stmdacs	r0, {r3, r5, r8, fp, sp, lr, pc}
    5d6c:	cdpcc	0, 0, cr13, cr8, cr2, {7}
    5d70:	mcrrne	9, 7, r4, r2, cr7	; <UNPREDICTABLE>
    5d74:			; <UNDEFINED> instruction: 0x46304479
    5d78:	mrc2	7, 5, pc, cr0, cr13, {7}
    5d7c:	strcc	lr, [r1, #-1]
    5d80:	ldmdavs	r5!, {r0, r2, r4, r5, sp, lr}
    5d84:	mulcc	r0, r5, r9
    5d88:	rscsle	r2, r8, r0, lsr #22
    5d8c:			; <UNDEFINED> instruction: 0x63254628
    5d90:	stmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d94:	stmdacc	r1, {r8, sp}
    5d98:	eorsvs	r4, r5, r5, lsl #8
    5d9c:	cdpne	0, 5, cr14, cr10, cr2, {0}
    5da0:	andsvc	r6, r9, r2, lsr r0
    5da4:			; <UNDEFINED> instruction: 0xf9936833
    5da8:	bcs	28ddb0 <__assert_fail@plt+0x28bbbc>
    5dac:	bcs	83a190 <__assert_fail@plt+0x837f9c>
    5db0:	svcmi	0x0068d0f5
    5db4:	and	r4, r6, pc, ror r4
    5db8:	ldm	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5dbc:	strmi	r1, [r2], -r9, ror #24
    5dc0:			; <UNDEFINED> instruction: 0xf7fb4628
    5dc4:	blvs	841c9c <__assert_fail@plt+0x83faa8>
    5dc8:			; <UNDEFINED> instruction: 0xf7fb4639
    5dcc:			; <UNDEFINED> instruction: 0x4605ef54
    5dd0:	stmdacs	r0, {r4, r5, sp, lr}
    5dd4:			; <UNDEFINED> instruction: 0x4640d1f0
    5dd8:	ldmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ddc:			; <UNDEFINED> instruction: 0xf7fce6b4
    5de0:	ldmdbmi	sp, {r3, r4, fp, sp, lr, pc}^
    5de4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    5de8:	svc	0x005ef7fb
    5dec:			; <UNDEFINED> instruction: 0xf47f2800
    5df0:	movvs	sl, #412	; 0x19c
    5df4:	bmi	167fb8c <__assert_fail@plt+0x167d998>
    5df8:	stmiavs	r0!, {r0, r9, sl, lr}
    5dfc:			; <UNDEFINED> instruction: 0xf003447a
    5e00:			; <UNDEFINED> instruction: 0x4601fadd
    5e04:	stmdbvs	r5!, {r4, r5, r6, r7, r8, ip, sp, pc}
    5e08:	ldmdbmi	r5, {r0, r2, r7, r8, ip, sp, pc}^
    5e0c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5e10:	svc	0x004af7fb
    5e14:	ldmdbmi	r3, {r3, r5, r8, ip, sp, pc}^
    5e18:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5e1c:	svc	0x0044f7fb
    5e20:	andcs	fp, r5, #32, 18	; 0x80000
    5e24:	stmib	r4, {r1, r8, r9, sp}^
    5e28:	str	r2, [sp], sp, lsl #6
    5e2c:			; <UNDEFINED> instruction: 0xb1a86a20
    5e30:	ldrbtmi	r4, [r9], #-2381	; 0xfffff6b3
    5e34:	svc	0x001ef7fb
    5e38:	andcs	fp, r7, #128, 2
    5e3c:	stmib	r4, {r0, r8, r9, sp}^
    5e40:	str	r2, [r1], sp, lsl #6
    5e44:	stmiavs	r0!, {r0, r3, r6, r9, fp, lr}
    5e48:			; <UNDEFINED> instruction: 0xf003447a
    5e4c:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    5e50:	andcs	sp, sl, #217	; 0xd9
    5e54:	stmib	r4, {r0, r1, r8, r9, sp}^
    5e58:	ldrbt	r2, [r5], -sp, lsl #6
    5e5c:	stmdbmi	r5, {r2, r6, r9, fp, lr}^
    5e60:	ldrbtmi	r6, [sl], #-2208	; 0xfffff760
    5e64:			; <UNDEFINED> instruction: 0xf0034479
    5e68:	strmi	pc, [r5], -r7, ror #24
    5e6c:			; <UNDEFINED> instruction: 0xf43f2800
    5e70:	cdpge	14, 0, cr10, cr2, cr11, {3}
    5e74:	ldrdls	pc, [r0, -pc]
    5e78:	svcge	0x00012300
    5e7c:	ldrbtmi	r4, [r9], #1712	; 0x6b0
    5e80:	stccc	8, cr15, [r8, #-288]	; 0xfffffee0
    5e84:	strbmi	lr, [r2], -r5
    5e88:	ldrtmi	r4, [r8], -r9, asr #12
    5e8c:	ldc2	7, cr15, [sl, #1020]!	; 0x3fc
    5e90:			; <UNDEFINED> instruction: 0x462ab938
    5e94:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    5e98:			; <UNDEFINED> instruction: 0xf7fb4638
    5e9c:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    5ea0:			; <UNDEFINED> instruction: 0x4628d1f1
    5ea4:	stmdb	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ea8:	stcpl	8, cr15, [r8], {86}	; 0x56
    5eac:			; <UNDEFINED> instruction: 0xf43f2d00
    5eb0:			; <UNDEFINED> instruction: 0xf7fcae4b
    5eb4:			; <UNDEFINED> instruction: 0x466ee85e
    5eb8:	and	r6, r1, r1, lsl #16
    5ebc:	eorsvs	r3, r3, r1, lsl #6
    5ec0:			; <UNDEFINED> instruction: 0xf9936833
    5ec4:	strmi	r0, [r2], -r0
    5ec8:	andseq	pc, r0, r1, lsr r8	; <UNPREDICTABLE>
    5ecc:	ldrbtle	r0, [r5], #1280	; 0x500
    5ed0:	andcs	fp, r6, #425984	; 0x68000
    5ed4:	stmib	r4, {r0, r1, r8, r9, sp}^
    5ed8:	strtmi	r2, [r8], -sp, lsl #6
    5edc:	svc	0x002ef7fb
    5ee0:	svclt	0x0000e632
    5ee4:	andeq	r8, r1, ip, lsl #6
    5ee8:	andeq	r0, r0, ip, ror #3
    5eec:	andeq	r5, r0, lr, ror #21
    5ef0:	muleq	r0, r2, r7
    5ef4:	ldrdeq	r5, [r0], -sl
    5ef8:	muleq	r1, r6, r2
    5efc:	andeq	r5, r0, ip, lsr #21
    5f00:	andeq	r5, r0, ip, ror #20
    5f04:	andeq	r6, r0, lr, ror #13
    5f08:	andeq	r5, r0, ip, ror sl
    5f0c:	andeq	r5, r0, r2, ror sl
    5f10:	andeq	r5, r0, lr, ror #21
    5f14:	andeq	r5, r0, r2, ror #21
    5f18:	andeq	r6, r0, r0, lsr #13
    5f1c:	andeq	r5, r0, lr, lsr #21
    5f20:	ldrdeq	r5, [r0], -r6
    5f24:	andeq	r5, r0, r4, ror #19
    5f28:	strdeq	r5, [r0], -r4
    5f2c:	andeq	r5, r0, ip, lsr sl
    5f30:	andeq	r5, r0, ip, ror #19
    5f34:	andeq	r6, r0, r0, ror #11
    5f38:	andeq	r5, r0, lr, ror #19
    5f3c:	andeq	r5, r0, r2, asr r6
    5f40:	andeq	r6, r0, r8, ror r5
    5f44:	andeq	r5, r0, r8, asr #19
    5f48:	ldrdeq	r5, [r0], -sl
    5f4c:			; <UNDEFINED> instruction: 0x000059ba
    5f50:	andeq	r5, r0, ip, ror #5
    5f54:	andeq	r5, r0, r0, asr r9
    5f58:	andeq	r5, r0, r2, asr #17
    5f5c:	andeq	r5, r0, ip, lsl #18
    5f60:	andeq	r5, r0, r2, lsl #18
    5f64:	andeq	r5, r0, r6, lsl #18
    5f68:	strdeq	r5, [r0], -sl
    5f6c:	andeq	r5, r0, r4, asr #17
    5f70:	andeq	r5, r0, lr, asr #17
    5f74:	andeq	r6, r0, r0, lsr #8
    5f78:			; <UNDEFINED> instruction: 0x000058be
    5f7c:	svcmi	0x00f0e92d
    5f80:	stc	6, cr4, [sp, #-556]!	; 0xfffffdd4
    5f84:	strmi	r8, [r5], -r2, lsl #22
    5f88:	stmdbne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5f8c:			; <UNDEFINED> instruction: 0xf8df2400
    5f90:	ldrbtmi	r2, [r9], #-2408	; 0xfffff698
    5f94:	cfstr32pl	mvfx15, [r7, #-692]	; 0xfffffd4c
    5f98:	stmpl	sl, {r0, r7, ip, sp, pc}
    5f9c:	stmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    5fa0:	movwpl	pc, #25869	; 0x650d	; <UNPREDICTABLE>
    5fa4:	andeq	pc, ip, r8, lsr #3
    5fa8:	ldmdavs	r2, {r2, r3, r4, r5, r8, r9, ip, sp}
    5fac:			; <UNDEFINED> instruction: 0xf04f601a
    5fb0:			; <UNDEFINED> instruction: 0xf8480200
    5fb4:			; <UNDEFINED> instruction: 0xf7fb4c20
    5fb8:	andcc	lr, r1, r2, lsl pc
    5fbc:	strbhi	pc, [sp], #-0	; <UNPREDICTABLE>
    5fc0:	ldmdbcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5fc4:	ldmdbne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5fc8:	ldrbtmi	r6, [sl], #-2216	; 0xfffff758
    5fcc:			; <UNDEFINED> instruction: 0xf0034479
    5fd0:			; <UNDEFINED> instruction: 0x4606fbb3
    5fd4:			; <UNDEFINED> instruction: 0xf0002800
    5fd8:			; <UNDEFINED> instruction: 0xf1088435
    5fdc:	blge	1c063c4 <__assert_fail@plt+0x1c041d0>
    5fe0:			; <UNDEFINED> instruction: 0xf7fd9303
    5fe4:			; <UNDEFINED> instruction: 0xf8dffdb1
    5fe8:			; <UNDEFINED> instruction: 0xac6f791c
    5fec:	ldmdbge	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5ff0:	ldrbtmi	r4, [sl], #1151	; 0x47f
    5ff4:			; <UNDEFINED> instruction: 0xf10560e8
    5ff8:	and	r0, r7, r0, lsl r9
    5ffc:	ldrtmi	r4, [r9], -sl, asr #12
    6000:			; <UNDEFINED> instruction: 0xf7ff4620
    6004:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    6008:	teqhi	r5, r0	; <UNPREDICTABLE>
    600c:	vst1.8	{d20-d22}, [pc :256], r2
    6010:	strtmi	r5, [r0], -r0, lsl #2
    6014:	mrc	7, 4, APSR_nzcv, cr8, cr11, {7}
    6018:	mvnle	r2, r0, lsl #16
    601c:	strbtvs	r6, [r8], sl, lsr #27
    6020:	eorsle	r2, sp, r0, lsl #20
    6024:	stmiavc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6028:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    602c:	andls	r4, r1, #26214400	; 0x1900000
    6030:	andcs	r4, r1, #2130706432	; 0x7f000000
    6034:	strls	r4, [r0, -r0, lsr #12]
    6038:	stmia	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    603c:	ldmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6040:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6044:	mrc	7, 0, APSR_nzcv, cr6, cr11, {7}
    6048:			; <UNDEFINED> instruction: 0xf0002800
    604c:			; <UNDEFINED> instruction: 0xf8df82ea
    6050:	ldrbtmi	r0, [r8], #-2244	; 0xfffff73c
    6054:	ldc2l	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    6058:			; <UNDEFINED> instruction: 0xf8df62e8
    605c:			; <UNDEFINED> instruction: 0x462018bc
    6060:			; <UNDEFINED> instruction: 0xf7fb4479
    6064:	tstlt	r8, r8, lsl #28
    6068:			; <UNDEFINED> instruction: 0xf0436eeb
    606c:	strbtvs	r0, [fp], r6, lsl #6
    6070:	stmiane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6074:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6078:	ldcl	7, cr15, [ip, #1004]!	; 0x3ec
    607c:	mcrvs	1, 7, fp, cr11, cr8, {0}
    6080:	movweq	pc, #24643	; 0x6043	; <UNPREDICTABLE>
    6084:			; <UNDEFINED> instruction: 0xf8df66eb
    6088:			; <UNDEFINED> instruction: 0x46201898
    608c:			; <UNDEFINED> instruction: 0xf7fb4479
    6090:	stmdacs	r0, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    6094:	bichi	pc, r1, #0
    6098:			; <UNDEFINED> instruction: 0xf0436eeb
    609c:	strbtvs	r0, [fp], r6, lsl #6
    60a0:	orrlt	r6, r7, pc, ror #17
    60a4:	ldrdcc	pc, [r0], -fp
    60a8:	andle	r2, ip, r1, lsl #22
    60ac:	ldmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    60b0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    60b4:	ldcl	7, cr15, [r8, #1004]!	; 0x3ec
    60b8:			; <UNDEFINED> instruction: 0xf0402800
    60bc:	cdpvs	3, 14, cr8, cr11, cr12, {4}
    60c0:	movweq	pc, #24643	; 0x6043	; <UNPREDICTABLE>
    60c4:			; <UNDEFINED> instruction: 0xf8df66eb
    60c8:	ldrtmi	r7, [r0], -r0, ror #16
    60cc:	svc	0x00f6f7fb
    60d0:	ldmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    60d4:	stmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    60d8:			; <UNDEFINED> instruction: 0x4639447a
    60dc:			; <UNDEFINED> instruction: 0xf842f004
    60e0:			; <UNDEFINED> instruction: 0xf0002800
    60e4:			; <UNDEFINED> instruction: 0xf8db829a
    60e8:	blcs	120f0 <__assert_fail@plt+0xfefc>
    60ec:	orrshi	pc, r1, #0
    60f0:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    60f4:	stmdbeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
    60f8:	ldmdage	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    60fc:	stmdavs	r8!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6100:			; <UNDEFINED> instruction: 0x464944fa
    6104:	bcs	20174 <__assert_fail@plt+0x1df80>
    6108:			; <UNDEFINED> instruction: 0xf44fbfdc
    610c:	andsvs	r6, sl, r0, lsl #4
    6110:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6114:	ldrdcs	pc, [r0], -sl
    6118:			; <UNDEFINED> instruction: 0xf102447b
    611c:			; <UNDEFINED> instruction: 0xf004061f
    6120:	ldmdbeq	r6!, {r0, r1, r2, sl, fp, ip, sp, lr, pc}^
    6124:			; <UNDEFINED> instruction: 0x460700b6
    6128:			; <UNDEFINED> instruction: 0xf0402800
    612c:			; <UNDEFINED> instruction: 0xf858837f
    6130:	ldrtmi	r1, [r0], -r0, lsr #24
    6134:	mcr	7, 2, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    6138:	strvs	r2, [r8, -r4, lsl #2]!
    613c:	ldc2	7, cr15, [r2, #-1012]	; 0xfffffc0c
    6140:	ldrdgt	pc, [r0], -sl
    6144:	svceq	0x0000f1bc
    6148:			; <UNDEFINED> instruction: 0xf8c54686
    614c:			; <UNDEFINED> instruction: 0xf8d9009c
    6150:	ldcle	0, cr0, [r2, #-0]
    6154:	bl	fed97a48 <__assert_fail@plt+0xfed95854>
    6158:	stmdble	fp, {r0, r1, r4, r6, r7, r8, r9, sl, fp}
    615c:			; <UNDEFINED> instruction: 0xf0030959
    6160:			; <UNDEFINED> instruction: 0xf850021f
    6164:	blx	84a1f0 <__assert_fail@plt+0x847ffc>
    6168:	ldrbeq	pc, [r2, r2, lsl #4]	; <UNPREDICTABLE>
    616c:			; <UNDEFINED> instruction: 0xf84ebf44
    6170:	strcc	r3, [r1, -r7, lsr #32]
    6174:	ldrmi	r3, [ip, #769]	; 0x301
    6178:			; <UNDEFINED> instruction: 0xf002d1ed
    617c:			; <UNDEFINED> instruction: 0xf8dffa35
    6180:			; <UNDEFINED> instruction: 0xf8df27bc
    6184:			; <UNDEFINED> instruction: 0xf10537bc
    6188:	ldrbtmi	r0, [sl], #-376	; 0xfffffe88
    618c:	ldrbtmi	r6, [fp], #-2152	; 0xfffff798
    6190:	ldmdavs	r2, {r8, r9, sl, sp}
    6194:	stcvc	8, cr15, [r0], #-288	; 0xfffffee0
    6198:	blx	ff2c21b2 <__assert_fail@plt+0xff2bffbe>
    619c:			; <UNDEFINED> instruction: 0xf0002800
    61a0:			; <UNDEFINED> instruction: 0xf8df8255
    61a4:			; <UNDEFINED> instruction: 0xf10527a0
    61a8:			; <UNDEFINED> instruction: 0xf8df017c
    61ac:	ldrbtmi	r3, [sl], #-1948	; 0xfffff864
    61b0:	ldrbtmi	r6, [fp], #-2152	; 0xfffff798
    61b4:			; <UNDEFINED> instruction: 0xf0046812
    61b8:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    61bc:	eorshi	pc, pc, #0
    61c0:			; <UNDEFINED> instruction: 0x2788f8df
    61c4:	msreq	SPSR_s, r5, lsl #2
    61c8:	ldrbtmi	r6, [sl], #-2152	; 0xfffff798
    61cc:			; <UNDEFINED> instruction: 0xffcaf003
    61d0:			; <UNDEFINED> instruction: 0xf04fb110
    61d4:			; <UNDEFINED> instruction: 0x666b33ff
    61d8:			; <UNDEFINED> instruction: 0x2774f8df
    61dc:	msreq	SPSR_f, r5, lsl #2
    61e0:	ldrbtmi	r6, [sl], #-2152	; 0xfffff798
    61e4:			; <UNDEFINED> instruction: 0xffbef003
    61e8:			; <UNDEFINED> instruction: 0xf04fb110
    61ec:			; <UNDEFINED> instruction: 0x66ab33ff
    61f0:			; <UNDEFINED> instruction: 0x2760f8df
    61f4:			; <UNDEFINED> instruction: 0x1760f8df
    61f8:	ldrbtmi	r6, [sl], #-2216	; 0xfffff758
    61fc:			; <UNDEFINED> instruction: 0xf0034479
    6200:			; <UNDEFINED> instruction: 0x4606fa9b
    6204:			; <UNDEFINED> instruction: 0xf8dfb1b0
    6208:			; <UNDEFINED> instruction: 0xf1057754
    620c:	ldrbtmi	r0, [pc], #-2324	; 6214 <__assert_fail@plt+0x4020>
    6210:	strbmi	lr, [sl], -r5
    6214:			; <UNDEFINED> instruction: 0x46204639
    6218:	blx	ffd4421e <__assert_fail@plt+0xffd4202a>
    621c:			; <UNDEFINED> instruction: 0x4632b938
    6220:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    6224:			; <UNDEFINED> instruction: 0xf7fb4620
    6228:	stmdacs	r0, {r4, r7, r8, sl, fp, sp, lr, pc}
    622c:			; <UNDEFINED> instruction: 0x4630d1f1
    6230:	svc	0x0044f7fb
    6234:			; <UNDEFINED> instruction: 0x6728f8df
    6238:	stmdavs	r8!, {r8, sp}^
    623c:			; <UNDEFINED> instruction: 0x4632447e
    6240:			; <UNDEFINED> instruction: 0xf8bcf003
    6244:	stmdacs	r0, {r2, r9, sl, lr}
    6248:	andhi	pc, r6, #0
    624c:			; <UNDEFINED> instruction: 0x1714f8df
    6250:	movwpl	pc, #25869	; 0x650d	; <UNPREDICTABLE>
    6254:	ssatcs	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    6258:	ldrbtmi	r3, [r9], #-828	; 0xfffffcc4
    625c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    6260:	subsmi	r6, r1, sl, lsl r8
    6264:	movwhi	pc, #12352	; 0x3040	; <UNPREDICTABLE>
    6268:	cfstr32pl	mvfx15, [r7, #-52]	; 0xffffffcc
    626c:	ldc	0, cr11, [sp], #4
    6270:	pop	{r1, r8, r9, fp, pc}
    6274:			; <UNDEFINED> instruction: 0x464a8ff0
    6278:			; <UNDEFINED> instruction: 0x46204651
    627c:	blx	ff0c4282 <__assert_fail@plt+0xff0c208e>
    6280:			; <UNDEFINED> instruction: 0xf47f2800
    6284:			; <UNDEFINED> instruction: 0xf8dfaeb8
    6288:	strbmi	r1, [sl], -r0, ror #13
    628c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6290:	blx	fee44296 <__assert_fail@plt+0xfee420a2>
    6294:			; <UNDEFINED> instruction: 0xf47f2800
    6298:			; <UNDEFINED> instruction: 0xf8dfaeae
    629c:			; <UNDEFINED> instruction: 0xf10516d0
    62a0:			; <UNDEFINED> instruction: 0x46200218
    62a4:	ldrbtmi	r9, [r9], #-516	; 0xfffffdfc
    62a8:	blx	feb442ae <__assert_fail@plt+0xfeb420ba>
    62ac:	stmdacs	r0, {r2, r9, fp, ip, pc}
    62b0:	mcrge	4, 5, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    62b4:	ssatne	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    62b8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    62bc:	blx	fe8c42c2 <__assert_fail@plt+0xfe8c20ce>
    62c0:			; <UNDEFINED> instruction: 0xf47f2800
    62c4:			; <UNDEFINED> instruction: 0xf8dfae98
    62c8:			; <UNDEFINED> instruction: 0xf10516ac
    62cc:			; <UNDEFINED> instruction: 0x4620021c
    62d0:	ldrbtmi	r9, [r9], #-516	; 0xfffffdfc
    62d4:	blx	fe5c42da <__assert_fail@plt+0xfe5c20e6>
    62d8:	stmdacs	r0, {r2, r9, fp, ip, pc}
    62dc:	mcrge	4, 4, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    62e0:			; <UNDEFINED> instruction: 0x1694f8df
    62e4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    62e8:	blx	fe3442ee <__assert_fail@plt+0xfe3420fa>
    62ec:			; <UNDEFINED> instruction: 0xf47f2800
    62f0:			; <UNDEFINED> instruction: 0xf8dfae82
    62f4:			; <UNDEFINED> instruction: 0xf1051688
    62f8:	strtmi	r0, [r0], -r0, lsr #4
    62fc:			; <UNDEFINED> instruction: 0xf7ff4479
    6300:	stmdacs	r0, {r0, r7, r8, r9, fp, ip, sp, lr, pc}
    6304:	mrcge	4, 3, APSR_nzcv, cr7, cr15, {3}
    6308:			; <UNDEFINED> instruction: 0x1674f8df
    630c:	subseq	pc, r0, #1073741825	; 0x40000001
    6310:	andls	r4, r4, #32, 12	; 0x2000000
    6314:			; <UNDEFINED> instruction: 0xf7ff4479
    6318:	bls	1450f4 <__assert_fail@plt+0x142f00>
    631c:			; <UNDEFINED> instruction: 0xf47f2800
    6320:			; <UNDEFINED> instruction: 0xf8dfae6a
    6324:	strtmi	r1, [r0], -r0, ror #12
    6328:			; <UNDEFINED> instruction: 0xf7ff4479
    632c:	stmdacs	r0, {r0, r1, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    6330:	mcrge	4, 3, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    6334:			; <UNDEFINED> instruction: 0x1650f8df
    6338:	eorseq	pc, ip, #1073741825	; 0x40000001
    633c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6340:	blx	1844346 <__assert_fail@plt+0x1842152>
    6344:			; <UNDEFINED> instruction: 0xf47f2800
    6348:			; <UNDEFINED> instruction: 0xf8dfae56
    634c:			; <UNDEFINED> instruction: 0xf1051640
    6350:	strtmi	r0, [r0], -r0, asr #4
    6354:			; <UNDEFINED> instruction: 0xf7ff4479
    6358:	stmdacs	r0, {r0, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    635c:	mcrge	4, 2, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    6360:			; <UNDEFINED> instruction: 0x162cf8df
    6364:	subeq	pc, r4, #1073741825	; 0x40000001
    6368:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    636c:	blx	12c4372 <__assert_fail@plt+0x12c217e>
    6370:			; <UNDEFINED> instruction: 0xf47f2800
    6374:			; <UNDEFINED> instruction: 0xf8dfae40
    6378:			; <UNDEFINED> instruction: 0xf105161c
    637c:			; <UNDEFINED> instruction: 0x46200258
    6380:	ldrbtmi	r9, [r9], #-516	; 0xfffffdfc
    6384:	blx	fc438a <__assert_fail@plt+0xfc2196>
    6388:	stmdacs	r0, {r2, r9, fp, ip, pc}
    638c:	mrcge	4, 1, APSR_nzcv, cr3, cr15, {3}
    6390:			; <UNDEFINED> instruction: 0x1604f8df
    6394:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6398:	blx	d4439e <__assert_fail@plt+0xd421aa>
    639c:	stmdacs	r0, {r2, r9, fp, ip, pc}
    63a0:	mcrge	4, 1, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    63a4:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    63a8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    63ac:	blx	ac43b2 <__assert_fail@plt+0xac21be>
    63b0:	stmdacs	r0, {r2, r9, fp, ip, pc}
    63b4:	mrcge	4, 0, APSR_nzcv, cr15, cr15, {3}
    63b8:	strbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    63bc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    63c0:	blx	8443c6 <__assert_fail@plt+0x8421d2>
    63c4:			; <UNDEFINED> instruction: 0xf47f2800
    63c8:			; <UNDEFINED> instruction: 0xf8dfae16
    63cc:			; <UNDEFINED> instruction: 0xf10515d8
    63d0:			; <UNDEFINED> instruction: 0x46200254
    63d4:	ldrbtmi	r9, [r9], #-516	; 0xfffffdfc
    63d8:	blx	5443de <__assert_fail@plt+0x5421ea>
    63dc:	stmdacs	r0, {r2, r9, fp, ip, pc}
    63e0:	mcrge	4, 0, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    63e4:	strbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    63e8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    63ec:	blx	2c43f2 <__assert_fail@plt+0x2c21fe>
    63f0:	stmdacs	r0, {r2, r9, fp, ip, pc}
    63f4:	cfldrdge	mvd15, [pc, #508]!	; 65f8 <__assert_fail@plt+0x4404>
    63f8:	ldrne	pc, [r0, #2271]!	; 0x8df
    63fc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6400:	blx	44406 <__assert_fail@plt+0x42212>
    6404:			; <UNDEFINED> instruction: 0xf47f2800
    6408:			; <UNDEFINED> instruction: 0xf8dfadf6
    640c:			; <UNDEFINED> instruction: 0xf10515a4
    6410:	strtmi	r0, [r0], -r8, lsr #4
    6414:			; <UNDEFINED> instruction: 0xf7ff4479
    6418:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    641c:	cfstrdge	mvd15, [fp, #508]!	; 0x1fc
    6420:	ldrne	pc, [r0, #2271]	; 0x8df
    6424:	eoreq	pc, r4, #1073741825	; 0x40000001
    6428:	andls	r4, r4, #32, 12	; 0x2000000
    642c:			; <UNDEFINED> instruction: 0xf7ff4479
    6430:	bls	144fdc <__assert_fail@plt+0x142de8>
    6434:			; <UNDEFINED> instruction: 0xf47f2800
    6438:			; <UNDEFINED> instruction: 0xf8dfadde
    643c:			; <UNDEFINED> instruction: 0x4620157c
    6440:			; <UNDEFINED> instruction: 0xf7ff4479
    6444:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    6448:	cfldrdge	mvd15, [r5, #508]	; 0x1fc
    644c:	strbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    6450:	subseq	pc, ip, #1073741825	; 0x40000001
    6454:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6458:	blx	ff54445c <__assert_fail@plt+0xff542268>
    645c:			; <UNDEFINED> instruction: 0xf47f2800
    6460:			; <UNDEFINED> instruction: 0xf8dfadca
    6464:			; <UNDEFINED> instruction: 0xf105155c
    6468:	strtmi	r0, [r0], -r0, ror #4
    646c:			; <UNDEFINED> instruction: 0xf7ff4479
    6470:	stmdacs	r0, {r0, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    6474:	cfldrsge	mvf15, [pc, #508]!	; 6678 <__assert_fail@plt+0x4484>
    6478:	strbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    647c:	strtmi	r2, [r0], -r5, lsl #4
    6480:			; <UNDEFINED> instruction: 0xf7fb4479
    6484:	stmdacs	r0, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}
    6488:	cfldrsge	mvf15, [r5, #508]!	; 0x1fc
    648c:	ldcl	7, cr15, [r0, #-1004]!	; 0xfffffc14
    6490:	mrrcne	11, 0, r9, sl, cr3
    6494:	ldrmi	r6, [r3], -r1, lsl #16
    6498:			; <UNDEFINED> instruction: 0xf9933201
    649c:			; <UNDEFINED> instruction: 0xf8310000
    64a0:	streq	r0, [r0, #-16]
    64a4:	blcc	7b888 <__assert_fail@plt+0x79694>
    64a8:	svccs	0x0001f913
    64ac:	andseq	pc, r2, r1, lsr r8	; <UNPREDICTABLE>
    64b0:	ldrbtle	r0, [r9], #1152	; 0x480
    64b4:			; <UNDEFINED> instruction: 0xf47f2a3a
    64b8:			; <UNDEFINED> instruction: 0xf8dfad9e
    64bc:	strtmi	r1, [r0], -ip, lsl #10
    64c0:			; <UNDEFINED> instruction: 0xf7fb4479
    64c4:			; <UNDEFINED> instruction: 0xf8dfebd8
    64c8:	andcs	r1, r7, #4, 10	; 0x1000000
    64cc:	andcc	r4, r6, r9, ror r4
    64d0:	mcr	7, 3, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    64d4:			; <UNDEFINED> instruction: 0xf43f2800
    64d8:			; <UNDEFINED> instruction: 0xf8dfad8e
    64dc:			; <UNDEFINED> instruction: 0x462014f4
    64e0:			; <UNDEFINED> instruction: 0xf7fb4479
    64e4:	stmdacs	r0, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
    64e8:	cfstrsge	mvf15, [r5, #252]	; 0xfc
    64ec:	tsteq	ip, #168, 2	; 0x2a	; <UNPREDICTABLE>
    64f0:	strbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    64f4:	ldrbtmi	r9, [r9], #-773	; 0xfffffcfb
    64f8:			; <UNDEFINED> instruction: 0xf7fb461a
    64fc:	stmdacs	r1, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
    6500:	cfldrdge	mvd15, [r9, #-508]!	; 0xfffffe04
    6504:	ldrbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    6508:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    650c:	bl	fecc4500 <__assert_fail@plt+0xfecc230c>
    6510:	mulcc	r5, r0, r9
    6514:	stmdbeq	r5, {r8, ip, sp, lr, pc}
    6518:			; <UNDEFINED> instruction: 0xf43f2b00
    651c:			; <UNDEFINED> instruction: 0xf8dfad6c
    6520:	andcs	r1, r4, #188, 8	; 0xbc000000
    6524:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    6528:	mrc	7, 1, APSR_nzcv, cr10, cr11, {7}
    652c:			; <UNDEFINED> instruction: 0xf0002800
    6530:			; <UNDEFINED> instruction: 0xf8df81cf
    6534:	andcs	r1, fp, #172, 8	; 0xac000000
    6538:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    653c:	mrc	7, 1, APSR_nzcv, cr0, cr11, {7}
    6540:			; <UNDEFINED> instruction: 0xf0002800
    6544:			; <UNDEFINED> instruction: 0xf8df8196
    6548:			; <UNDEFINED> instruction: 0x4648149c
    654c:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
    6550:	mcr	7, 1, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    6554:	svclt	0x00142800
    6558:	cmncs	r5, #0, 6
    655c:			; <UNDEFINED> instruction: 0xf8df9304
    6560:	strtmi	r1, [r0], -r8, lsl #9
    6564:			; <UNDEFINED> instruction: 0xf7fb4479
    6568:	stmdacs	r0, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
    656c:	cfstrdge	mvd15, [r3, #-252]	; 0xffffff04
    6570:	tsteq	r8, #168, 2	; 0x2a	; <UNPREDICTABLE>
    6574:	ldrbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6578:	ldrbtmi	r9, [r9], #-774	; 0xfffffcfa
    657c:			; <UNDEFINED> instruction: 0xf7fb461a
    6580:	stmdacs	r1, {r3, r6, r8, sl, fp, sp, lr, pc}
    6584:			; <UNDEFINED> instruction: 0xf47f4681
    6588:	ldmib	r5, {r1, r2, r4, r5, r8, sl, fp, sp, pc}^
    658c:	andcc	r2, r1, #35	; 0x23
    6590:	addcs	pc, ip, r5, asr #17
    6594:	tstls	r7, r1, asr r1
    6598:	mcrr	7, 15, pc, r0, cr11	; <UNPREDICTABLE>
    659c:	stmdbls	r7, {r3, r4, r8, fp, ip, sp, pc}
    65a0:			; <UNDEFINED> instruction: 0xf0402900
    65a4:			; <UNDEFINED> instruction: 0xf8d58198
    65a8:	eorcs	r3, r0, #140	; 0x8c
    65ac:	addseq	pc, r0, r5, asr #17
    65b0:			; <UNDEFINED> instruction: 0xf1032100
    65b4:			; <UNDEFINED> instruction: 0xf1096900
    65b8:	bl	14dbc <__assert_fail@plt+0x12bc8>
    65bc:	strbmi	r1, [r8], -r9, asr #18
    65c0:	stcl	7, cr15, [r6, #-1004]	; 0xfffffc14
    65c4:	blcs	1a6d1dc <__assert_fail@plt+0x1a6afe8>
    65c8:	msrhi	SPSR_x, r0
    65cc:	msreq	SPSR_s, r3, lsr #3
    65d0:	cmpmi	fp, fp, asr #4
    65d4:			; <UNDEFINED> instruction: 0xf0402b00
    65d8:	movwls	r8, #29019	; 0x715b
    65dc:	blls	157f04 <__assert_fail@plt+0x155d10>
    65e0:	strne	pc, [ip], #-2271	; 0xfffff721
    65e4:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
    65e8:	blx	1e445e4 <__assert_fail@plt+0x1e423f0>
    65ec:	blls	16ca0c <__assert_fail@plt+0x16a818>
    65f0:	ldmdavs	r8, {r1, r3, r6, fp, sp, lr}
    65f4:	stmdavs	r9, {r2, r8, r9, fp, ip, pc}
    65f8:	blcs	1d47048 <__assert_fail@plt+0x1d44e54>
    65fc:	andeq	pc, r8, r9, asr #17
    6600:	addspl	lr, r1, #270336	; 0x42000
    6604:	orrcs	lr, r1, pc, asr #20
    6608:	andne	lr, r4, #3293184	; 0x324000
    660c:	teqhi	r4, r0	; <UNPREDICTABLE>
    6610:	ldrmi	r9, [r8], -r7, lsl #22
    6614:	andeq	pc, r4, r9, asr #17
    6618:	ldmdavs	fp!, {r0, r2, r3, r5, r6, r7, sl, sp, lr, pc}
    661c:	eorsvs	r3, fp, r1, lsl #6
    6620:	ldmibmi	r4!, {r1, r2, r5, r6, r8, sl, sp, lr, pc}^
    6624:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6628:	bl	94461c <__assert_fail@plt+0x942428>
    662c:			; <UNDEFINED> instruction: 0xf43f2800
    6630:	ldmmi	r1!, {r2, r4, r8, sl, fp, sp, pc}^
    6634:			; <UNDEFINED> instruction: 0xf7fd4478
    6638:	rscvs	pc, r8, #552960	; 0x87000
    663c:	svcvs	0x00e9e50d
    6640:			; <UNDEFINED> instruction: 0xf7fb4630
    6644:			; <UNDEFINED> instruction: 0xf8c5ebc0
    6648:	ldr	r0, [r9, #128]!	; 0x80
    664c:	ldrtmi	r6, [r0], -r9, lsr #31
    6650:	bl	fee44644 <__assert_fail@plt+0xfee42450>
    6654:	str	r6, [r4, #1896]!	; 0x768
    6658:	stmdavs	r8!, {r0, r4, r5, r9, sl, lr}^
    665c:			; <UNDEFINED> instruction: 0xf968f003
    6660:	stmdacs	r0, {r1, r2, r9, sl, lr}
    6664:	cfldrdge	mvd15, [r2, #252]!	; 0xfc
    6668:	addsmi	pc, r8, r5, asr #17
    666c:			; <UNDEFINED> instruction: 0xf7fb4630
    6670:	cmnlt	r8, ip, asr sp
    6674:			; <UNDEFINED> instruction: 0xf1007cc2
    6678:	bcs	b872cc <__assert_fail@plt+0xb850d8>
    667c:	addshi	pc, r9, r0
    6680:	bcs	ba5990 <__assert_fail@plt+0xba379c>
    6684:	addshi	pc, sp, r0
    6688:	strcc	r4, [r1], #-1584	; 0xfffff9d0
    668c:	stcl	7, cr15, [ip, #-1004]	; 0xfffffc14
    6690:	mvnle	r2, r0, lsl #16
    6694:			; <UNDEFINED> instruction: 0xf43f2c00
    6698:			; <UNDEFINED> instruction: 0x4630add9
    669c:	bl	444690 <__assert_fail@plt+0x44249c>
    66a0:	strtmi	r2, [r0], -r8, lsl #2
    66a4:	blx	17c46a0 <__assert_fail@plt+0x17c24ac>
    66a8:			; <UNDEFINED> instruction: 0x3098f8d5
    66ac:			; <UNDEFINED> instruction: 0xf8c5429c
    66b0:	ldclle	0, cr0, [r3, #-592]!	; 0xfffffdb0
    66b4:			; <UNDEFINED> instruction: 0x27204bd1
    66b8:	mcr	4, 0, r4, cr8, cr11, {3}
    66bc:			; <UNDEFINED> instruction: 0x46303a10
    66c0:	ldc	7, cr15, [r2, #-1004]!	; 0xfffffc14
    66c4:	rsble	r2, r9, r0, lsl #16
    66c8:			; <UNDEFINED> instruction: 0xf1007cc3
    66cc:	blcs	b88f20 <__assert_fail@plt+0xb86d2c>
    66d0:	addhi	pc, lr, r0
    66d4:	blcs	ba59e8 <__assert_fail@plt+0xba37f4>
    66d8:	addshi	pc, r0, r0
    66dc:			; <UNDEFINED> instruction: 0xf0137c83
    66e0:	ldrshle	r0, [r7], #-251	; 0xffffff05
    66e4:	ldmdbeq	r8, {r3, r5, r7, r8, ip, sp, lr, pc}
    66e8:	bcs	441f50 <__assert_fail@plt+0x43fd5c>
    66ec:	ldrbmi	r6, [r3], -r8, ror #16
    66f0:			; <UNDEFINED> instruction: 0xf0034649
    66f4:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    66f8:			; <UNDEFINED> instruction: 0xf8d5dd4c
    66fc:			; <UNDEFINED> instruction: 0x46503098
    6700:			; <UNDEFINED> instruction: 0xa094f8d5
    6704:			; <UNDEFINED> instruction: 0xf8c51c59
    6708:	movwls	r1, #12440	; 0x3098
    670c:	blx	744708 <__assert_fail@plt+0x742514>
    6710:			; <UNDEFINED> instruction: 0xf84a9b03
    6714:			; <UNDEFINED> instruction: 0x46830033
    6718:	ldc	7, cr15, [r8], {251}	; 0xfb
    671c:	bl	2ad330 <__assert_fail@plt+0x2ab13c>
    6720:	andls	r0, r3, #805306380	; 0x3000000c
    6724:			; <UNDEFINED> instruction: 0xf99b6801
    6728:			; <UNDEFINED> instruction: 0xf8510000
    672c:			; <UNDEFINED> instruction: 0xf88b1020
    6730:			; <UNDEFINED> instruction: 0xf85a1000
    6734:	ldmdblt	r0!, {r0, r1, r4, r5}
    6738:	cmpcs	pc, r9
    673c:	ldc	7, cr15, [ip], #-1004	; 0xfffffc14
    6740:			; <UNDEFINED> instruction: 0xf800b128
    6744:			; <UNDEFINED> instruction: 0xf9907b01
    6748:	blcs	12750 <__assert_fail@plt+0x1055c>
    674c:			; <UNDEFINED> instruction: 0xf8d9d1f5
    6750:	blls	ea758 <__assert_fail@plt+0xe8564>
    6754:	andls	pc, r4, r3, asr #17
    6758:	svceq	0x0000f1b9
    675c:	stmibmi	r8!, {r1, r3, r4, ip, lr, pc}
    6760:	strbmi	r2, [r8], -sl, lsl #4
    6764:			; <UNDEFINED> instruction: 0xf7fb4479
    6768:	ldmiblt	r8, {r2, r3, r4, r8, sl, fp, sp, lr, pc}
    676c:			; <UNDEFINED> instruction: 0xf889233b
    6770:	blls	d27a0 <__assert_fail@plt+0xd05ac>
    6774:	cmnlt	fp, fp, asr r8
    6778:	mulcs	r0, r3, r9
    677c:	ldrmi	fp, [r9], -r2, asr #2
    6780:	svclt	0x00182a3a
    6784:	blcs	84798 <__assert_fail@plt+0x825a4>
    6788:	svccs	0x0001f911
    678c:	mvnsle	r2, r0, lsl #20
    6790:	andsvc	r2, sl, r0, lsl #4
    6794:			; <UNDEFINED> instruction: 0x3098f8d5
    6798:	lfmle	f4, 4, [r0], {156}	; 0x9c
    679c:			; <UNDEFINED> instruction: 0xf7fb4630
    67a0:	blmi	fe641bf0 <__assert_fail@plt+0xfe63f9fc>
    67a4:	ldrdeq	lr, [r5, -r5]!
    67a8:	ldrbtmi	r2, [fp], #-520	; 0xfffffdf8
    67ac:	ldcl	7, cr15, [sl], {251}	; 0xfb
    67b0:	ldmdavc	sl, {r2, r3, r6, r8, sl, sp, lr, pc}^
    67b4:			; <UNDEFINED> instruction: 0xf43f2a00
    67b8:	stclvc	15, cr10, [r2], {89}	; 0x59
    67bc:			; <UNDEFINED> instruction: 0xf47f2a2e
    67c0:	ldmdavc	sl, {r0, r1, r5, r6, r8, r9, sl, fp, sp, pc}^
    67c4:	bcs	b933d0 <__assert_fail@plt+0xb911dc>
    67c8:	svcge	0x005ef47f
    67cc:	blcs	24940 <__assert_fail@plt+0x2274c>
    67d0:	svcge	0x005af47f
    67d4:	stmibmi	ip, {r1, r3, r6, r8, r9, sl, sp, lr, pc}
    67d8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    67dc:	b	19447d0 <__assert_fail@plt+0x19425dc>
    67e0:			; <UNDEFINED> instruction: 0xf47f2800
    67e4:	mcrvs	12, 7, sl, cr11, cr0, {3}
    67e8:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    67ec:	strbt	r6, [sl], #-1771	; 0xfffff915
    67f0:	mulcc	r1, sl, r8
    67f4:			; <UNDEFINED> instruction: 0xf43f2b00
    67f8:	strb	sl, [fp, -r2, ror #30]!
    67fc:	mulcc	r1, sl, r8
    6800:			; <UNDEFINED> instruction: 0xf47f2b2e
    6804:			; <UNDEFINED> instruction: 0xf89aaf6b
    6808:	blcs	12818 <__assert_fail@plt+0x10624>
    680c:	svcge	0x0057f43f
    6810:			; <UNDEFINED> instruction: 0xf001e764
    6814:	eorsvs	pc, r8, fp, ror #29
    6818:	ldmdbmi	ip!, {r1, r3, r5, r6, sl, sp, lr, pc}^
    681c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6820:	b	a44814 <__assert_fail@plt+0xa42620>
    6824:			; <UNDEFINED> instruction: 0xf47f2800
    6828:	ldrt	sl, [r9], #-3127	; 0xfffff3c9
    682c:	andcs	r4, r5, #120, 18	; 0x1e0000
    6830:	ldrbtmi	r2, [r9], #-0
    6834:	b	ff644828 <__assert_fail@plt+0xff642634>
    6838:	ldrbtmi	r4, [sl], #-2678	; 0xfffff58a
    683c:	andcs	r4, r1, r1, lsl #12
    6840:	b	fffc4834 <__assert_fail@plt+0xfffc2640>
    6844:	andcs	r4, r5, #116, 18	; 0x1d0000
    6848:			; <UNDEFINED> instruction: 0xf7fb4479
    684c:	bmi	1d0138c <__assert_fail@plt+0x1cff198>
    6850:			; <UNDEFINED> instruction: 0x4601447a
    6854:			; <UNDEFINED> instruction: 0xf7fb2001
    6858:	ldmdbmi	r1!, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    685c:	andcs	r4, r5, #32, 12	; 0x2000000
    6860:			; <UNDEFINED> instruction: 0xf7fb4479
    6864:	strmi	lr, [r1], -r2, asr #21
    6868:			; <UNDEFINED> instruction: 0xf7fb2001
    686c:			; <UNDEFINED> instruction: 0xf7fbeaea
    6870:	cmncs	r9, #208, 20	; 0xd0000
    6874:	ldrbt	r9, [r2], -r4, lsl #6
    6878:	ldrbtmi	r4, [r8], #-2154	; 0xfffff796
    687c:	b	ff0c4870 <__assert_fail@plt+0xff0c267c>
    6880:			; <UNDEFINED> instruction: 0xf47f2800
    6884:	stmdbmi	r8!, {r0, r1, r2, r6, r7, r9, sl, fp, sp, pc}^
    6888:	ldrbtmi	r2, [r9], #-1
    688c:	b	ff644880 <__assert_fail@plt+0xff64268c>
    6890:	andcc	lr, r4, #3620864	; 0x374000
    6894:	stmdbmi	r5!, {r3, r6, r9, sl, lr}^
    6898:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    689c:			; <UNDEFINED> instruction: 0xf91ef7fd
    68a0:	bls	16c8c0 <__assert_fail@plt+0x16a6cc>
    68a4:	ldmdavs	r1, {r0, r1, r6, fp, sp, lr}
    68a8:	addseq	r6, fp, #131072	; 0x20000
    68ac:	andne	pc, r8, r9, asr #17
    68b0:	orrspl	lr, r2, #274432	; 0x43000
    68b4:	stmib	r9, {r1, r4, r7, r9}^
    68b8:	blls	10f4d0 <__assert_fail@plt+0x10d2dc>
    68bc:	andsle	r2, r0, r9, ror #22
    68c0:	ldrbtmi	r4, [r8], #-2139	; 0xfffff7a5
    68c4:	b	fe7c48b8 <__assert_fail@plt+0xfe7c26c4>
    68c8:			; <UNDEFINED> instruction: 0xf47f2800
    68cc:	ldrb	sl, [sl, r3, lsr #29]
    68d0:	movwls	r2, #17252	; 0x4364
    68d4:	strmi	lr, [sl], -r3, asr #12
    68d8:			; <UNDEFINED> instruction: 0x46484956
    68dc:			; <UNDEFINED> instruction: 0xf7fb4479
    68e0:	ldmdami	r5, {r4, r5, r7, r9, fp, sp, lr, pc}^
    68e4:			; <UNDEFINED> instruction: 0xf7fb4478
    68e8:	stmdacs	r0, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    68ec:	mrcge	4, 4, APSR_nzcv, cr2, cr15, {3}
    68f0:	svclt	0x0000e7c9
    68f4:	andeq	r7, r1, r6, asr lr
    68f8:	andeq	r0, r0, ip, ror #3
    68fc:	andeq	r5, r0, lr, lsl #15
    6900:			; <UNDEFINED> instruction: 0x000062b8
    6904:	muleq	r0, r0, r7
    6908:	muleq	r0, r6, r7
    690c:	andeq	r5, r0, r4, asr #17
    6910:			; <UNDEFINED> instruction: 0x000058ba
    6914:	andeq	r5, r0, sl, lsl #9
    6918:	andeq	r5, r0, ip, lsr #17
    691c:	muleq	r0, lr, r8
    6920:	muleq	r0, r0, r8
    6924:	andeq	r5, r0, sl, ror r8
    6928:	andeq	r7, r1, r8, lsr pc
    692c:	andeq	r5, r0, r0, ror #16
    6930:	andeq	r7, r1, r0, lsl pc
    6934:	andeq	r7, r1, ip, lsl #30
    6938:	andeq	r5, r0, r4, ror r8
    693c:	andeq	r7, r1, r2, lsl #29
    6940:			; <UNDEFINED> instruction: 0x000057b6
    6944:	andeq	r7, r1, lr, asr lr
    6948:	andeq	r5, r0, r6, ror #15
    694c:	ldrdeq	r5, [r0], -r6
    6950:	andeq	r5, r0, sl, asr #15
    6954:	andeq	r5, r0, r2, ror #2
    6958:	andeq	r6, r0, r8, lsl #1
    695c:	andeq	r5, r0, lr, lsr #15
    6960:	andeq	r5, r0, r8, lsl #15
    6964:	andeq	r7, r1, lr, lsl #23
    6968:	andeq	r5, r0, r6, lsl #10
    696c:	andeq	r5, r0, r2, lsl #10
    6970:	andeq	r5, r0, sl, ror #9
    6974:	ldrdeq	r5, [r0], -lr
    6978:	ldrdeq	r5, [r0], -r2
    697c:	andeq	r5, r0, r8, asr #9
    6980:			; <UNDEFINED> instruction: 0x000054bc
    6984:			; <UNDEFINED> instruction: 0x000054b4
    6988:	andeq	r5, r0, sl, lsr #9
    698c:	muleq	r0, ip, r4
    6990:	muleq	r0, r6, r4
    6994:	andeq	r5, r0, lr, lsl #9
    6998:	andeq	r5, r0, r2, lsl #9
    699c:	andeq	r5, r0, sl, ror r4
    69a0:	andeq	r5, r0, r6, asr #26
    69a4:	andeq	r5, r0, sl, asr r4
    69a8:	andeq	r5, r0, r2, asr r4
    69ac:	andeq	r5, r0, sl, asr #8
    69b0:	andeq	r5, r0, r0, lsl #23
    69b4:	andeq	r5, r0, r4, lsr r4
    69b8:	andeq	r5, r0, ip, lsl r4
    69bc:	andeq	r5, r0, r6, lsl r4
    69c0:	andeq	r5, r0, r0, lsl r4
    69c4:	strdeq	r5, [r0], -r0
    69c8:	andeq	r5, r0, ip, asr #7
    69cc:	andeq	r5, r0, r8, asr #7
    69d0:			; <UNDEFINED> instruction: 0x000053bc
    69d4:	andeq	r5, r0, lr, lsr #7
    69d8:	andeq	r5, r0, r6, lsr #7
    69dc:	muleq	r0, r2, r3
    69e0:	andeq	r5, r0, r6, lsl #7
    69e4:	andeq	r5, r0, lr, ror r3
    69e8:	andeq	r5, r0, r0, ror r3
    69ec:	andeq	r5, r0, r2, ror #6
    69f0:	andeq	r5, r0, sl, lsl #6
    69f4:	ldrdeq	r5, [r0], -lr
    69f8:	andeq	r4, r0, r4, asr #29
    69fc:	andeq	r5, r0, r4, lsr #6
    6a00:	andeq	r5, r0, ip, lsl #5
    6a04:			; <UNDEFINED> instruction: 0xffffd25f
    6a08:	andeq	r5, r0, sl, asr r1
    6a0c:	andeq	r5, r0, r6, lsl #2
    6a10:	andeq	r5, r0, sl, lsl r1
    6a14:	andeq	r5, r0, sl, lsr r1
    6a18:	andeq	r4, r0, r8, lsl pc
    6a1c:	andeq	r4, r0, r0, lsr #30
    6a20:	andeq	r4, r0, r4, ror #29
    6a24:	andeq	r5, r0, r2, asr r0
    6a28:	strdeq	r4, [r0], -lr
    6a2c:	andeq	r5, r0, lr, asr #32
    6a30:	strdeq	r4, [r0], -r6
    6a34:	andeq	r4, r0, r4, asr #15
    6a38:	ldrdeq	r4, [r0], -ip
    6a3c:	blmi	13d937c <__assert_fail@plt+0x13d7188>
    6a40:	push	{r1, r3, r4, r5, r6, sl, lr}
    6a44:	strdlt	r4, [r8], r0
    6a48:	ldmpl	r3, {r0, r2, r8, fp, sp, lr}^
    6a4c:	movwls	r6, #30747	; 0x781b
    6a50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6a54:	rsbsle	r2, sp, r0, lsl #26
    6a58:	strmi	r6, [r4], -r3, asr #19
    6a5c:	rsbsle	r2, r9, r0, lsl #22
    6a60:	bcs	c24b10 <__assert_fail@plt+0xc2291c>
    6a64:	stmdavc	sl!, {r1, r2, r4, r5, r6, r8, ip, lr, pc}^
    6a68:	cmnle	r3, r8, ror sl
    6a6c:	bcs	c24adc <__assert_fail@plt+0xc228e8>
    6a70:	ldmdavc	sl, {r4, r5, r6, r8, ip, lr, pc}^
    6a74:			; <UNDEFINED> instruction: 0x0678f1b2
    6a78:			; <UNDEFINED> instruction: 0xf7fbd16c
    6a7c:			; <UNDEFINED> instruction: 0xf10deab0
    6a80:			; <UNDEFINED> instruction: 0x46320810
    6a84:	strmi	r4, [r7], -r1, asr #12
    6a88:	strtmi	r6, [r8], -r6
    6a8c:	ldmdb	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a90:			; <UNDEFINED> instruction: 0x4605683a
    6a94:	cmple	sp, r0, lsl #20
    6a98:	blls	120f24 <__assert_fail@plt+0x11ed30>
    6a9c:			; <UNDEFINED> instruction: 0xd0594299
    6aa0:	strbmi	r6, [r1], -r0, ror #19
    6aa4:	ldmdb	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6aa8:	bcs	20b98 <__assert_fail@plt+0x1e9a4>
    6aac:	stmibvs	r1!, {r1, r4, r6, r8, ip, lr, pc}^
    6ab0:	addsmi	r9, r9, #4, 22	; 0x1000
    6ab4:	ldmdbmi	r2!, {r1, r2, r3, r6, ip, lr, pc}
    6ab8:	ldrbtmi	r2, [r9], #-833	; 0xfffffcbf
    6abc:			; <UNDEFINED> instruction: 0xf851e004
    6ac0:	andcc	r3, r1, #12, 30	; 0x30
    6ac4:	suble	r1, r5, lr, asr ip
    6ac8:			; <UNDEFINED> instruction: 0xd1f8429d
    6acc:	tstcs	ip, sp, lsr #22
    6ad0:	blx	57cc6 <__assert_fail@plt+0x55ad2>
    6ad4:	ldmib	r2, {r1, r9, ip, sp}^
    6ad8:			; <UNDEFINED> instruction: 0x61232301
    6adc:	eorsle	r2, r9, r0, lsl #20
    6ae0:	mrrcne	8, 1, r6, r9, cr3
    6ae4:	and	sp, r7, r4, lsl #2
    6ae8:	svccc	0x0008f852
    6aec:	andle	r1, r3, r9, asr ip
    6af0:			; <UNDEFINED> instruction: 0xd1f94298
    6af4:	eorvs	r6, r3, #5439488	; 0x530000
    6af8:			; <UNDEFINED> instruction: 0xd12b2d41
    6afc:	movtlt	r6, #35424	; 0x8a60
    6b00:	teqlt	fp, #2240	; 0x8c0
    6b04:	andcs	r2, sl, #0, 6
    6b08:	eorsvs	r4, fp, r1, asr #12
    6b0c:	ldm	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b10:			; <UNDEFINED> instruction: 0x4605683a
    6b14:	bvs	18752e4 <__assert_fail@plt+0x18730f0>
    6b18:	addsmi	r9, r9, #4, 22	; 0x1000
    6b1c:	stcvs	0, cr13, [r0, #-104]!	; 0xffffff98
    6b20:			; <UNDEFINED> instruction: 0xf7fb4641
    6b24:	ldmdavs	fp!, {r2, r4, r6, r7, fp, sp, lr, pc}
    6b28:			; <UNDEFINED> instruction: 0x6d22b9a3
    6b2c:	addsmi	r9, sl, #4, 22	; 0x1000
    6b30:	stmib	sp, {r4, ip, lr, pc}^
    6b34:	cfstr32ge	mvfx0, [r5, #-4]
    6b38:	movwcs	r4, #35347	; 0x8a13
    6b3c:	ldrmi	r4, [r9], -r8, lsr #12
    6b40:	andls	r4, r0, #2046820352	; 0x7a000000
    6b44:			; <UNDEFINED> instruction: 0xf7fb2201
    6b48:	strtmi	lr, [r8], -r4, asr #22
    6b4c:	ldmdb	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b50:	strvs	fp, [r0, #-360]!	; 0xfffffe98
    6b54:	blmi	259390 <__assert_fail@plt+0x25719c>
    6b58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6b5c:	blls	1e0bcc <__assert_fail@plt+0x1de9d8>
    6b60:	qaddle	r4, sl, r2
    6b64:	pop	{r3, ip, sp, pc}
    6b68:			; <UNDEFINED> instruction: 0xf7fb81f0
    6b6c:	stmdbmi	r8, {r1, r4, r6, r8, fp, sp, lr, pc}
    6b70:	ldrbtmi	r2, [r9], #-1
    6b74:	stmdb	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b78:	andeq	r7, r1, r8, lsr #7
    6b7c:	andeq	r0, r0, ip, ror #3
    6b80:	andeq	r6, r1, r6, lsr lr
    6b84:	andeq	r6, r1, r0, lsr #28
    6b88:	andeq	r5, r0, r0, lsr ip
    6b8c:	muleq	r1, r0, r2
    6b90:	andeq	r4, r0, r6, lsl r5
    6b94:	svcmi	0x00f0e92d
    6b98:	ldrmi	r4, [r0], -r0, lsl #13
    6b9c:	blmi	e99488 <__assert_fail@plt+0xe97294>
    6ba0:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
    6ba4:	tstcs	r0, ip, lsl #12
    6ba8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6bac:			; <UNDEFINED> instruction: 0xf04f9305
    6bb0:			; <UNDEFINED> instruction: 0xf7fb0300
    6bb4:	vmlane.f16	s28, s13, s12	; <UNPREDICTABLE>
    6bb8:			; <UNDEFINED> instruction: 0x2700bfb8
    6bbc:	strtmi	sp, [r0], -r2, asr #22
    6bc0:	ldmib	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6bc4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    6bc8:	strcs	sp, [r0, #-72]	; 0xffffffb8
    6bcc:	strtmi	r4, [fp], -r2, asr #12
    6bd0:	strls	r4, [r0, #-1584]	; 0xfffff9d0
    6bd4:	ldmdb	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6bd8:	svclt	0x00083101
    6bdc:	svccc	0x00fff1b0
    6be0:			; <UNDEFINED> instruction: 0x4622d03c
    6be4:	ldrtmi	r4, [r8], -r9, lsr #12
    6be8:	b	cc4bdc <__assert_fail@plt+0xcc29e8>
    6bec:	vcge.s8	d27, d11, d28
    6bf0:			; <UNDEFINED> instruction: 0xf10d2980
    6bf4:			; <UNDEFINED> instruction: 0xf6c00b0c
    6bf8:	strtmi	r6, [r8], r6, ror #19
    6bfc:			; <UNDEFINED> instruction: 0x462246ba
    6c00:			; <UNDEFINED> instruction: 0x46304651
    6c04:	stm	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c08:	stcle	8, cr2, [ip, #-0]
    6c0c:	strmi	r1, [r2], #2596	; 0xa24
    6c10:	andsle	r4, r4, r5, lsl #8
    6c14:	ldrbmi	r4, [r1], -r2, lsr #12
    6c18:			; <UNDEFINED> instruction: 0xf04f4630
    6c1c:			; <UNDEFINED> instruction: 0xf7fb0800
    6c20:	stmdacs	r0, {r2, r4, r5, r6, fp, sp, lr, pc}
    6c24:	strdle	sp, [r9], -r2
    6c28:	ldmib	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6c2c:	bcs	120c3c <__assert_fail@plt+0x11ea48>
    6c30:	bcs	2f6898 <__assert_fail@plt+0x2f46a4>
    6c34:			; <UNDEFINED> instruction: 0xf1b8d102
    6c38:	ldcle	15, cr0, [r7, #-16]
    6c3c:			; <UNDEFINED> instruction: 0x4630b175
    6c40:	b	feec4c34 <__assert_fail@plt+0xfeec2a40>
    6c44:	blmi	419490 <__assert_fail@plt+0x41729c>
    6c48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6c4c:	blls	160cbc <__assert_fail@plt+0x15eac8>
    6c50:	tstle	r4, sl, asr r0
    6c54:	andlt	r4, r7, r8, lsr r6
    6c58:	svchi	0x00f0e8bd
    6c5c:	smladxcs	r0, r8, r6, r4
    6c60:	stmda	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6c64:			; <UNDEFINED> instruction: 0xf7fb4630
    6c68:	strb	lr, [fp, r8, lsr #21]!
    6c6c:	ldrbmi	r2, [r8], -r0, lsl #2
    6c70:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    6c74:	stmdbne	r3, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    6c78:	stmda	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6c7c:			; <UNDEFINED> instruction: 0xf7fbe7bf
    6c80:	svclt	0x0000e8c8
    6c84:	andeq	r7, r1, r6, asr #4
    6c88:	andeq	r0, r0, ip, ror #3
    6c8c:	andeq	r7, r1, r0, lsr #3
    6c90:			; <UNDEFINED> instruction: 0x4614b538
    6c94:	orrslt	r4, sl, r5, lsl r6
    6c98:	bl	514a4 <__assert_fail@plt+0x4f2b0>
    6c9c:	stmdale	r9, {r8, sl}
    6ca0:			; <UNDEFINED> instruction: 0xf7fbe010
    6ca4:			; <UNDEFINED> instruction: 0x3c01e984
    6ca8:	sfmcs	f3, 1, [r1], {228}	; 0xe4
    6cac:	andeq	pc, r1, r0, lsl #2
    6cb0:	andle	r4, r7, r5, lsl #8
    6cb4:	mulcc	r0, r5, r9
    6cb8:	blcs	18560 <__assert_fail@plt+0x1636c>
    6cbc:			; <UNDEFINED> instruction: 0x461dd1f1
    6cc0:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    6cc4:	mulcc	r0, r5, r9
    6cc8:	svclt	0x00082b00
    6ccc:	strtmi	r2, [r8], -r0, lsl #10
    6cd0:	svclt	0x0000bd38
    6cd4:	svcmi	0x00f0e92d
    6cd8:	umulllt	r4, r5, r1, r6
    6cdc:			; <UNDEFINED> instruction: 0x460e461a
    6ce0:			; <UNDEFINED> instruction: 0xff58f7ff
    6ce4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6ce8:	strbmi	sp, [ip], -r7, asr #32
    6cec:	svceq	0x0000f1b9
    6cf0:	stmibne	r3, {r2, r6, ip, lr, pc}
    6cf4:	ldrmi	r9, [sl], -r1, lsl #6
    6cf8:	addsmi	r1, sl, #3, 26	; 0xc0
    6cfc:			; <UNDEFINED> instruction: 0x4601d33d
    6d00:	beq	42e44 <__assert_fail@plt+0x40c50>
    6d04:	ldrbmi	r7, [r0], pc, asr #16
    6d08:	mulgt	r0, r1, r8
    6d0c:	stmib	sp, {r0, r1, r8, r9, sl, fp, sp}^
    6d10:	ldmdble	r2!, {r1, r9, fp, sp, pc}
    6d14:	blne	18cd44c <__assert_fail@plt+0x18cb258>
    6d18:	addsmi	r3, lr, #67108864	; 0x4000000
    6d1c:	strtmi	sp, [r3], -fp, lsl #26
    6d20:	movwcc	r4, #5660	; 0x161c
    6d24:	blne	16a4dac <__assert_fail@plt+0x16a2bb8>
    6d28:	stmdblt	r8, {r0, r9, ip, sp}
    6d2c:	tstlt	r0, r8, lsl r8
    6d30:			; <UNDEFINED> instruction: 0x461c42b2
    6d34:			; <UNDEFINED> instruction: 0xf104dbf4
    6d38:			; <UNDEFINED> instruction: 0xf1bc0b02
    6d3c:	eorle	r0, r4, r0, lsl #30
    6d40:	svceq	0x0001f1bc
    6d44:	stmdbvc	sl, {r0, r1, r3, r8, ip, lr, pc}
    6d48:	tstls	r2, r8, lsr r6
    6d4c:			; <UNDEFINED> instruction: 0xffa0f7ff
    6d50:	stmdbvc	sl, {r1, r8, fp, ip, pc}^
    6d54:	ldrtmi	r4, [r8], -r2, lsl #13
    6d58:			; <UNDEFINED> instruction: 0xff9af7ff
    6d5c:			; <UNDEFINED> instruction: 0xf1089002
    6d60:	strbmi	r0, [r8, #2049]	; 0x801
    6d64:	blls	7add4 <__assert_fail@plt+0x78be0>
    6d68:	adcmi	r3, r3, #100663296	; 0x6000000
    6d6c:			; <UNDEFINED> instruction: 0x4659d316
    6d70:			; <UNDEFINED> instruction: 0xf891784f
    6d74:	svccs	0x0003c000
    6d78:	strcs	sp, [r0], #-2252	; 0xfffff734
    6d7c:			; <UNDEFINED> instruction: 0xf7fa4628
    6d80:			; <UNDEFINED> instruction: 0x4620efde
    6d84:	pop	{r0, r2, ip, sp, pc}
    6d88:	stmdbvc	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6d8c:			; <UNDEFINED> instruction: 0xf7ff4638
    6d90:			; <UNDEFINED> instruction: 0xf108ff7f
    6d94:	strbmi	r0, [r8, #2049]	; 0x801
    6d98:	mvnle	r9, r3
    6d9c:	svceq	0x0000f1ba
    6da0:	ldmdbmi	sl, {r0, r1, r2, r3, ip, lr, pc}
    6da4:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    6da8:	svc	0x007ef7fa
    6dac:	ldmdbmi	r8, {r3, r4, r8, r9, ip, sp, pc}
    6db0:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    6db4:	svc	0x005ef7fa
    6db8:	stmdacs	r0, {r1, r8, r9, fp, ip, pc}
    6dbc:	blcs	36a24 <__assert_fail@plt+0x34830>
    6dc0:	stmdals	r3, {r4, r8, ip, lr, pc}
    6dc4:	ldmdbmi	r3, {r3, r4, r5, r6, r7, r8, ip, sp, pc}
    6dc8:			; <UNDEFINED> instruction: 0xf7fa4479
    6dcc:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    6dd0:	svclt	0x00144628
    6dd4:	strcs	r2, [sl], #-1024	; 0xfffffc00
    6dd8:	svc	0x00b0f7fa
    6ddc:	andlt	r4, r5, r0, lsr #12
    6de0:	svchi	0x00f0e8bd
    6de4:	ldrmi	r4, [r8], -ip, lsl #18
    6de8:			; <UNDEFINED> instruction: 0xf7fa4479
    6dec:	stmdacs	r0, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
    6df0:	strcs	sp, [r9], #-231	; 0xffffff19
    6df4:	strtmi	lr, [r8], -r2, asr #15
    6df8:			; <UNDEFINED> instruction: 0xf7fa2408
    6dfc:	strtmi	lr, [r0], -r0, lsr #31
    6e00:	pop	{r0, r2, ip, sp, pc}
    6e04:	stcls	15, cr8, [r3], {240}	; 0xf0
    6e08:	svclt	0x0000e7b8
    6e0c:	andeq	r5, r0, lr, lsl lr
    6e10:	andeq	r5, r0, r2, lsr #28
    6e14:	andeq	r5, r0, ip, ror r8
    6e18:	strdeq	r5, [r0], -r4
    6e1c:	mvnsmi	lr, sp, lsr #18
    6e20:	mrrcmi	0, 10, fp, r7, cr14
    6e24:	ldmdbmi	r7, {r1, r9, fp, sp, pc}^
    6e28:	ldrbtmi	r2, [ip], #-3
    6e2c:	stmdapl	r1!, {r1, r2, r4, r6, r8, r9, fp, lr}^
    6e30:	stmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    6e34:			; <UNDEFINED> instruction: 0xf04f912d
    6e38:	ldrmi	r0, [r9], -r0, lsl #2
    6e3c:			; <UNDEFINED> instruction: 0xf7fb9301
    6e40:	ldmiblt	r0!, {r2, r5, r7, r8, fp, sp, lr, pc}^
    6e44:	strmi	r9, [r4], -pc, lsl #20
    6e48:	blls	6e288 <__assert_fail@plt+0x6c094>
    6e4c:			; <UNDEFINED> instruction: 0xf00217d2
    6e50:	adclt	r0, r9, #805306368	; 0x30000000
    6e54:	vorr.i16	<illegal reg q8.5>, #162	; 0x00a2
    6e58:			; <UNDEFINED> instruction: 0xf7ff028f
    6e5c:	mcrne	15, 0, pc, cr5, cr11, {1}	; <UNPREDICTABLE>
    6e60:	strtmi	sp, [r0], -pc, lsl #22
    6e64:	svc	0x006af7fa
    6e68:	blmi	1199790 <__assert_fail@plt+0x119759c>
    6e6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6e70:	blls	b60ee0 <__assert_fail@plt+0xb5ecec>
    6e74:			; <UNDEFINED> instruction: 0xf040405a
    6e78:	strtmi	r8, [r8], -r1, lsl #1
    6e7c:	pop	{r1, r2, r3, r5, ip, sp, pc}
    6e80:	stmdbmi	r3, {r4, r5, r6, r7, r8, pc}^
    6e84:	ldrbtmi	r4, [r9], #-2115	; 0xfffff7bd
    6e88:	ldrbtmi	r9, [r8], #-257	; 0xfffffeff
    6e8c:	stmdb	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e90:	strmi	r9, [r7], -r1, lsl #18
    6e94:	rsble	r2, r7, r0, lsl #16
    6e98:	ldmdapl	r3, {r2, r6, r9, sl, ip, sp, lr, pc}^
    6e9c:			; <UNDEFINED> instruction: 0xf6c4ae1d
    6ea0:	ldrtmi	r1, [sl], -r2, asr #16
    6ea4:			; <UNDEFINED> instruction: 0x4630213f
    6ea8:	svc	0x004ef7fa
    6eac:	stmdacs	r0, {r2, r9, sl, lr}
    6eb0:	teqcs	sp, r5, asr r0
    6eb4:			; <UNDEFINED> instruction: 0xf7fb4630
    6eb8:	stmdacs	r0, {r7, fp, sp, lr, pc}
    6ebc:	movwcs	sp, #241	; 0xf1
    6ec0:	ldmdavs	r3!, {r0, r1, ip, sp, lr}
    6ec4:	mvnle	r4, r3, asr #10
    6ec8:	ldrhtcs	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    6ecc:	movtcc	pc, #62021	; 0xf245	; <UNPREDICTABLE>
    6ed0:			; <UNDEFINED> instruction: 0xd1e6429a
    6ed4:			; <UNDEFINED> instruction: 0x507af89d
    6ed8:	mvnle	r2, r0, lsl #26
    6edc:	strtmi	r4, [r9], -sl, lsr #12
    6ee0:			; <UNDEFINED> instruction: 0xf7fb3001
    6ee4:			; <UNDEFINED> instruction: 0x4604e85e
    6ee8:			; <UNDEFINED> instruction: 0xf7fb4638
    6eec:	bmi	ac1294 <__assert_fail@plt+0xabf0a0>
    6ef0:			; <UNDEFINED> instruction: 0x21204620
    6ef4:			; <UNDEFINED> instruction: 0xf7ff447a
    6ef8:	strmi	pc, [r4], -sp, asr #28
    6efc:	adcsle	r2, r0, r0, lsl #16
    6f00:	cmplt	r8, r0, asr #18
    6f04:	strtmi	r4, [r2], -r0, lsr #8
    6f08:			; <UNDEFINED> instruction: 0xf812462b
    6f0c:	strmi	r1, [fp], #-2817	; 0xfffff4ff
    6f10:	sbcslt	r4, fp, #536870920	; 0x20000008
    6f14:	stmiblt	fp!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    6f18:			; <UNDEFINED> instruction: 0xf1044920
    6f1c:	andcs	r0, r5, #16
    6f20:			; <UNDEFINED> instruction: 0xf7fa4479
    6f24:	stmiblt	r8!, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    6f28:	movweq	pc, #61700	; 0xf104	; <UNPREDICTABLE>
    6f2c:	tsteq	lr, r4, lsl #2	; <UNPREDICTABLE>
    6f30:	svccs	0x0001f813
    6f34:	addmi	r4, fp, #16, 8	; 0x10000000
    6f38:	mvnsle	fp, r0, asr #5
    6f3c:	blmi	635484 <__assert_fail@plt+0x633290>
    6f40:	bhi	ff869dd0 <__assert_fail@plt+0xff867bdc>
    6f44:	stmibvs	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}
    6f48:	mcr2	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    6f4c:	svclt	0x00a82800
    6f50:	ble	fe19876c <__assert_fail@plt+0xfe196578>
    6f54:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    6f58:	mrc	7, 7, APSR_nzcv, cr0, cr10, {7}
    6f5c:	ldrtmi	lr, [r8], -r1, lsl #15
    6f60:			; <UNDEFINED> instruction: 0xf7fb4625
    6f64:	ldrb	lr, [ip, -ip, lsr #17]!
    6f68:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    6f6c:	ldm	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6f70:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    6f74:			; <UNDEFINED> instruction: 0x4604d190
    6f78:	ldrb	r4, [r2, -r5, lsl #12]!
    6f7c:	svc	0x0048f7fa
    6f80:			; <UNDEFINED> instruction: 0x00016fbe
    6f84:	andeq	r0, r0, ip, ror #3
    6f88:	andeq	r5, r0, r0, lsl #28
    6f8c:	andeq	r6, r1, ip, ror pc
    6f90:	strdeq	r5, [r0], -lr
    6f94:	andeq	r5, r0, sl, asr sp
    6f98:	andeq	r5, r0, r8, lsr #26
    6f9c:	andeq	r5, r0, r8, lsl #26
    6fa0:	ldrdeq	r5, [r0], -r8
    6fa4:	muleq	r0, r6, ip
    6fa8:	andvs	r2, fp, r0, lsl #6
    6fac:			; <UNDEFINED> instruction: 0xb328b410
    6fb0:	mulmi	r0, r0, r9
    6fb4:	tstle	ip, pc, lsr #24
    6fb8:	mulcc	r1, r0, r9
    6fbc:	andcc	r4, r1, r4, lsl #12
    6fc0:	rscsle	r2, r9, pc, lsr #22
    6fc4:	andvs	r2, fp, r1, lsl #6
    6fc8:	mulcc	r1, r4, r9
    6fcc:	svclt	0x00182b2f
    6fd0:	andle	r2, sl, r0, lsl #22
    6fd4:			; <UNDEFINED> instruction: 0xf1c04603
    6fd8:	ldmdane	sl, {r1}
    6fdc:			; <UNDEFINED> instruction: 0xf913600a
    6fe0:	bcs	12bec <__assert_fail@plt+0x109f8>
    6fe4:	bcs	bf6c4c <__assert_fail@plt+0xbf4a58>
    6fe8:			; <UNDEFINED> instruction: 0x4620d1f7
    6fec:	blmi	145168 <__assert_fail@plt+0x142f74>
    6ff0:	stccs	7, cr4, [r0], {112}	; 0x70
    6ff4:			; <UNDEFINED> instruction: 0x4604d0f9
    6ff8:	strb	r3, [r3, r1]!
    6ffc:	ldrb	r4, [r4, r4, lsl #12]!
    7000:			; <UNDEFINED> instruction: 0x460eb570
    7004:	mulne	r0, r0, r9
    7008:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    700c:	cmplt	r1, r8, lsl #12
    7010:			; <UNDEFINED> instruction: 0x4630295c
    7014:			; <UNDEFINED> instruction: 0xf7fad008
    7018:	ldmdblt	r8!, {r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    701c:	strpl	r3, [r9, -r1, lsl #8]!
    7020:	stmdbcs	r0, {r5, r9, sl, lr}
    7024:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    7028:			; <UNDEFINED> instruction: 0xf993192b
    702c:			; <UNDEFINED> instruction: 0xb12b3001
    7030:	strpl	r3, [r9, -r2, lsl #8]!
    7034:	stmdbcs	r0, {r5, r9, sl, lr}
    7038:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    703c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    7040:	mvnsmi	lr, sp, lsr #18
    7044:	bmi	8d88a4 <__assert_fail@plt+0x8d66b0>
    7048:	blmi	8f3258 <__assert_fail@plt+0x8f1064>
    704c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    7050:	strmi	r4, [r8], r4, lsl #12
    7054:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7058:			; <UNDEFINED> instruction: 0xf04f9301
    705c:	strls	r0, [r0, -r0, lsl #6]
    7060:	svc	0x00bcf7fa
    7064:	tstlt	r4, r7
    7068:	mulcc	r0, r4, r9
    706c:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    7070:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    7074:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    7078:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    707c:	ldmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7080:	ldrtmi	r4, [fp], -r5, lsl #12
    7084:			; <UNDEFINED> instruction: 0x46694632
    7088:			; <UNDEFINED> instruction: 0xf7fa4620
    708c:	stmdavs	fp!, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}
    7090:	blls	356e4 <__assert_fail@plt+0x334f0>
    7094:	rscle	r4, sl, r3, lsr #5
    7098:			; <UNDEFINED> instruction: 0xf993b11b
    709c:	blcs	130a4 <__assert_fail@plt+0x10eb0>
    70a0:	bmi	43b83c <__assert_fail@plt+0x439648>
    70a4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    70a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    70ac:	subsmi	r9, sl, r1, lsl #22
    70b0:	andlt	sp, r2, sp, lsl #2
    70b4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    70b8:	blcs	8998ec <__assert_fail@plt+0x8976f8>
    70bc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    70c0:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    70c4:	strbmi	r4, [r2], -r3, lsr #12
    70c8:			; <UNDEFINED> instruction: 0xf7fa4479
    70cc:			; <UNDEFINED> instruction: 0xf7faeeba
    70d0:	svclt	0x0000eea0
    70d4:	muleq	r1, sl, sp
    70d8:	andeq	r0, r0, ip, ror #3
    70dc:	andeq	r6, r1, lr, lsl #31
    70e0:	ldrdeq	r5, [r0], -r8
    70e4:	andeq	r6, r1, r2, asr #26
    70e8:	andeq	r6, r1, r8, asr #30
    70ec:	andeq	r5, r0, r8, lsl #23
    70f0:	addlt	fp, r3, r0, lsl #10
    70f4:	tstls	r0, r7, lsl #24
    70f8:			; <UNDEFINED> instruction: 0xf7fa9001
    70fc:	ldrbtmi	lr, [ip], #-3952	; 0xfffff090
    7100:	ldmib	sp, {r1, r5, r8, sp}^
    7104:	andvs	r2, r1, r0, lsl #6
    7108:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    710c:			; <UNDEFINED> instruction: 0xf7fa4479
    7110:	svclt	0x0000ee98
    7114:	andeq	r6, r1, r6, lsl #30
    7118:	andeq	r5, r0, r4, asr #22
    711c:			; <UNDEFINED> instruction: 0x4604b538
    7120:			; <UNDEFINED> instruction: 0xf7ff460d
    7124:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    7128:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    712c:	lfmlt	f5, 1, [r8, #-0]
    7130:	strtmi	r4, [r0], -r9, lsr #12
    7134:			; <UNDEFINED> instruction: 0xffdcf7ff
    7138:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    713c:			; <UNDEFINED> instruction: 0x47706018
    7140:	andeq	r6, r1, sl, asr #29
    7144:	svcmi	0x00f0e92d
    7148:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    714c:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    7150:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    7154:			; <UNDEFINED> instruction: 0xf8df2500
    7158:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    715c:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    7160:	movwls	r6, #55323	; 0xd81b
    7164:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7168:	strmi	lr, [r0, #-2505]	; 0xfffff637
    716c:	strmi	r9, [r5], -r2, lsl #4
    7170:	svc	0x0034f7fa
    7174:	stccs	6, cr4, [r0, #-16]
    7178:	adchi	pc, r9, r0
    717c:	mulvs	r0, r5, r9
    7180:			; <UNDEFINED> instruction: 0xf0002e00
    7184:			; <UNDEFINED> instruction: 0xf7fa80a4
    7188:			; <UNDEFINED> instruction: 0x462aeef4
    718c:	strmi	r6, [r2], r1, lsl #16
    7190:			; <UNDEFINED> instruction: 0xf912e001
    7194:	rscslt	r6, r3, #1, 30
    7198:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    719c:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    71a0:	mcrcs	1, 1, sp, cr13, cr7, {7}
    71a4:	addshi	pc, r3, r0
    71a8:	bleq	c435e4 <__assert_fail@plt+0xc413f0>
    71ac:	ldrmi	r4, [sl], -r8, lsr #12
    71b0:	ldrbmi	r6, [r9], -r3, lsr #32
    71b4:			; <UNDEFINED> instruction: 0xf7fa930c
    71b8:	cdpls	14, 0, cr14, cr12, cr0, {0}
    71bc:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    71c0:	smlabteq	r0, sp, r9, lr
    71c4:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    71c8:			; <UNDEFINED> instruction: 0xf0402d00
    71cc:	mcrcs	0, 0, r8, cr0, cr3, {4}
    71d0:	tsthi	r6, r0	; <UNPREDICTABLE>
    71d4:	mulpl	r0, r6, r9
    71d8:			; <UNDEFINED> instruction: 0xf0002d00
    71dc:	andcs	r8, r0, #12, 2
    71e0:	cdp	3, 0, cr2, cr8, cr0, {0}
    71e4:			; <UNDEFINED> instruction: 0x4657ba10
    71e8:	andsls	pc, r8, sp, asr #17
    71ec:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    71f0:			; <UNDEFINED> instruction: 0x469246b1
    71f4:			; <UNDEFINED> instruction: 0xf999469b
    71f8:	bcs	1a4f204 <__assert_fail@plt+0x1a4d010>
    71fc:	addhi	pc, sp, r0
    7200:	msreq	CPSR_, r2, lsr #32
    7204:			; <UNDEFINED> instruction: 0xf0402942
    7208:			; <UNDEFINED> instruction: 0xf99980e9
    720c:	bcs	f21c <__assert_fail@plt+0xd028>
    7210:	bicshi	pc, r3, r0
    7214:	svc	0x0082f7fa
    7218:	subsle	r2, r8, r0, lsl #16
    721c:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    7220:			; <UNDEFINED> instruction: 0x4630d055
    7224:	mcr	7, 6, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    7228:	movweq	lr, #47706	; 0xba5a
    722c:	cmple	lr, r5, lsl #12
    7230:	mulne	r0, r9, r9
    7234:	suble	r2, sl, r0, lsl #18
    7238:			; <UNDEFINED> instruction: 0x462a4630
    723c:			; <UNDEFINED> instruction: 0xf7fa4649
    7240:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    7244:			; <UNDEFINED> instruction: 0xf919d143
    7248:	strbmi	ip, [sp], #-5
    724c:	svceq	0x0030f1bc
    7250:			; <UNDEFINED> instruction: 0xf108d10a
    7254:	bl	fea09260 <__assert_fail@plt+0xfea0706c>
    7258:	bl	147e74 <__assert_fail@plt+0x145c80>
    725c:			; <UNDEFINED> instruction: 0xf9150803
    7260:			; <UNDEFINED> instruction: 0xf1bccf01
    7264:	rscsle	r0, r8, r0, lsr pc
    7268:			; <UNDEFINED> instruction: 0xf833683b
    726c:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    7270:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    7274:	ldrle	r4, [lr, #1705]!	; 0x6a9
    7278:	strtmi	r2, [r8], -r0, lsl #6
    727c:	bne	442ae4 <__assert_fail@plt+0x4408f0>
    7280:	eorvs	r4, r3, sl, lsl r6
    7284:			; <UNDEFINED> instruction: 0xf7fa930c
    7288:			; <UNDEFINED> instruction: 0xf8dded98
    728c:	strmi	r9, [r9, #48]!	; 0x30
    7290:	strmi	r6, [r2], r5, lsr #16
    7294:			; <UNDEFINED> instruction: 0xf000468b
    7298:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    729c:	adchi	pc, r6, r0
    72a0:	mvnscc	pc, #16, 2
    72a4:			; <UNDEFINED> instruction: 0xf1419304
    72a8:	movwls	r3, #21503	; 0x53ff
    72ac:	ldrdeq	lr, [r4, -sp]
    72b0:	mvnscc	pc, #79	; 0x4f
    72b4:	andeq	pc, r2, #111	; 0x6f
    72b8:	svclt	0x0008428b
    72bc:			; <UNDEFINED> instruction: 0xd3274282
    72c0:	svceq	0x0000f1b9
    72c4:			; <UNDEFINED> instruction: 0xf999d003
    72c8:	bcs	f2d0 <__assert_fail@plt+0xd0dc>
    72cc:	tstcs	r6, #-1073741788	; 0xc0000024
    72d0:	ldreq	pc, [r5, #-111]	; 0xffffff91
    72d4:	bmi	ff49f368 <__assert_fail@plt+0xff49d174>
    72d8:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    72dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    72e0:	subsmi	r9, sl, sp, lsl #22
    72e4:	orrshi	pc, r6, r0, asr #32
    72e8:	andlt	r4, pc, r8, lsr #12
    72ec:	blhi	c25e8 <__assert_fail@plt+0xc03f4>
    72f0:	svchi	0x00f0e8bd
    72f4:			; <UNDEFINED> instruction: 0xf1109b01
    72f8:			; <UNDEFINED> instruction: 0xf04f37ff
    72fc:			; <UNDEFINED> instruction: 0xf06f31ff
    7300:			; <UNDEFINED> instruction: 0xf1430002
    7304:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    7308:	adcsmi	fp, r8, #8, 30
    730c:	svcge	0x005ff4bf
    7310:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    7314:	rsbmi	sp, fp, #913408	; 0xdf000
    7318:			; <UNDEFINED> instruction: 0xf999e7dc
    731c:			; <UNDEFINED> instruction: 0xf0222002
    7320:	bcs	1087ba8 <__assert_fail@plt+0x10859b4>
    7324:	svcge	0x0076f47f
    7328:	mulcs	r3, r9, r9
    732c:			; <UNDEFINED> instruction: 0xf47f2a00
    7330:			; <UNDEFINED> instruction: 0x464eaf71
    7334:	orrvs	pc, r0, #1325400064	; 0x4f000000
    7338:			; <UNDEFINED> instruction: 0x9018f8dd
    733c:	blge	141a78 <__assert_fail@plt+0x13f884>
    7340:	ldcmi	3, cr9, [r8, #24]!
    7344:	mulne	r0, r6, r9
    7348:			; <UNDEFINED> instruction: 0x4628447d
    734c:			; <UNDEFINED> instruction: 0xf7fa9109
    7350:	stmdbls	r9, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
    7354:			; <UNDEFINED> instruction: 0xf0002800
    7358:	blne	10e7844 <__assert_fail@plt+0x10e5650>
    735c:			; <UNDEFINED> instruction: 0xf1039309
    7360:			; <UNDEFINED> instruction: 0xf1be0e01
    7364:			; <UNDEFINED> instruction: 0xf0000f00
    7368:	blls	1a7898 <__assert_fail@plt+0x1a56a4>
    736c:	mrscs	r2, (UNDEF: 0)
    7370:	blvc	ff901cb4 <__assert_fail@plt+0xff8ffac0>
    7374:	blls	58de4 <__assert_fail@plt+0x56bf0>
    7378:			; <UNDEFINED> instruction: 0xf0402b00
    737c:	b	1427844 <__assert_fail@plt+0x1425650>
    7380:	cmple	r7, r1, lsl #6
    7384:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    7388:	rdfnee	f0, f5, f0
    738c:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    7390:	and	r4, r4, ip, lsr #13
    7394:	movweq	lr, #23124	; 0x5a54
    7398:	ldfccp	f7, [pc], #48	; 73d0 <__assert_fail@plt+0x51dc>
    739c:	blx	3b87e <__assert_fail@plt+0x3968a>
    73a0:			; <UNDEFINED> instruction: 0xf1bcf20b
    73a4:	blx	2973aa <__assert_fail@plt+0x2951b6>
    73a8:	blx	fe80fbb6 <__assert_fail@plt+0xfe80d9c2>
    73ac:	strmi	r0, [sl], #-266	; 0xfffffef6
    73b0:			; <UNDEFINED> instruction: 0xf0004611
    73b4:	strcs	r8, [r0], #-252	; 0xffffff04
    73b8:	bcs	107c0 <__assert_fail@plt+0xe5cc>
    73bc:	blx	fe83b76e <__assert_fail@plt+0xfe83957a>
    73c0:			; <UNDEFINED> instruction: 0xf04f670a
    73c4:	blx	fea8abce <__assert_fail@plt+0xfea889da>
    73c8:	ldrtmi	r2, [lr], -r2, lsl #6
    73cc:	bl	10cda2c <__assert_fail@plt+0x10cb838>
    73d0:	blcs	8010 <__assert_fail@plt+0x5e1c>
    73d4:	strcs	sp, [r1], #-222	; 0xffffff22
    73d8:	ldrb	r2, [fp, r0, lsl #10]
    73dc:			; <UNDEFINED> instruction: 0xf47f2a00
    73e0:			; <UNDEFINED> instruction: 0xe7a6af19
    73e4:			; <UNDEFINED> instruction: 0xf43f2d00
    73e8:			; <UNDEFINED> instruction: 0xe791af72
    73ec:	movweq	lr, #47706	; 0xba5a
    73f0:	svcge	0x0066f47f
    73f4:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    73f8:	stmib	r9, {sl, ip, sp}^
    73fc:	strb	r3, [sl, -r0, lsl #8]!
    7400:	strcc	lr, [r0], #-2525	; 0xfffff623
    7404:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    7408:	strb	r3, [r4, -r0, lsl #8]!
    740c:			; <UNDEFINED> instruction: 0x4e0ae9dd
    7410:	smlabteq	r0, sp, r9, lr
    7414:	streq	pc, [r1, #-111]!	; 0xffffff91
    7418:	tstlt	r3, r2, lsl #22
    741c:			; <UNDEFINED> instruction: 0xf8c39b02
    7420:	ldmib	sp, {sp, lr, pc}^
    7424:	strmi	r1, [fp], -r4, lsl #4
    7428:	svclt	0x00144313
    742c:	movwcs	r2, #769	; 0x301
    7430:	svceq	0x0000f1be
    7434:	movwcs	fp, #3848	; 0xf08
    7438:			; <UNDEFINED> instruction: 0xf0002b00
    743c:	blls	267710 <__assert_fail@plt+0x26551c>
    7440:			; <UNDEFINED> instruction: 0xf8cd2001
    7444:	tstcs	r0, r4, lsr #32
    7448:	ldfccp	f7, [pc], #12	; 745c <__assert_fail@plt+0x5268>
    744c:	strtmi	r9, [r8], r6, lsl #22
    7450:	b	13ec460 <__assert_fail@plt+0x13ea26c>
    7454:	ldrmi	r7, [sl], r3, ror #23
    7458:	b	153f470 <__assert_fail@plt+0x153d27c>
    745c:			; <UNDEFINED> instruction: 0xf10c0305
    7460:			; <UNDEFINED> instruction: 0xd11d3cff
    7464:	vqdmulh.s<illegal width 8>	d15, d11, d0
    7468:	svccc	0x00fff1bc
    746c:	andcs	pc, r1, #10240	; 0x2800
    7470:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    7474:	ldrmi	r4, [r1], -sl, lsl #8
    7478:	strcs	sp, [r0], #-18	; 0xffffffee
    747c:	bcs	10884 <__assert_fail@plt+0xe690>
    7480:	blx	fe83b836 <__assert_fail@plt+0xfe839642>
    7484:			; <UNDEFINED> instruction: 0xf04f670a
    7488:	blx	fea8ac92 <__assert_fail@plt+0xfea88a9e>
    748c:	ldrtmi	r2, [lr], -r2, lsl #6
    7490:	bl	10cdaf0 <__assert_fail@plt+0x10cb8fc>
    7494:	blcs	80d4 <__assert_fail@plt+0x5ee0>
    7498:	strcs	sp, [r1], #-223	; 0xffffff21
    749c:	ldrb	r2, [ip, r0, lsl #10]
    74a0:	smlabteq	r6, sp, r9, lr
    74a4:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    74a8:			; <UNDEFINED> instruction: 0xf04f0104
    74ac:			; <UNDEFINED> instruction: 0x9c020a0a
    74b0:	bleq	435f4 <__assert_fail@plt+0x41400>
    74b4:			; <UNDEFINED> instruction: 0xf8dd2900
    74b8:	svclt	0x00088024
    74bc:	tstle	r1, #720896	; 0xb0000
    74c0:	movweq	lr, #43802	; 0xab1a
    74c4:	andeq	lr, fp, #76800	; 0x12c00
    74c8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    74cc:	movweq	lr, #43795	; 0xab13
    74d0:	andeq	lr, fp, #67584	; 0x10800
    74d4:	beq	102128 <__assert_fail@plt+0xfff34>
    74d8:	bleq	c21e8 <__assert_fail@plt+0xbfff4>
    74dc:	svclt	0x0008458b
    74e0:	mvnle	r4, #545259520	; 0x20800000
    74e4:	svceq	0x0000f1b8
    74e8:	tstcs	r0, r2, lsl r0
    74ec:	movweq	lr, #43802	; 0xab1a
    74f0:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    74f4:	andeq	lr, fp, #76800	; 0x12c00
    74f8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    74fc:	movweq	lr, #43795	; 0xab13
    7500:	andeq	lr, fp, #67584	; 0x10800
    7504:	beq	102158 <__assert_fail@plt+0xfff64>
    7508:	bleq	c2218 <__assert_fail@plt+0xc0024>
    750c:	mvnle	r4, r8, lsl #11
    7510:	strcs	r2, [r0, -r1, lsl #12]
    7514:	strmi	lr, [r9, #-2509]	; 0xfffff633
    7518:	strmi	lr, [r4, #-2525]	; 0xfffff623
    751c:	andsls	pc, r0, sp, asr #17
    7520:	strtmi	r4, [r9], -r0, lsr #12
    7524:	movwcs	r2, #522	; 0x20a
    7528:	ldc2	0, cr15, [r6], #12
    752c:	strtmi	r4, [r9], -r0, lsr #12
    7530:	strmi	lr, [r2, #-2509]	; 0xfffff633
    7534:			; <UNDEFINED> instruction: 0x46994690
    7538:	movwcs	r2, #522	; 0x20a
    753c:	stc2	0, cr15, [ip], #12
    7540:	bl	11cdc14 <__assert_fail@plt+0x11cba20>
    7544:	ldmne	fp, {r0, r1, r2, sl, fp}^
    7548:			; <UNDEFINED> instruction: 0x0c0ceb4c
    754c:	bl	130dbc0 <__assert_fail@plt+0x130b9cc>
    7550:	ldrtmi	r0, [r2], -r7, lsl #24
    7554:			; <UNDEFINED> instruction: 0x463b18de
    7558:	streq	lr, [ip, -ip, asr #22]
    755c:	strmi	r4, [sp], -r4, lsl #12
    7560:	svceq	0x0000f1b8
    7564:			; <UNDEFINED> instruction: 0x4650d014
    7568:			; <UNDEFINED> instruction: 0xf0034659
    756c:			; <UNDEFINED> instruction: 0x4642fc95
    7570:			; <UNDEFINED> instruction: 0xf003464b
    7574:			; <UNDEFINED> instruction: 0x460bfc91
    7578:	ldmib	sp, {r1, r9, sl, lr}^
    757c:			; <UNDEFINED> instruction: 0xf0030106
    7580:	blls	467b4 <__assert_fail@plt+0x445c0>
    7584:	movwls	r1, #2075	; 0x81b
    7588:	bl	106e194 <__assert_fail@plt+0x106bfa0>
    758c:	movwls	r0, #4867	; 0x1303
    7590:	movwcs	lr, #10717	; 0x29dd
    7594:	svclt	0x00082b00
    7598:	sbcle	r2, r1, #40960	; 0xa000
    759c:	strmi	lr, [r9, #-2525]	; 0xfffff623
    75a0:			; <UNDEFINED> instruction: 0x9010f8dd
    75a4:	movwcs	lr, #2525	; 0x9dd
    75a8:	movwcs	lr, #2505	; 0x9c9
    75ac:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    75b0:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    75b4:	smlabteq	r0, sp, r9, lr
    75b8:	strbmi	lr, [lr], -lr, lsr #14
    75bc:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    75c0:			; <UNDEFINED> instruction: 0x9018f8dd
    75c4:	blge	141d00 <__assert_fail@plt+0x13fb0c>
    75c8:	ldrt	r9, [sl], r6, lsl #6
    75cc:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    75d0:			; <UNDEFINED> instruction: 0xf7fa4628
    75d4:	stmdacs	r0, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    75d8:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    75dc:	blls	40fc0 <__assert_fail@plt+0x3edcc>
    75e0:	stcls	7, cr2, [r6, #-0]
    75e4:	blx	fe898e56 <__assert_fail@plt+0xfe896c62>
    75e8:	ldrmi	r2, [lr], -r5, lsl #6
    75ec:	blx	ff8ee1fa <__assert_fail@plt+0xff8ec006>
    75f0:	svccs	0x00006705
    75f4:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    75f8:	tstcs	r0, r1
    75fc:	blls	c1100 <__assert_fail@plt+0xbef0c>
    7600:	blcs	18fdc <__assert_fail@plt+0x16de8>
    7604:	svcge	0x000af47f
    7608:	strcc	lr, [r0], #-2525	; 0xfffff623
    760c:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    7610:	strbt	r3, [r0], -r0, lsl #8
    7614:	bl	fff45604 <__assert_fail@plt+0xfff43410>
    7618:	andeq	r6, r1, lr, lsl #25
    761c:	andeq	r0, r0, ip, ror #3
    7620:	andeq	r6, r1, lr, lsl #22
    7624:	andeq	r5, r0, r4, lsl r9
    7628:	muleq	r0, sl, r6
    762c:			; <UNDEFINED> instruction: 0xf7ff2200
    7630:	svclt	0x0000bd89
    7634:	mvnsmi	lr, sp, lsr #18
    7638:	strmi	r4, [r7], -r8, lsl #13
    763c:			; <UNDEFINED> instruction: 0x4605b1d8
    7640:			; <UNDEFINED> instruction: 0xf7fae007
    7644:	rsclt	lr, r4, #38400	; 0x9600
    7648:			; <UNDEFINED> instruction: 0xf8336803
    764c:	ldreq	r3, [fp, #-20]	; 0xffffffec
    7650:	strtmi	sp, [lr], -r4, lsl #10
    7654:	blmi	85ab0 <__assert_fail@plt+0x838bc>
    7658:	mvnsle	r2, r0, lsl #24
    765c:	svceq	0x0000f1b8
    7660:			; <UNDEFINED> instruction: 0xf8c8d001
    7664:	adcsmi	r6, lr, #0
    7668:			; <UNDEFINED> instruction: 0xf996d908
    766c:	andcs	r3, r1, r0
    7670:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    7674:	strdlt	r8, [r9, -r0]
    7678:	andeq	pc, r0, r8, asr #17
    767c:	ldmfd	sp!, {sp}
    7680:	svclt	0x000081f0
    7684:	mvnsmi	lr, sp, lsr #18
    7688:	strmi	r4, [r7], -r8, lsl #13
    768c:			; <UNDEFINED> instruction: 0x4605b1d8
    7690:			; <UNDEFINED> instruction: 0xf7fae007
    7694:	rsclt	lr, r4, #28160	; 0x6e00
    7698:			; <UNDEFINED> instruction: 0xf8336803
    769c:	ldrbeq	r3, [fp], #20
    76a0:	strtmi	sp, [lr], -r4, lsl #10
    76a4:	blmi	85b00 <__assert_fail@plt+0x8390c>
    76a8:	mvnsle	r2, r0, lsl #24
    76ac:	svceq	0x0000f1b8
    76b0:			; <UNDEFINED> instruction: 0xf8c8d001
    76b4:	adcsmi	r6, lr, #0
    76b8:			; <UNDEFINED> instruction: 0xf996d908
    76bc:	andcs	r3, r1, r0
    76c0:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    76c4:	strdlt	r8, [r9, -r0]
    76c8:	andeq	pc, r0, r8, asr #17
    76cc:	ldmfd	sp!, {sp}
    76d0:	svclt	0x000081f0
    76d4:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    76d8:	strdlt	fp, [r2], r0
    76dc:	bmi	772300 <__assert_fail@plt+0x77010c>
    76e0:	cfstrsge	mvf4, [sl], {121}	; 0x79
    76e4:	blvc	145838 <__assert_fail@plt+0x143644>
    76e8:	stmpl	sl, {r1, r2, r9, sl, lr}
    76ec:	andls	r6, r1, #1179648	; 0x120000
    76f0:	andeq	pc, r0, #79	; 0x4f
    76f4:	and	r9, r5, r0, lsl #6
    76f8:	ldrtmi	r4, [r0], -r9, lsr #12
    76fc:	b	ff5456ec <__assert_fail@plt+0xff5434f8>
    7700:	cmnlt	r0, r8, lsl #8
    7704:	stcne	8, cr15, [r8], {84}	; 0x54
    7708:			; <UNDEFINED> instruction: 0xf854b1b1
    770c:	strls	r5, [r0], #-3076	; 0xfffff3fc
    7710:			; <UNDEFINED> instruction: 0x4630b195
    7714:	b	ff245704 <__assert_fail@plt+0xff243510>
    7718:	mvnle	r2, r0, lsl #16
    771c:	bmi	38f728 <__assert_fail@plt+0x38d534>
    7720:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    7724:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7728:	subsmi	r9, sl, r1, lsl #22
    772c:	andlt	sp, r2, sp, lsl #2
    7730:	ldrhtmi	lr, [r0], #141	; 0x8d
    7734:	ldrbmi	fp, [r0, -r3]!
    7738:	ldrtmi	r4, [r3], -r8, lsl #16
    773c:	ldrtmi	r4, [sl], -r8, lsl #18
    7740:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    7744:			; <UNDEFINED> instruction: 0xf7fa6800
    7748:			; <UNDEFINED> instruction: 0xf7faeccc
    774c:	svclt	0x0000eb62
    7750:	andeq	r6, r1, r8, lsl #14
    7754:	andeq	r0, r0, ip, ror #3
    7758:	andeq	r6, r1, r6, asr #13
    775c:	andeq	r6, r1, r4, asr #17
    7760:	andeq	r5, r0, lr, lsl #10
    7764:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    7768:	subslt	r4, r4, #16777216	; 0x1000000
    776c:	and	r4, r3, r3, lsl #12
    7770:	mulle	r8, r4, r2
    7774:	andle	r4, r5, fp, lsl #5
    7778:	mulcs	r0, r3, r9
    777c:	movwcc	r4, #5656	; 0x1618
    7780:	mvnsle	r2, r0, lsl #20
    7784:			; <UNDEFINED> instruction: 0xf85d2000
    7788:	ldrbmi	r4, [r0, -r4, lsl #22]!
    778c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    7790:	andcs	fp, sl, #56, 10	; 0xe000000
    7794:	strmi	r4, [sp], -r4, lsl #12
    7798:	stc2l	7, cr15, [r0], {255}	; 0xff
    779c:	svccc	0x0080f5b0
    77a0:	addlt	sp, r0, #268435456	; 0x10000000
    77a4:			; <UNDEFINED> instruction: 0x4629bd38
    77a8:			; <UNDEFINED> instruction: 0xf7ff4620
    77ac:	svclt	0x0000fca1
    77b0:	andscs	fp, r0, #56, 10	; 0xe000000
    77b4:	strmi	r4, [sp], -r4, lsl #12
    77b8:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    77bc:	svccc	0x0080f5b0
    77c0:	addlt	sp, r0, #268435456	; 0x10000000
    77c4:			; <UNDEFINED> instruction: 0x4629bd38
    77c8:			; <UNDEFINED> instruction: 0xf7ff4620
    77cc:	svclt	0x0000fc91
    77d0:	strt	r2, [r3], #522	; 0x20a
    77d4:	strt	r2, [r1], #528	; 0x210
    77d8:	blmi	8da068 <__assert_fail@plt+0x8d7e74>
    77dc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    77e0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    77e4:	strmi	r2, [r4], -r0, lsl #12
    77e8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    77ec:			; <UNDEFINED> instruction: 0xf04f9301
    77f0:	strls	r0, [r0], -r0, lsl #6
    77f4:	bl	ffcc57e4 <__assert_fail@plt+0xffcc35f0>
    77f8:	tstlt	r4, r6
    77fc:	mulcc	r0, r4, r9
    7800:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    7804:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    7808:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    780c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    7810:	stcl	7, cr15, [r6], #-1000	; 0xfffffc18
    7814:	ldrtmi	r4, [r3], -r5, lsl #12
    7818:	strbtmi	r2, [r9], -sl, lsl #4
    781c:			; <UNDEFINED> instruction: 0xf7fa4620
    7820:	stmdavs	fp!, {r1, r2, r4, r7, sl, fp, sp, lr, pc}
    7824:	blls	35e58 <__assert_fail@plt+0x33c64>
    7828:	rscle	r4, sl, r3, lsr #5
    782c:			; <UNDEFINED> instruction: 0xf993b11b
    7830:	blcs	13838 <__assert_fail@plt+0x11644>
    7834:	bmi	3fbfd0 <__assert_fail@plt+0x3f9ddc>
    7838:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    783c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7840:	subsmi	r9, sl, r1, lsl #22
    7844:	andlt	sp, r3, ip, lsl #2
    7848:	bmi	2f7010 <__assert_fail@plt+0x2f4e1c>
    784c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    7850:	bicsle	r6, r6, r0, lsl r8
    7854:	strtmi	r4, [r3], -r9, lsl #18
    7858:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    785c:	b	ffc4584c <__assert_fail@plt+0xffc43658>
    7860:	b	ff5c5850 <__assert_fail@plt+0xff5c365c>
    7864:	andeq	r6, r1, ip, lsl #12
    7868:	andeq	r0, r0, ip, ror #3
    786c:	strdeq	r6, [r1], -sl
    7870:	andeq	r5, r0, r4, asr #8
    7874:	andeq	r6, r1, lr, lsr #11
    7878:			; <UNDEFINED> instruction: 0x000167b6
    787c:	strdeq	r5, [r0], -r6
    7880:			; <UNDEFINED> instruction: 0x4606b5f8
    7884:			; <UNDEFINED> instruction: 0xf7ff460f
    7888:			; <UNDEFINED> instruction: 0xf110ffa7
    788c:			; <UNDEFINED> instruction: 0xf1414400
    7890:	cfstr32cs	mvfx0, [r1, #-0]
    7894:	stccs	15, cr11, [r0], {8}
    7898:	lfmlt	f5, 3, [r8]
    789c:	bl	fe7c588c <__assert_fail@plt+0xfe7c3698>
    78a0:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    78a4:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    78a8:	andvs	r4, r4, sl, lsr r6
    78ac:	stmdbmi	r3, {r3, fp, sp, lr}
    78b0:			; <UNDEFINED> instruction: 0xf7fa4479
    78b4:	svclt	0x0000eac6
    78b8:	andeq	r6, r1, lr, asr r7
    78bc:	andeq	r5, r0, r0, lsr #7
    78c0:			; <UNDEFINED> instruction: 0x4605b538
    78c4:			; <UNDEFINED> instruction: 0xf7ff460c
    78c8:			; <UNDEFINED> instruction: 0xf500ffdb
    78cc:			; <UNDEFINED> instruction: 0xf5b34300
    78d0:	andle	r3, r1, #128, 30	; 0x200
    78d4:	lfmlt	f3, 1, [r8, #-0]
    78d8:	bl	fe0458c8 <__assert_fail@plt+0xfe0436d4>
    78dc:	strtmi	r4, [r2], -r5, lsl #18
    78e0:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    78e4:	andvs	r4, r4, fp, lsr #12
    78e8:	stmdbmi	r3, {r3, fp, sp, lr}
    78ec:			; <UNDEFINED> instruction: 0xf7fa4479
    78f0:	svclt	0x0000eaa8
    78f4:	andeq	r6, r1, r2, lsr #14
    78f8:	andeq	r5, r0, r4, ror #6
    78fc:			; <UNDEFINED> instruction: 0xf7ff220a
    7900:	svclt	0x0000bb9f
    7904:			; <UNDEFINED> instruction: 0xf7ff2210
    7908:	svclt	0x0000bb9b
    790c:	blmi	89a198 <__assert_fail@plt+0x897fa4>
    7910:	ldrblt	r4, [r0, #1146]!	; 0x47a
    7914:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    7918:	strmi	r2, [r4], -r0, lsl #12
    791c:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    7920:			; <UNDEFINED> instruction: 0xf04f9301
    7924:	strls	r0, [r0], -r0, lsl #6
    7928:	bl	1645918 <__assert_fail@plt+0x1643724>
    792c:	tstlt	r4, r6
    7930:	mulcc	r0, r4, r9
    7934:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    7938:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    793c:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    7940:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    7944:	bl	ff345934 <__assert_fail@plt+0xff343740>
    7948:	strbtmi	r4, [r9], -r5, lsl #12
    794c:			; <UNDEFINED> instruction: 0xf7fa4620
    7950:	stmdavs	fp!, {r3, r4, r7, r8, r9, fp, sp, lr, pc}
    7954:	blls	35f88 <__assert_fail@plt+0x33d94>
    7958:	rscle	r4, ip, r3, lsr #5
    795c:			; <UNDEFINED> instruction: 0xf993b11b
    7960:	blcs	13968 <__assert_fail@plt+0x11774>
    7964:	bmi	3fc108 <__assert_fail@plt+0x3f9f14>
    7968:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    796c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7970:	subsmi	r9, sl, r1, lsl #22
    7974:	andlt	sp, r3, ip, lsl #2
    7978:	bmi	2f7140 <__assert_fail@plt+0x2f4f4c>
    797c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    7980:	bicsle	r6, r8, r0, lsl r8
    7984:	strtmi	r4, [r3], -r9, lsl #18
    7988:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    798c:	b	164597c <__assert_fail@plt+0x1643788>
    7990:	b	fc5980 <__assert_fail@plt+0xfc378c>
    7994:	ldrdeq	r6, [r1], -r8
    7998:	andeq	r0, r0, ip, ror #3
    799c:	andeq	r6, r1, r6, asr #13
    79a0:	andeq	r5, r0, r0, lsl r3
    79a4:	andeq	r6, r1, lr, ror r4
    79a8:	andeq	r6, r1, r6, lsl #13
    79ac:	andeq	r5, r0, r6, asr #5
    79b0:	blmi	8da240 <__assert_fail@plt+0x8d804c>
    79b4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    79b8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    79bc:	strmi	r2, [r4], -r0, lsl #12
    79c0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    79c4:			; <UNDEFINED> instruction: 0xf04f9301
    79c8:	strls	r0, [r0], -r0, lsl #6
    79cc:	bl	1c59bc <__assert_fail@plt+0x1c37c8>
    79d0:	tstlt	r4, r6
    79d4:	mulcc	r0, r4, r9
    79d8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    79dc:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    79e0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    79e4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    79e8:	bl	1ec59d8 <__assert_fail@plt+0x1ec37e4>
    79ec:	andcs	r4, sl, #5242880	; 0x500000
    79f0:	strtmi	r4, [r0], -r9, ror #12
    79f4:	stmdb	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    79f8:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    79fc:	adcmi	r9, r3, #0, 22
    7a00:	tstlt	fp, fp, ror #1
    7a04:	mulcc	r0, r3, r9
    7a08:	mvnle	r2, r0, lsl #22
    7a0c:	blmi	31a250 <__assert_fail@plt+0x31805c>
    7a10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7a14:	blls	61a84 <__assert_fail@plt+0x5f890>
    7a18:	qaddle	r4, sl, ip
    7a1c:	ldcllt	0, cr11, [r0, #12]!
    7a20:	blcs	89a254 <__assert_fail@plt+0x898060>
    7a24:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    7a28:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    7a2c:	ldrtmi	r4, [sl], -r3, lsr #12
    7a30:			; <UNDEFINED> instruction: 0xf7fa4479
    7a34:			; <UNDEFINED> instruction: 0xf7faea06
    7a38:	svclt	0x0000e9ec
    7a3c:	andeq	r6, r1, r4, lsr r4
    7a40:	andeq	r0, r0, ip, ror #3
    7a44:	andeq	r6, r1, r2, lsr #12
    7a48:	andeq	r5, r0, ip, ror #4
    7a4c:	ldrdeq	r6, [r1], -r8
    7a50:	andeq	r6, r1, r0, ror #11
    7a54:	andeq	r5, r0, r0, lsr #4
    7a58:	blmi	8da2e8 <__assert_fail@plt+0x8d80f4>
    7a5c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    7a60:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    7a64:	strmi	r2, [r4], -r0, lsl #12
    7a68:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    7a6c:			; <UNDEFINED> instruction: 0xf04f9301
    7a70:	strls	r0, [r0], -r0, lsl #6
    7a74:	b	fecc5a64 <__assert_fail@plt+0xfecc3870>
    7a78:	tstlt	r4, r6
    7a7c:	mulcc	r0, r4, r9
    7a80:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    7a84:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    7a88:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    7a8c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    7a90:	bl	9c5a80 <__assert_fail@plt+0x9c388c>
    7a94:	andcs	r4, sl, #5242880	; 0x500000
    7a98:	strtmi	r4, [r0], -r9, ror #12
    7a9c:	b	fe045a8c <__assert_fail@plt+0xfe043898>
    7aa0:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    7aa4:	adcmi	r9, r3, #0, 22
    7aa8:	tstlt	fp, fp, ror #1
    7aac:	mulcc	r0, r3, r9
    7ab0:	mvnle	r2, r0, lsl #22
    7ab4:	blmi	31a2f8 <__assert_fail@plt+0x318104>
    7ab8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7abc:	blls	61b2c <__assert_fail@plt+0x5f938>
    7ac0:	qaddle	r4, sl, ip
    7ac4:	ldcllt	0, cr11, [r0, #12]!
    7ac8:	blcs	89a2fc <__assert_fail@plt+0x898108>
    7acc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    7ad0:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    7ad4:	ldrtmi	r4, [sl], -r3, lsr #12
    7ad8:			; <UNDEFINED> instruction: 0xf7fa4479
    7adc:			; <UNDEFINED> instruction: 0xf7fae9b2
    7ae0:	svclt	0x0000e998
    7ae4:	andeq	r6, r1, ip, lsl #7
    7ae8:	andeq	r0, r0, ip, ror #3
    7aec:	andeq	r6, r1, sl, ror r5
    7af0:	andeq	r5, r0, r4, asr #3
    7af4:	andeq	r6, r1, r0, lsr r3
    7af8:	andeq	r6, r1, r8, lsr r5
    7afc:	andeq	r5, r0, r8, ror r1
    7b00:	blmi	65a368 <__assert_fail@plt+0x658174>
    7b04:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    7b08:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    7b0c:	strbtmi	r4, [r9], -ip, lsl #12
    7b10:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    7b14:			; <UNDEFINED> instruction: 0xf04f9303
    7b18:			; <UNDEFINED> instruction: 0xf7ff0300
    7b1c:	orrslt	pc, r0, r7, lsl #27
    7b20:	b	1745b10 <__assert_fail@plt+0x174391c>
    7b24:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    7b28:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    7b2c:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    7b30:	strtmi	r4, [r2], -fp, lsr #12
    7b34:			; <UNDEFINED> instruction: 0xf7fa4479
    7b38:	stmdbmi	lr, {r2, r7, r8, fp, sp, lr, pc}
    7b3c:	strtmi	r4, [r2], -fp, lsr #12
    7b40:			; <UNDEFINED> instruction: 0xf7fa4479
    7b44:	bmi	342684 <__assert_fail@plt+0x340490>
    7b48:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    7b4c:	ldrdeq	lr, [r0, -sp]
    7b50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7b54:	subsmi	r9, sl, r3, lsl #22
    7b58:	andlt	sp, r5, r1, lsl #2
    7b5c:			; <UNDEFINED> instruction: 0xf7fabd30
    7b60:	svclt	0x0000e958
    7b64:	andeq	r6, r1, r4, ror #5
    7b68:	andeq	r0, r0, ip, ror #3
    7b6c:	ldrdeq	r6, [r1], -lr
    7b70:	andeq	r5, r0, ip, lsl r1
    7b74:	andeq	r5, r0, r0, lsl r1
    7b78:	muleq	r1, lr, r2
    7b7c:			; <UNDEFINED> instruction: 0x460cb510
    7b80:			; <UNDEFINED> instruction: 0xf7ff4611
    7b84:	ldc	14, cr15, [pc, #780]	; 7e98 <__assert_fail@plt+0x5ca4>
    7b88:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    7b8c:	vcvt.f64.s32	d7, s0
    7b90:	vstr	d21, [r4, #924]	; 0x39c
    7b94:	vadd.f32	s14, s0, s0
    7b98:	vnmul.f64	d0, d0, d5
    7b9c:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    7ba0:	vstr	d0, [r4, #768]	; 0x300
    7ba4:	vldrlt	s0, [r0, #-4]
    7ba8:	andeq	r0, r0, r0
    7bac:	smlawbmi	lr, r0, r4, r8
    7bb0:	rsbsmi	pc, r0, #0, 8
    7bb4:			; <UNDEFINED> instruction: 0xf5b24603
    7bb8:			; <UNDEFINED> instruction: 0xf1014f80
    7bbc:	push	{r2, sl, fp}
    7bc0:	svclt	0x00044ff0
    7bc4:			; <UNDEFINED> instruction: 0xf04f460a
    7bc8:			; <UNDEFINED> instruction: 0xf1010a64
    7bcc:			; <UNDEFINED> instruction: 0xf1010901
    7bd0:			; <UNDEFINED> instruction: 0xf1010802
    7bd4:			; <UNDEFINED> instruction: 0xf1010e03
    7bd8:			; <UNDEFINED> instruction: 0xf1010705
    7bdc:			; <UNDEFINED> instruction: 0xf1010606
    7be0:			; <UNDEFINED> instruction: 0xf1010507
    7be4:			; <UNDEFINED> instruction: 0xf1010408
    7be8:	svclt	0x00080009
    7bec:	blge	2c5bfc <__assert_fail@plt+0x2c3a08>
    7bf0:			; <UNDEFINED> instruction: 0xf5b2d03f
    7bf4:	svclt	0x00024f20
    7bf8:			; <UNDEFINED> instruction: 0xf04f460a
    7bfc:			; <UNDEFINED> instruction: 0xf8020a6c
    7c00:	eorsle	sl, r6, sl, lsl #22
    7c04:	svcpl	0x0000f5b2
    7c08:	strmi	fp, [sl], -r2, lsl #30
    7c0c:	beq	1903d50 <__assert_fail@plt+0x1901b5c>
    7c10:	blge	2c5c20 <__assert_fail@plt+0x2c3a2c>
    7c14:			; <UNDEFINED> instruction: 0xf5b2d02d
    7c18:	svclt	0x00024fc0
    7c1c:			; <UNDEFINED> instruction: 0xf04f460a
    7c20:			; <UNDEFINED> instruction: 0xf8020a62
    7c24:	eorle	sl, r4, sl, lsl #22
    7c28:	svcmi	0x0040f5b2
    7c2c:	strmi	fp, [sl], -r2, lsl #30
    7c30:	beq	1d03d74 <__assert_fail@plt+0x1d01b80>
    7c34:	blge	2c5c44 <__assert_fail@plt+0x2c3a50>
    7c38:			; <UNDEFINED> instruction: 0xf5b2d01b
    7c3c:	svclt	0x00025f80
    7c40:			; <UNDEFINED> instruction: 0xf04f460a
    7c44:			; <UNDEFINED> instruction: 0xf8020a70
    7c48:	andsle	sl, r2, sl, lsl #22
    7c4c:	svcmi	0x0000f5b2
    7c50:	strmi	fp, [sl], -r2, lsl #30
    7c54:	beq	b83d98 <__assert_fail@plt+0xb81ba4>
    7c58:	blge	2c5c68 <__assert_fail@plt+0x2c3a74>
    7c5c:	strmi	sp, [r2], -r9
    7c60:	strtmi	r4, [ip], -r0, lsr #12
    7c64:			; <UNDEFINED> instruction: 0x463e4635
    7c68:	ldrbtmi	r4, [r4], r7, ror #12
    7c6c:	strbmi	r4, [r8], r6, asr #13
    7c70:			; <UNDEFINED> instruction: 0xf4134689
    7c74:			; <UNDEFINED> instruction: 0xf0037f80
    7c78:	svclt	0x00140a40
    7c7c:	bleq	1cc3dc0 <__assert_fail@plt+0x1cc1bcc>
    7c80:	bleq	b83dc4 <__assert_fail@plt+0xb81bd0>
    7c84:	svceq	0x0080f013
    7c88:	andlt	pc, r0, r9, lsl #17
    7c8c:			; <UNDEFINED> instruction: 0xf04fbf14
    7c90:			; <UNDEFINED> instruction: 0xf04f0977
    7c94:			; <UNDEFINED> instruction: 0xf413092d
    7c98:			; <UNDEFINED> instruction: 0xf8886f00
    7c9c:	eorsle	r9, pc, r0
    7ca0:	svceq	0x0000f1ba
    7ca4:			; <UNDEFINED> instruction: 0xf04fbf14
    7ca8:			; <UNDEFINED> instruction: 0xf04f0873
    7cac:			; <UNDEFINED> instruction: 0xf0130853
    7cb0:			; <UNDEFINED> instruction: 0xf88e0f20
    7cb4:	svclt	0x00148000
    7cb8:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    7cbc:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    7cc0:	svceq	0x0010f013
    7cc4:	and	pc, r0, ip, lsl #17
    7cc8:	stceq	0, cr15, [r8], {3}
    7ccc:			; <UNDEFINED> instruction: 0xf04fbf14
    7cd0:			; <UNDEFINED> instruction: 0xf04f0e77
    7cd4:			; <UNDEFINED> instruction: 0xf4130e2d
    7cd8:			; <UNDEFINED> instruction: 0xf8876f80
    7cdc:	eorsle	lr, r1, r0
    7ce0:	svceq	0x0000f1bc
    7ce4:			; <UNDEFINED> instruction: 0x2773bf14
    7ce8:			; <UNDEFINED> instruction: 0xf0132753
    7cec:	eorsvc	r0, r7, r4, lsl #30
    7cf0:	uhadd16cs	fp, r2, r4
    7cf4:			; <UNDEFINED> instruction: 0xf013262d
    7cf8:	eorvc	r0, lr, r2, lsl #30
    7cfc:	streq	pc, [r1, #-3]
    7d00:	uhadd16cs	fp, r7, r4
    7d04:	eorvc	r2, r6, sp, lsr #12
    7d08:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    7d0c:	svclt	0x00142d00
    7d10:	cmpcs	r4, #116, 6	; 0xd0000001
    7d14:	movwcs	r7, #3
    7d18:	andsvc	r4, r3, r8, lsl #12
    7d1c:	svchi	0x00f0e8bd
    7d20:	svceq	0x0000f1ba
    7d24:			; <UNDEFINED> instruction: 0xf04fbf14
    7d28:			; <UNDEFINED> instruction: 0xf04f0878
    7d2c:	ldr	r0, [lr, sp, lsr #16]!
    7d30:	svclt	0x00142d00
    7d34:			; <UNDEFINED> instruction: 0x232d2378
    7d38:	movwcs	r7, #3
    7d3c:	andsvc	r4, r3, r8, lsl #12
    7d40:	svchi	0x00f0e8bd
    7d44:	svceq	0x0000f1bc
    7d48:			; <UNDEFINED> instruction: 0x2778bf14
    7d4c:	strb	r2, [ip, sp, lsr #14]
    7d50:	svcmi	0x00f0e92d
    7d54:			; <UNDEFINED> instruction: 0xf04fb097
    7d58:	stmib	sp, {r0, sl, fp}^
    7d5c:	bmi	1f90984 <__assert_fail@plt+0x1f8e790>
    7d60:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    7d64:			; <UNDEFINED> instruction: 0x078258d3
    7d68:			; <UNDEFINED> instruction: 0xf10dbf54
    7d6c:			; <UNDEFINED> instruction: 0xf10d082c
    7d70:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    7d74:			; <UNDEFINED> instruction: 0xf04f9315
    7d78:	svclt	0x00450300
    7d7c:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    7d80:	strbmi	r2, [r6], r0, lsr #6
    7d84:	eorcc	pc, ip, sp, lsl #17
    7d88:			; <UNDEFINED> instruction: 0xf1a3230a
    7d8c:			; <UNDEFINED> instruction: 0xf1c30120
    7d90:	blx	b08618 <__assert_fail@plt+0xb06424>
    7d94:	blx	3445a4 <__assert_fail@plt+0x3423b0>
    7d98:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    7d9c:	andne	lr, r8, #3620864	; 0x374000
    7da0:	vst1.8	{d15-d16}, [r3], ip
    7da4:	svclt	0x000842aa
    7da8:			; <UNDEFINED> instruction: 0xf0c042a1
    7dac:	movwcc	r8, #41099	; 0xa08b
    7db0:	mvnle	r2, r6, asr #22
    7db4:			; <UNDEFINED> instruction: 0xf64c223c
    7db8:			; <UNDEFINED> instruction: 0xf6cc45cd
    7dbc:			; <UNDEFINED> instruction: 0xf04f45cc
    7dc0:			; <UNDEFINED> instruction: 0xf1a231ff
    7dc4:	blx	fe94a24e <__assert_fail@plt+0xfe94805a>
    7dc8:	blx	611d8 <__assert_fail@plt+0x5efe4>
    7dcc:	blx	86ddc <__assert_fail@plt+0x84be8>
    7dd0:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    7dd4:			; <UNDEFINED> instruction: 0x0c09ea4c
    7dd8:			; <UNDEFINED> instruction: 0xf1c24c61
    7ddc:	svcls	0x00090920
    7de0:			; <UNDEFINED> instruction: 0xf909fa21
    7de4:	b	1318fdc <__assert_fail@plt+0x1316de8>
    7de8:	stmiaeq	sp!, {r0, r3, sl, fp}^
    7dec:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    7df0:	blx	19803c <__assert_fail@plt+0x195e48>
    7df4:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    7df8:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    7dfc:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    7e00:	streq	lr, [r1], #-2598	; 0xfffff5da
    7e04:			; <UNDEFINED> instruction: 0xf1ba40d6
    7e08:	svclt	0x000c0f42
    7e0c:			; <UNDEFINED> instruction: 0xf0002100
    7e10:	bcc	80821c <__assert_fail@plt+0x806028>
    7e14:	streq	lr, [r9], -r6, asr #20
    7e18:	vpmax.s8	d15, d2, d23
    7e1c:	andge	pc, r0, lr, lsl #17
    7e20:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    7e24:	addhi	pc, r4, r0
    7e28:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    7e2c:			; <UNDEFINED> instruction: 0xf88e2269
    7e30:	subcs	r2, r2, #1
    7e34:	andcs	pc, r2, lr, lsl #17
    7e38:	andvc	r2, sl, r0, lsl #4
    7e3c:	andeq	lr, r5, #84, 20	; 0x54000
    7e40:			; <UNDEFINED> instruction: 0xf1a3d04a
    7e44:			; <UNDEFINED> instruction: 0xf1c30114
    7e48:	blx	909b20 <__assert_fail@plt+0x90792c>
    7e4c:	blx	184658 <__assert_fail@plt+0x182464>
    7e50:	blcc	d45a74 <__assert_fail@plt+0xd43880>
    7e54:	blx	958b44 <__assert_fail@plt+0x956950>
    7e58:	blx	984a6c <__assert_fail@plt+0x982878>
    7e5c:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    7e60:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    7e64:			; <UNDEFINED> instruction: 0xf04f1d50
    7e68:			; <UNDEFINED> instruction: 0xf1410300
    7e6c:	andcs	r0, sl, #0, 2
    7e70:			; <UNDEFINED> instruction: 0xf812f003
    7e74:	movwcs	r2, #522	; 0x20a
    7e78:	strmi	r4, [fp], r2, lsl #13
    7e7c:			; <UNDEFINED> instruction: 0xf80cf003
    7e80:	subsle	r4, r8, r3, lsl r3
    7e84:	movweq	lr, #47706	; 0xba5a
    7e88:			; <UNDEFINED> instruction: 0xf7fad026
    7e8c:	stmdacs	r0, {r3, r6, r8, fp, sp, lr, pc}
    7e90:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    7e94:	subsle	r2, r7, r0, lsl #20
    7e98:	mulcc	r0, r2, r9
    7e9c:	bmi	c762d0 <__assert_fail@plt+0xc740dc>
    7ea0:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    7ea4:			; <UNDEFINED> instruction: 0x23204d30
    7ea8:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    7eac:	ldrmi	r4, [r9], -r0, lsr #12
    7eb0:			; <UNDEFINED> instruction: 0xf8cd2201
    7eb4:	stmib	sp, {r3, r4, pc}^
    7eb8:	strls	sl, [r1], -r4, lsl #22
    7ebc:			; <UNDEFINED> instruction: 0xf7fa9500
    7ec0:	ands	lr, r5, r8, lsl #19
    7ec4:	andeq	pc, sl, #-1073741780	; 0xc000002c
    7ec8:	svcge	0x0075f47f
    7ecc:	movtcs	r9, #11784	; 0x2e08
    7ed0:	andcs	pc, r1, lr, lsl #17
    7ed4:	andcc	pc, r0, lr, lsl #17
    7ed8:			; <UNDEFINED> instruction: 0xac0d4a24
    7edc:	stmib	sp, {r5, r8, r9, sp}^
    7ee0:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    7ee4:	andls	r4, r0, #32, 12	; 0x2000000
    7ee8:	andcs	r4, r1, #26214400	; 0x1900000
    7eec:	ldmdb	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ef0:			; <UNDEFINED> instruction: 0xf7f94620
    7ef4:	bmi	7c3d1c <__assert_fail@plt+0x7c1b28>
    7ef8:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    7efc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7f00:	subsmi	r9, sl, r5, lsl fp
    7f04:	andslt	sp, r7, r6, lsr #2
    7f08:	svchi	0x00f0e8bd
    7f0c:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    7f10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7f14:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    7f18:			; <UNDEFINED> instruction: 0xf0022264
    7f1c:	stmdbcs	r0, {r0, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    7f20:	svclt	0x00084682
    7f24:	strmi	r2, [fp], sl, lsl #16
    7f28:	strcc	fp, [r1], -r8, lsl #30
    7f2c:	ldrb	sp, [r3, sl, lsr #3]
    7f30:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    7f34:	ldrbmi	lr, [r0], -r0, lsl #15
    7f38:	andcs	r4, sl, #93323264	; 0x5900000
    7f3c:			; <UNDEFINED> instruction: 0xf0022300
    7f40:	strmi	pc, [r2], fp, lsr #31
    7f44:	ldr	r4, [sp, fp, lsl #13]
    7f48:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    7f4c:	bmi	2c1df8 <__assert_fail@plt+0x2bfc04>
    7f50:			; <UNDEFINED> instruction: 0xe7a6447a
    7f54:	svc	0x005cf7f9
    7f58:	andeq	r6, r1, r6, lsl #1
    7f5c:	andeq	r0, r0, ip, ror #3
    7f60:	muleq	r0, r0, lr
    7f64:	andeq	r3, r0, r4, lsr fp
    7f68:	ldrdeq	r4, [r0], -r2
    7f6c:	andeq	r4, r0, r6, lsr #27
    7f70:	andeq	r5, r1, lr, ror #29
    7f74:	andeq	r3, r0, sl, lsl #21
    7f78:	andeq	r3, r0, r4, lsl #21
    7f7c:	suble	r2, r5, r0, lsl #16
    7f80:	mvnsmi	lr, #737280	; 0xb4000
    7f84:			; <UNDEFINED> instruction: 0xf9904698
    7f88:	orrlt	r3, r3, #0
    7f8c:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    7f90:	ldrmi	r4, [r7], -r9, lsl #13
    7f94:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    7f98:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    7f9c:	svceq	0x0000f1b8
    7fa0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    7fa4:			; <UNDEFINED> instruction: 0x4605bb1c
    7fa8:	strtmi	r2, [lr], -ip, lsr #22
    7fac:	svccs	0x0001f915
    7fb0:	bllt	bc018 <__assert_fail@plt+0xb9e24>
    7fb4:	adcsmi	r4, r0, #48234496	; 0x2e00000
    7fb8:	bne	c7c824 <__assert_fail@plt+0xc7a630>
    7fbc:	mcrrne	7, 12, r4, r3, cr0
    7fc0:			; <UNDEFINED> instruction: 0xf849d015
    7fc4:	strcc	r0, [r1], #-36	; 0xffffffdc
    7fc8:	mulcc	r0, r6, r9
    7fcc:			; <UNDEFINED> instruction: 0xf995b1bb
    7fd0:			; <UNDEFINED> instruction: 0xb1a33000
    7fd4:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    7fd8:	strtmi	r2, [r8], -ip, lsr #22
    7fdc:			; <UNDEFINED> instruction: 0xf915462e
    7fe0:	mvnle	r2, r1, lsl #30
    7fe4:	svclt	0x00082a00
    7fe8:	adcsmi	r4, r0, #48234496	; 0x2e00000
    7fec:			; <UNDEFINED> instruction: 0xf04fd3e5
    7ff0:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    7ff4:	adcmi	r8, r7, #248, 6	; 0xe0000003
    7ff8:	ldrmi	sp, [r3], -r4, lsl #18
    7ffc:			; <UNDEFINED> instruction: 0x4620e7d4
    8000:	mvnshi	lr, #12386304	; 0xbd0000
    8004:	andeq	pc, r1, pc, rrx
    8008:	mvnshi	lr, #12386304	; 0xbd0000
    800c:	rscscc	pc, pc, pc, asr #32
    8010:	svclt	0x00004770
    8014:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    8018:			; <UNDEFINED> instruction: 0xf990461c
    801c:	blx	fed5c024 <__assert_fail@plt+0xfed59e30>
    8020:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    8024:	svclt	0x00082c00
    8028:	ldmiblt	r3, {r0, r8, r9, sp}
    802c:	addsmi	r6, r6, #2490368	; 0x260000
    8030:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    8034:	eorvs	fp, r3, r1, lsl pc
    8038:	bl	54044 <__assert_fail@plt+0x51e50>
    803c:	blne	fe48865c <__assert_fail@plt+0xfe486468>
    8040:			; <UNDEFINED> instruction: 0xf7ff9b04
    8044:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8048:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    804c:	eorvs	r4, r3, r3, lsl #8
    8050:			; <UNDEFINED> instruction: 0xf04fbd70
    8054:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    8058:	rscscc	pc, pc, pc, asr #32
    805c:	svclt	0x00004770
    8060:	mvnsmi	lr, #737280	; 0xb4000
    8064:			; <UNDEFINED> instruction: 0xf381fab1
    8068:	bcs	a5dc <__assert_fail@plt+0x83e8>
    806c:	movwcs	fp, #7944	; 0x1f08
    8070:	svclt	0x00082800
    8074:	blcs	10c80 <__assert_fail@plt+0xea8c>
    8078:			; <UNDEFINED> instruction: 0xf990d13d
    807c:	strmi	r3, [r0], r0
    8080:	pkhbtmi	r4, r9, r6, lsl #12
    8084:	strcs	r4, [r1, -r4, lsl #12]
    8088:			; <UNDEFINED> instruction: 0x4625b31b
    808c:			; <UNDEFINED> instruction: 0xf1042b2c
    8090:	strbmi	r0, [r0], -r1, lsl #8
    8094:	mulcs	r0, r4, r9
    8098:	eorle	r4, r1, r0, lsr #13
    809c:	strtmi	fp, [r5], -r2, ror #19
    80a0:	bl	fe958b48 <__assert_fail@plt+0xfe956954>
    80a4:	eorle	r0, r2, #0, 2
    80a8:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    80ac:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    80b0:	rsceq	lr, r0, #323584	; 0x4f000
    80b4:	vpmax.u8	d15, d3, d7
    80b8:			; <UNDEFINED> instruction: 0xf819db0c
    80bc:	movwmi	r1, #45058	; 0xb002
    80c0:	andcc	pc, r2, r9, lsl #16
    80c4:	mulcc	r0, r5, r9
    80c8:			; <UNDEFINED> instruction: 0xf994b11b
    80cc:	blcs	140d4 <__assert_fail@plt+0x11ee0>
    80d0:	ldrdcs	sp, [r0], -fp
    80d4:	mvnshi	lr, #12386304	; 0xbd0000
    80d8:	ldrmi	r1, [r3], -ip, ror #24
    80dc:	ldrb	r4, [r4, r0, lsl #13]
    80e0:	svclt	0x00082a00
    80e4:	adcmi	r4, r8, #38797312	; 0x2500000
    80e8:	smlatbeq	r0, r5, fp, lr
    80ec:			; <UNDEFINED> instruction: 0xf04fd3dc
    80f0:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    80f4:			; <UNDEFINED> instruction: 0xf06f83f8
    80f8:			; <UNDEFINED> instruction: 0xe7eb0015
    80fc:			; <UNDEFINED> instruction: 0xf381fab1
    8100:	bcs	a674 <__assert_fail@plt+0x8480>
    8104:	movwcs	fp, #7944	; 0x1f08
    8108:	svclt	0x00082800
    810c:	bllt	ff0d0d18 <__assert_fail@plt+0xff0ceb24>
    8110:	mvnsmi	lr, sp, lsr #18
    8114:			; <UNDEFINED> instruction: 0xf9904606
    8118:	ldrmi	r3, [r7], -r0
    811c:	strmi	r4, [r4], -r8, lsl #13
    8120:	strtmi	fp, [r5], -fp, ror #3
    8124:			; <UNDEFINED> instruction: 0xf1042b2c
    8128:	ldrtmi	r0, [r0], -r1, lsl #8
    812c:	mulcs	r0, r4, r9
    8130:	andsle	r4, fp, r6, lsr #12
    8134:			; <UNDEFINED> instruction: 0x4625b9b2
    8138:	bl	fe958be0 <__assert_fail@plt+0xfe9569ec>
    813c:	andsle	r0, ip, #0, 2
    8140:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    8144:			; <UNDEFINED> instruction: 0xf8d8db0c
    8148:	tstmi	r8, #0
    814c:	andeq	pc, r0, r8, asr #17
    8150:	mulcc	r0, r5, r9
    8154:			; <UNDEFINED> instruction: 0xf994b11b
    8158:	blcs	14160 <__assert_fail@plt+0x11f6c>
    815c:	andcs	sp, r0, r1, ror #3
    8160:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8164:	ldrmi	r1, [r3], -ip, ror #24
    8168:	ldrb	r4, [sl, r6, lsl #12]
    816c:	svclt	0x00082a00
    8170:	adcmi	r4, r8, #38797312	; 0x2500000
    8174:	smlatbeq	r0, r5, fp, lr
    8178:			; <UNDEFINED> instruction: 0xf04fd3e2
    817c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    8180:			; <UNDEFINED> instruction: 0xf06f81f0
    8184:			; <UNDEFINED> instruction: 0x47700015
    8188:	mvnsmi	lr, #737280	; 0xb4000
    818c:	bmi	f599e8 <__assert_fail@plt+0xf577f4>
    8190:	blmi	f59a10 <__assert_fail@plt+0xf5781c>
    8194:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    8198:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    819c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    81a0:			; <UNDEFINED> instruction: 0xf04f9303
    81a4:			; <UNDEFINED> instruction: 0xf8cd0300
    81a8:	tstlt	r8, #8
    81ac:	strmi	r6, [r4], -lr
    81b0:	strmi	r6, [r8], lr, lsr #32
    81b4:	svc	0x0012f7f9
    81b8:	andls	pc, r0, r0, asr #17
    81bc:			; <UNDEFINED> instruction: 0xf9944607
    81c0:	blcs	e941c8 <__assert_fail@plt+0xe91fd4>
    81c4:	stmdbge	r2, {r1, r5, ip, lr, pc}
    81c8:	strtmi	r2, [r0], -sl, lsl #4
    81cc:			; <UNDEFINED> instruction: 0xf7f99101
    81d0:			; <UNDEFINED> instruction: 0xf8c8ed7e
    81d4:	eorvs	r0, r8, r0
    81d8:	bllt	1a222c0 <__assert_fail@plt+0x1a200cc>
    81dc:	blcs	2edec <__assert_fail@plt+0x2cbf8>
    81e0:	adcmi	fp, r3, #24, 30	; 0x60
    81e4:			; <UNDEFINED> instruction: 0xf993d028
    81e8:	stmdbls	r1, {sp}
    81ec:	eorle	r2, r6, sl, lsr sl
    81f0:	eorle	r2, r9, sp, lsr #20
    81f4:	bmi	9501fc <__assert_fail@plt+0x94e008>
    81f8:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    81fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8200:	subsmi	r9, sl, r3, lsl #22
    8204:	andlt	sp, r5, fp, lsr r1
    8208:	mvnshi	lr, #12386304	; 0xbd0000
    820c:	stmdbge	r2, {r0, sl, ip, sp}
    8210:	strtmi	r2, [r0], -sl, lsl #4
    8214:	ldcl	7, cr15, [sl, #-996]	; 0xfffffc1c
    8218:	ldmdavs	fp!, {r3, r5, sp, lr}
    821c:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    8220:			; <UNDEFINED> instruction: 0xf990b150
    8224:	blne	1422c <__assert_fail@plt+0x12038>
    8228:			; <UNDEFINED> instruction: 0xf080fab0
    822c:	blcs	a734 <__assert_fail@plt+0x8540>
    8230:	andcs	fp, r1, r8, lsl pc
    8234:	sbcsle	r2, sp, r0, lsl #16
    8238:	rscscc	pc, pc, pc, asr #32
    823c:			; <UNDEFINED> instruction: 0xf993e7db
    8240:	stmdblt	sl, {r0, sp}
    8244:	ldrb	r6, [r6, lr, lsr #32]
    8248:	andcs	r1, sl, #92, 24	; 0x5c00
    824c:	eorsvs	r2, fp, r0, lsl #6
    8250:	movwls	r4, #9760	; 0x2620
    8254:	ldc	7, cr15, [sl, #-996]!	; 0xfffffc1c
    8258:	ldmdavs	fp!, {r3, r5, sp, lr}
    825c:	mvnle	r2, r0, lsl #22
    8260:	blcs	2ee70 <__assert_fail@plt+0x2cc7c>
    8264:			; <UNDEFINED> instruction: 0xf993d0e8
    8268:	blne	6d0270 <__assert_fail@plt+0x6ce07c>
    826c:			; <UNDEFINED> instruction: 0xf383fab3
    8270:	bcs	a7e4 <__assert_fail@plt+0x85f0>
    8274:	movwcs	fp, #7960	; 0x1f18
    8278:	adcsle	r2, fp, r0, lsl #22
    827c:			; <UNDEFINED> instruction: 0xf7f9e7dc
    8280:	svclt	0x0000edc8
    8284:	andeq	r5, r1, r2, asr ip
    8288:	andeq	r0, r0, ip, ror #3
    828c:	andeq	r5, r1, lr, ror #23
    8290:	mvnsmi	lr, #737280	; 0xb4000
    8294:	stcmi	14, cr1, [sl], #-12
    8298:	bmi	ab44b4 <__assert_fail@plt+0xab22c0>
    829c:	movwcs	fp, #7960	; 0x1f18
    82a0:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    82a4:	movwcs	fp, #3848	; 0xf08
    82a8:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    82ac:			; <UNDEFINED> instruction: 0xf04f9203
    82b0:	blcs	8ab8 <__assert_fail@plt+0x68c4>
    82b4:	svcge	0x0001d03f
    82b8:	strmi	sl, [sp], -r2, lsl #28
    82bc:	blx	fed80310 <__assert_fail@plt+0xfed7e11c>
    82c0:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    82c4:	svclt	0x00082c00
    82c8:	strbmi	r2, [r1, #769]	; 0x301
    82cc:			; <UNDEFINED> instruction: 0xf043bf18
    82d0:	bllt	8c8edc <__assert_fail@plt+0x8c6ce8>
    82d4:	strtmi	r4, [r9], -sl, asr #12
    82d8:			; <UNDEFINED> instruction: 0xf7f94620
    82dc:	ldmiblt	r0!, {r1, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    82e0:	andeq	lr, r9, r4, lsl #22
    82e4:	ldrtmi	r4, [r9], -r5, asr #8
    82e8:	mrc2	7, 2, pc, cr14, cr14, {7}
    82ec:			; <UNDEFINED> instruction: 0x46044631
    82f0:			; <UNDEFINED> instruction: 0xf7fe4628
    82f4:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    82f8:	bl	66e304 <__assert_fail@plt+0x66c110>
    82fc:	strmi	r0, [r5], -r8, lsl #6
    8300:	blcs	7c334 <__assert_fail@plt+0x7a140>
    8304:			; <UNDEFINED> instruction: 0xb11cd1db
    8308:	mulcc	r0, r4, r9
    830c:	andle	r2, r4, pc, lsr #22
    8310:			; <UNDEFINED> instruction: 0xf995b12d
    8314:	blcs	bd431c <__assert_fail@plt+0xbd2128>
    8318:	ldrdcs	sp, [r1], -r1
    831c:	andcs	lr, r0, r0
    8320:	blmi	21ab4c <__assert_fail@plt+0x218958>
    8324:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8328:	blls	e2398 <__assert_fail@plt+0xe01a4>
    832c:	qaddle	r4, sl, r4
    8330:	pop	{r0, r2, ip, sp, pc}
    8334:			; <UNDEFINED> instruction: 0x461883f0
    8338:			; <UNDEFINED> instruction: 0xf7f9e7f2
    833c:	svclt	0x0000ed6a
    8340:	andeq	r5, r1, r8, asr #22
    8344:	andeq	r0, r0, ip, ror #3
    8348:	andeq	r5, r1, r4, asr #21
    834c:	mvnsmi	lr, #737280	; 0xb4000
    8350:	movweq	lr, #6736	; 0x1a50
    8354:	strmi	sp, [ip], -r5, lsr #32
    8358:			; <UNDEFINED> instruction: 0x46054616
    835c:	cmnlt	r1, #56, 6	; 0xe0000000
    8360:	mcr	7, 1, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    8364:	addsmi	r4, lr, #201326595	; 0xc000003
    8368:	svclt	0x00884607
    836c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8370:	bl	1be3c8 <__assert_fail@plt+0x1bc1d4>
    8374:			; <UNDEFINED> instruction: 0xf1090900
    8378:			; <UNDEFINED> instruction: 0xf7f90001
    837c:			; <UNDEFINED> instruction: 0x4680edb4
    8380:	strtmi	fp, [r9], -r0, ror #2
    8384:			; <UNDEFINED> instruction: 0xf7f9463a
    8388:	bl	2437d8 <__assert_fail@plt+0x2415e4>
    838c:	ldrtmi	r0, [r2], -r7
    8390:			; <UNDEFINED> instruction: 0xf7f94621
    8394:	movwcs	lr, #3340	; 0xd0c
    8398:	andcc	pc, r9, r8, lsl #16
    839c:	pop	{r6, r9, sl, lr}
    83a0:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    83a4:	mvnsmi	lr, #12386304	; 0xbd0000
    83a8:			; <UNDEFINED> instruction: 0xf7f94478
    83ac:	strtmi	fp, [r0], -r9, lsr #26
    83b0:	pop	{r0, r4, r9, sl, lr}
    83b4:			; <UNDEFINED> instruction: 0xf7f943f8
    83b8:	pop	{r0, r1, r2, r3, r4, r6, r7, sl, fp, ip, sp, pc}
    83bc:			; <UNDEFINED> instruction: 0xf7f943f8
    83c0:	svclt	0x0000bd1f
    83c4:	andeq	r4, r0, ip, asr r9
    83c8:			; <UNDEFINED> instruction: 0x460ab538
    83cc:	strmi	r4, [ip], -r5, lsl #12
    83d0:			; <UNDEFINED> instruction: 0x4608b119
    83d4:	stcl	7, cr15, [sl, #996]!	; 0x3e4
    83d8:	strtmi	r4, [r1], -r2, lsl #12
    83dc:	pop	{r3, r5, r9, sl, lr}
    83e0:			; <UNDEFINED> instruction: 0xf7ff4038
    83e4:	svclt	0x0000bfb3
    83e8:	tstcs	r1, lr, lsl #8
    83ec:	addlt	fp, r5, r0, lsl r5
    83f0:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    83f4:			; <UNDEFINED> instruction: 0xf8dfab07
    83f8:	strmi	ip, [r4], -r0, rrx
    83fc:			; <UNDEFINED> instruction: 0xf85344fe
    8400:	stmdage	r2, {r2, r8, r9, fp, sp}
    8404:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    8408:	ldrdgt	pc, [r0], -ip
    840c:	andgt	pc, ip, sp, asr #17
    8410:	stceq	0, cr15, [r0], {79}	; 0x4f
    8414:			; <UNDEFINED> instruction: 0xf7f99301
    8418:	cdpne	14, 0, cr14, cr2, cr2, {0}
    841c:	strcs	fp, [r0], #-4024	; 0xfffff048
    8420:	strtmi	sp, [r0], -r7, lsl #22
    8424:			; <UNDEFINED> instruction: 0xf7ff9902
    8428:			; <UNDEFINED> instruction: 0x4604ff91
    842c:			; <UNDEFINED> instruction: 0xf7f99802
    8430:	bmi	2c3650 <__assert_fail@plt+0x2c145c>
    8434:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    8438:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    843c:	subsmi	r9, sl, r3, lsl #22
    8440:	strtmi	sp, [r0], -r5, lsl #2
    8444:	pop	{r0, r2, ip, sp, pc}
    8448:	andlt	r4, r3, r0, lsl r0
    844c:			; <UNDEFINED> instruction: 0xf7f94770
    8450:	svclt	0x0000ece0
    8454:	andeq	r5, r1, ip, ror #19
    8458:	andeq	r0, r0, ip, ror #3
    845c:			; <UNDEFINED> instruction: 0x000159b2
    8460:	mvnsmi	lr, #737280	; 0xb4000
    8464:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    8468:	bmi	d59ed4 <__assert_fail@plt+0xd57ce0>
    846c:	blmi	d74680 <__assert_fail@plt+0xd7248c>
    8470:			; <UNDEFINED> instruction: 0xf996447a
    8474:	ldmpl	r3, {lr}^
    8478:	movwls	r6, #6171	; 0x181b
    847c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8480:	eorsle	r2, r4, r0, lsl #24
    8484:	strmi	r4, [r8], r5, lsl #12
    8488:			; <UNDEFINED> instruction: 0x46394630
    848c:	mcr	7, 5, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    8490:			; <UNDEFINED> instruction: 0x56361834
    8494:	suble	r2, ip, r0, lsl #28
    8498:	svceq	0x0000f1b9
    849c:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    84a0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    84a4:	stc	7, cr15, [r8, #996]	; 0x3e4
    84a8:	eorsle	r2, r5, r0, lsl #16
    84ac:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    84b0:	movwcs	r4, #1641	; 0x669
    84b4:	andvs	pc, r0, sp, lsl #17
    84b8:			; <UNDEFINED> instruction: 0xf88d4648
    84bc:			; <UNDEFINED> instruction: 0xf7fe3001
    84c0:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    84c4:	andeq	pc, r0, r8, asr #17
    84c8:	mulcc	r1, r3, r9
    84cc:	svclt	0x00181af6
    84d0:	blcs	11cdc <__assert_fail@plt+0xfae8>
    84d4:	strcs	fp, [r1], -r8, lsl #30
    84d8:	andcc	fp, r2, lr, asr fp
    84dc:	strtpl	r1, [r1], -r6, lsr #16
    84e0:			; <UNDEFINED> instruction: 0x4638b119
    84e4:	stcl	7, cr15, [r8, #-996]!	; 0xfffffc1c
    84e8:			; <UNDEFINED> instruction: 0x464cb318
    84ec:	bmi	5e05ac <__assert_fail@plt+0x5de3b8>
    84f0:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    84f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    84f8:	subsmi	r9, sl, r1, lsl #22
    84fc:			; <UNDEFINED> instruction: 0x4620d11e
    8500:	pop	{r0, r1, ip, sp, pc}
    8504:			; <UNDEFINED> instruction: 0x463983f0
    8508:			; <UNDEFINED> instruction: 0xf7f94620
    850c:			; <UNDEFINED> instruction: 0xf8c8ebe6
    8510:	strtmi	r0, [r0], #-0
    8514:	strb	r6, [sl, r8, lsr #32]!
    8518:			; <UNDEFINED> instruction: 0x46204639
    851c:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    8520:	andeq	pc, r0, r8, asr #17
    8524:	strtpl	r1, [r1], -r6, lsr #16
    8528:			; <UNDEFINED> instruction: 0x4638b131
    852c:	stcl	7, cr15, [r4, #-996]	; 0xfffffc1c
    8530:	eorvs	fp, ip, r0, lsl r9
    8534:	ldrb	r2, [sl, r0, lsl #8]
    8538:	ldrb	r6, [r8, lr, lsr #32]
    853c:	stcl	7, cr15, [r8], #-996	; 0xfffffc1c
    8540:	andeq	r5, r1, r8, ror r9
    8544:	andeq	r0, r0, ip, ror #3
    8548:	andeq	r4, r0, lr, ror #15
    854c:	strdeq	r5, [r1], -r6
    8550:			; <UNDEFINED> instruction: 0x4604b510
    8554:	stmdacs	sl, {r0, sp, lr, pc}
    8558:	strtmi	sp, [r0], -r6
    855c:	stc	7, cr15, [r4, #996]	; 0x3e4
    8560:	mvnsle	r1, r3, asr #24
    8564:	ldclt	0, cr2, [r0, #-4]
    8568:	ldclt	0, cr2, [r0, #-0]
    856c:	mvnsmi	lr, sp, lsr #18
    8570:	strmi	r4, [pc], -r4, lsl #12
    8574:			; <UNDEFINED> instruction: 0xf7f94690
    8578:	movwcs	lr, #3378	; 0xd32
    857c:	bicslt	r6, ip, r3
    8580:	mulvs	r0, r4, r9
    8584:	strmi	fp, [r5], -r6, asr #3
    8588:	ldcl	7, cr15, [r2], #996	; 0x3e4
    858c:			; <UNDEFINED> instruction: 0xf8336803
    8590:	ldreq	r3, [fp, #-22]	; 0xffffffea
    8594:	andcs	sp, sl, #16, 10	; 0x4000000
    8598:			; <UNDEFINED> instruction: 0x46204639
    859c:	stc	7, cr15, [r0, #-996]	; 0xfffffc1c
    85a0:	andeq	pc, r0, r8, asr #17
    85a4:	stmdblt	r0!, {r3, r5, fp, sp, lr}
    85a8:	adcmi	r6, r3, #3866624	; 0x3b0000
    85ac:	pop	{r2, ip, lr, pc}
    85b0:	submi	r8, r0, #240, 2	; 0x3c
    85b4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    85b8:	andseq	pc, r5, pc, rrx
    85bc:	svclt	0x0000e7f7
    85c0:			; <UNDEFINED> instruction: 0x460eb570
    85c4:			; <UNDEFINED> instruction: 0x46044615
    85c8:	stcl	7, cr15, [r6, #-996]!	; 0xfffffc1c
    85cc:			; <UNDEFINED> instruction: 0xb126b150
    85d0:	tsteq	pc, #4, 2	; <UNPREDICTABLE>
    85d4:	addseq	r0, fp, fp, asr r9
    85d8:	tstlt	sp, r3, lsr r0
    85dc:			; <UNDEFINED> instruction: 0xf024341f
    85e0:	eorvs	r0, ip, pc, lsl r4
    85e4:	svclt	0x0000bd70
    85e8:	stclt	7, cr15, [sl, #-996]!	; 0xfffffc1c
    85ec:	andcs	r4, r0, #638976	; 0x9c000
    85f0:			; <UNDEFINED> instruction: 0xf44f4b27
    85f4:	ldrblt	r6, [r0, #0]!
    85f8:	addlt	r4, r3, r9, ror r4
    85fc:	strvs	pc, [r0, -pc, asr #8]
    8600:	strbtmi	r5, [lr], -fp, asr #17
    8604:	ldmdavs	fp, {r0, r4, r5, r9, sl, lr}
    8608:			; <UNDEFINED> instruction: 0xf04f9301
    860c:			; <UNDEFINED> instruction: 0xf7ff0300
    8610:			; <UNDEFINED> instruction: 0x4604ffd7
    8614:	eors	fp, r4, r8, asr r9
    8618:			; <UNDEFINED> instruction: 0x4620007f
    861c:			; <UNDEFINED> instruction: 0xffe4f7ff
    8620:	ldrtmi	r2, [r8], -r0, lsl #4
    8624:			; <UNDEFINED> instruction: 0xf7ff4631
    8628:	strmi	pc, [r4], -fp, asr #31
    862c:	bls	35354 <__assert_fail@plt+0x33160>
    8630:	strtmi	r2, [r0], -r0, lsl #2
    8634:	stc	7, cr15, [ip, #-996]	; 0xfffffc1c
    8638:	strtmi	r9, [r3], -r0, lsl #20
    863c:	rscscs	r2, r2, r0, lsl #2
    8640:	stc	7, cr15, [r8], #996	; 0x3e4
    8644:	ble	38fe60 <__assert_fail@plt+0x38dc6c>
    8648:	stcl	7, cr15, [r8], {249}	; 0xf9
    864c:	svcne	0x0080f5b7
    8650:			; <UNDEFINED> instruction: 0xf1a36803
    8654:	blx	fecc92b4 <__assert_fail@plt+0xfecc70c0>
    8658:	b	140546c <__assert_fail@plt+0x1403278>
    865c:	svclt	0x00a81353
    8660:	blcs	11268 <__assert_fail@plt+0xf074>
    8664:			; <UNDEFINED> instruction: 0x4620d1d8
    8668:			; <UNDEFINED> instruction: 0xffbef7ff
    866c:	bmi	248a14 <__assert_fail@plt+0x246820>
    8670:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    8674:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8678:	subsmi	r9, sl, r1, lsl #22
    867c:	andlt	sp, r3, r4, lsl #2
    8680:			; <UNDEFINED> instruction: 0xf04fbdf0
    8684:	udf	#8975	; 0x230f
    8688:	bl	ff0c6674 <__assert_fail@plt+0xff0c4480>
    868c:	strdeq	r5, [r1], -r0
    8690:	andeq	r0, r0, ip, ror #3
    8694:	andeq	r5, r1, r6, ror r7
    8698:	svcmi	0x00f0e92d
    869c:	stmibeq	r3, {r0, r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}^
    86a0:	andls	fp, r4, r9, lsl #1
    86a4:	addhi	pc, r5, r0
    86a8:	blmi	10d9f2c <__assert_fail@plt+0x10d7d38>
    86ac:	andcs	r4, r0, r2, lsl #13
    86b0:	movwls	r4, #25723	; 0x647b
    86b4:	strmi	r4, [fp], r1, asr #22
    86b8:			; <UNDEFINED> instruction: 0x46054690
    86bc:	movwls	r4, #21627	; 0x547b
    86c0:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    86c4:	bl	feded2e8 <__assert_fail@plt+0xfedeb0f4>
    86c8:			; <UNDEFINED> instruction: 0xf1050fd5
    86cc:	stmdble	r8, {r0, sl}
    86d0:			; <UNDEFINED> instruction: 0xf005096a
    86d4:			; <UNDEFINED> instruction: 0xf858031f
    86d8:	blx	890768 <__assert_fail@plt+0x88e574>
    86dc:	ldrbeq	pc, [sl, r3, lsl #6]	; <UNPREDICTABLE>
    86e0:	strtmi	sp, [r5], -fp, lsl #8
    86e4:	stmiale	lr!, {r0, r3, r5, r7, r8, sl, lr}^
    86e8:	beq	43598 <__assert_fail@plt+0x413a4>
    86ec:	movwcs	r9, #2052	; 0x804
    86f0:	andcc	pc, r0, sl, lsl #17
    86f4:	pop	{r0, r3, ip, sp, pc}
    86f8:	strmi	r8, [r1, #4080]!	; 0xff0
    86fc:	bl	fedfebfc <__assert_fail@plt+0xfedfca08>
    8700:	ldmdble	fp!, {r2, r4, r6, r7, r8, r9, sl, fp}
    8704:			; <UNDEFINED> instruction: 0xf0040963
    8708:			; <UNDEFINED> instruction: 0xf858021f
    870c:	blx	8d47a0 <__assert_fail@plt+0x8d25ac>
    8710:			; <UNDEFINED> instruction: 0xf012f202
    8714:	eorsle	r0, r1, r1, lsl #4
    8718:	ldrbtcc	pc, [pc], r9, lsl #2	; <UNPREDICTABLE>
    871c:	and	r1, r9, r6, ror fp
    8720:	svceq	0x00d3ebb7
    8724:			; <UNDEFINED> instruction: 0xf858d90f
    8728:	blx	8d47b4 <__assert_fail@plt+0x8d25c0>
    872c:	ldrbeq	pc, [fp, ip, lsl #6]	; <UNPREDICTABLE>
    8730:	strmi	sp, [r2], -r9, lsl #10
    8734:	addsmi	r1, r6, #311296	; 0x4c000
    8738:	ldceq	0, cr15, [pc], {3}
    873c:	andeq	pc, r1, r2, lsl #2
    8740:	cmpne	r3, pc, asr #20
    8744:	bcs	7cefc <__assert_fail@plt+0x7ad08>
    8748:	stmiane	ip!, {r2, r5, ip, lr, pc}
    874c:			; <UNDEFINED> instruction: 0xf04f9a05
    8750:			; <UNDEFINED> instruction: 0x465933ff
    8754:	stmib	sp, {r4, r6, r9, sl, lr}^
    8758:	andls	r5, r0, #16777216	; 0x1000000
    875c:			; <UNDEFINED> instruction: 0xf7f92201
    8760:	ldrbmi	lr, [r8, #-3384]	; 0xfffff2c8
    8764:	movwcs	fp, #3892	; 0xf34
    8768:	b	14d1374 <__assert_fail@plt+0x14cf180>
    876c:			; <UNDEFINED> instruction: 0xd11c73d0
    8770:	bl	fead9980 <__assert_fail@plt+0xfead778c>
    8774:			; <UNDEFINED> instruction: 0x1c650b00
    8778:	ldr	r2, [r3, r1]!
    877c:			; <UNDEFINED> instruction: 0xf04f9a06
    8780:			; <UNDEFINED> instruction: 0x465933ff
    8784:	strls	r4, [r1, #-1616]	; 0xfffff9b0
    8788:	andls	r4, r0, #44, 12	; 0x2c00000
    878c:			; <UNDEFINED> instruction: 0xf7f92201
    8790:	strb	lr, [r6, r0, lsr #26]!
    8794:			; <UNDEFINED> instruction: 0xf04f9907
    8798:			; <UNDEFINED> instruction: 0x465033ff
    879c:	strpl	lr, [r1], #-2509	; 0xfffff633
    87a0:	ldrbmi	r9, [r9], -r0, lsl #2
    87a4:	ldc	7, cr15, [r4, #-996]	; 0xfffffc1c
    87a8:	ldrdcs	lr, [r0], -fp
    87ac:	pop	{r0, r3, ip, sp, pc}
    87b0:			; <UNDEFINED> instruction: 0xf8dd8ff0
    87b4:			; <UNDEFINED> instruction: 0xe799a010
    87b8:	andeq	r4, r0, r8, ror #11
    87bc:	andeq	r4, r0, r4, ror #11
    87c0:	ldrdeq	r4, [r0], -r2
    87c4:	mvnsmi	lr, sp, lsr #18
    87c8:	stccc	0, cr0, [r4], {220}	; 0xdc
    87cc:	strmi	r4, [r4], r6, lsl #13
    87d0:	stmdbcs	r0, {r1, r3, r5, r6, sl, ip, lr, pc}
    87d4:	andcs	sp, r0, r8, rrx
    87d8:	b	1400858 <__assert_fail@plt+0x13fe664>
    87dc:			; <UNDEFINED> instruction: 0xf0071857
    87e0:			; <UNDEFINED> instruction: 0xf852071f
    87e4:	blx	a2888c <__assert_fail@plt+0xa26698>
    87e8:	ldrbeq	pc, [pc, r7, lsl #14]!	; <UNPREDICTABLE>
    87ec:			; <UNDEFINED> instruction: 0xf045d54a
    87f0:	stmdacs	r0, {r3, r9, sl}
    87f4:	strbtmi	fp, [r0], -r8, lsl #30
    87f8:	ldrtmi	r2, [r5], -r9, lsl #28
    87fc:			; <UNDEFINED> instruction: 0xf106bfc8
    8800:	cfstr64le	mvdx0, [r5, #-348]	; 0xfffffea4
    8804:	strbtmi	r3, [r6], -r4, lsl #24
    8808:	blpl	86828 <__assert_fail@plt+0x84634>
    880c:	bl	fe9bd930 <__assert_fail@plt+0xfe9bb73c>
    8810:	addmi	r0, sp, #58720256	; 0x3800000
    8814:	ldrtmi	sp, [r4], r3, asr #32
    8818:	svceq	0x00d4ebb3
    881c:	stmdbeq	r6!, {r0, r2, r7, r8, r9, sl, fp, ip, sp, pc}^
    8820:	ldreq	pc, [pc, #-4]	; 8824 <__assert_fail@plt+0x6630>
    8824:			; <UNDEFINED> instruction: 0xf8522500
    8828:	svclt	0x00886026
    882c:			; <UNDEFINED> instruction: 0xf505fa26
    8830:	streq	pc, [r1], -r4, lsl #2
    8834:			; <UNDEFINED> instruction: 0xf005bf88
    8838:	bl	fecc9c44 <__assert_fail@plt+0xfecc7a50>
    883c:	stmdble	sl, {r1, r2, r4, r6, r7, r8, r9, sl, fp}
    8840:			; <UNDEFINED> instruction: 0xf0060977
    8844:			; <UNDEFINED> instruction: 0xf852061f
    8848:	blx	9e48ec <__assert_fail@plt+0x9e26f8>
    884c:	ldrbeq	pc, [r7, r6, lsl #12]!	; <UNPREDICTABLE>
    8850:			; <UNDEFINED> instruction: 0xf045bf48
    8854:	cfstr32ne	mvfx0, [r6], #8
    8858:	svceq	0x00d6ebb3
    885c:	ldmdbeq	r7!, {r1, r3, r8, fp, ip, lr, pc}^
    8860:	ldreq	pc, [pc], -r6
    8864:	eorvc	pc, r7, r2, asr r8	; <UNPREDICTABLE>
    8868:			; <UNDEFINED> instruction: 0xf606fa27
    886c:	svclt	0x004807f6
    8870:	streq	pc, [r4, #-69]	; 0xffffffbb
    8874:	blx	fec0fc18 <__assert_fail@plt+0xfec0da24>
    8878:	bl	fed06280 <__assert_fail@plt+0xfed0408c>
    887c:	b	13cc7e0 <__assert_fail@plt+0x13ca5ec>
    8880:	stmiale	sl!, {r1, r2, r4, r6, r9, sl, ip}
    8884:	svclt	0x00082d00
    8888:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
    888c:	uqadd16mi	fp, r0, r8
    8890:	strbtmi	r3, [r6], -r4, lsl #24
    8894:	ldreq	pc, [r0, #-261]!	; 0xfffffefb
    8898:	blpl	868b8 <__assert_fail@plt+0x846c4>
    889c:	movwcs	sp, #1463	; 0x5b7
    88a0:			; <UNDEFINED> instruction: 0xb1207033
    88a4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    88a8:			; <UNDEFINED> instruction: 0xf80c2300
    88ac:	strbtmi	r3, [r0], -r1, lsl #18
    88b0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    88b4:	ldrbmi	lr, [r0, sp, lsr #18]!
    88b8:	strmi	r4, [r9], r7, lsl #12
    88bc:			; <UNDEFINED> instruction: 0xf7f94692
    88c0:	stmdacs	r1, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    88c4:	ldrbtcc	pc, [pc], #256	; 88cc <__assert_fail@plt+0x66d8>	; <UNPREDICTABLE>
    88c8:	stmdble	r2, {r2, r3, r4, r5, sl, lr}
    88cc:	blcs	c269c0 <__assert_fail@plt+0xc247cc>
    88d0:	ldrbmi	sp, [r2], -r6, rrx
    88d4:	strbmi	r2, [r8], -r0, lsl #2
    88d8:	bl	feec68c4 <__assert_fail@plt+0xfeec46d0>
    88dc:	svclt	0x009c42a7
    88e0:			; <UNDEFINED> instruction: 0xf04f2500
    88e4:	ldmdale	r8, {r0, fp}^
    88e8:	mulvs	r0, r4, r9
    88ec:	svclt	0x00042e2c
    88f0:			; <UNDEFINED> instruction: 0x6c01f914
    88f4:	ldrbtcc	pc, [pc], #260	; 88fc <__assert_fail@plt+0x6708>	; <UNPREDICTABLE>
    88f8:	teqeq	r0, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    88fc:	stmdble	r9, {r0, r3, r8, r9, fp, sp}
    8900:	bl	7c68ec <__assert_fail@plt+0x7c46f8>
    8904:			; <UNDEFINED> instruction: 0xf8536803
    8908:			; <UNDEFINED> instruction: 0xf1a33026
    890c:	bcs	149298 <__assert_fail@plt+0x1470a4>
    8910:	blcc	15fea44 <__assert_fail@plt+0x15fc850>
    8914:	strle	r0, [ip, #-2010]	; 0xfffff826
    8918:	svceq	0x00d5ebba
    891c:	stmdbeq	r8!, {r0, r3, r8, fp, ip, lr, pc}^
    8920:	andseq	pc, pc, #5
    8924:			; <UNDEFINED> instruction: 0xf102fa08
    8928:	eorcs	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    892c:			; <UNDEFINED> instruction: 0xf849430a
    8930:	ldreq	r2, [lr, r0, lsr #32]
    8934:	cfstr64ne	mvdx13, [sl], #-52	; 0xffffffcc
    8938:	svceq	0x00d2ebba
    893c:	ldmdbeq	r0, {r0, r3, r8, fp, ip, lr, pc}^
    8940:	andseq	pc, pc, #2
    8944:	vpmax.s8	d15, d2, d8
    8948:	eorne	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    894c:			; <UNDEFINED> instruction: 0xf849430a
    8950:	ldrbeq	r2, [r8, -r0, lsr #32]
    8954:	cfstr32ne	mvfx13, [sl], #52	; 0x34
    8958:	svceq	0x00d2ebba
    895c:	ldmdbeq	r0, {r0, r3, r8, fp, ip, lr, pc}^
    8960:	andseq	pc, pc, #2
    8964:	vpmax.s8	d15, d2, d8
    8968:	eorne	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    896c:			; <UNDEFINED> instruction: 0xf849430a
    8970:	ldreq	r2, [r9, -r0, lsr #32]
    8974:	cfstr64ne	mvdx13, [fp], #52	; 0x34
    8978:	svceq	0x00d3ebba
    897c:	ldmdbeq	r9, {r0, r3, r8, fp, ip, lr, pc}^
    8980:	tsteq	pc, #3	; <UNPREDICTABLE>
    8984:	vpmax.u8	d15, d3, d8
    8988:	eorcs	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    898c:			; <UNDEFINED> instruction: 0xf8494313
    8990:	stccc	0, cr3, [r1], {33}	; 0x21
    8994:	adcmi	r3, r7, #4, 10	; 0x1000000
    8998:	andcs	sp, r0, r6, lsr #19
    899c:			; <UNDEFINED> instruction: 0x87f0e8bd
    89a0:	blcs	1e26b94 <__assert_fail@plt+0x1e249a0>
    89a4:	strcc	fp, [r2, -r8, lsl #30]
    89a8:			; <UNDEFINED> instruction: 0xf04fe793
    89ac:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    89b0:	svclt	0x000087f0
    89b4:	svcmi	0x00f0e92d
    89b8:	ldclmi	0, cr11, [r2, #-556]	; 0xfffffdd4
    89bc:	movwls	r4, #9743	; 0x260f
    89c0:	blmi	1450dc8 <__assert_fail@plt+0x144ebd4>
    89c4:			; <UNDEFINED> instruction: 0x4616447d
    89c8:	ldrtmi	r4, [r8], -r4, lsl #12
    89cc:	stmiaeq	r6, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    89d0:			; <UNDEFINED> instruction: 0xf10d58eb
    89d4:			; <UNDEFINED> instruction: 0xf10d0a18
    89d8:	ldmdavs	fp, {r2, r4, r8, r9, fp}
    89dc:			; <UNDEFINED> instruction: 0xf04f9309
    89e0:	mrsls	r0, SP_abt
    89e4:	bl	d469d0 <__assert_fail@plt+0xd447dc>
    89e8:	suble	r2, sl, r0, lsl #24
    89ec:	strtmi	r2, [r0], -ip, lsr #2
    89f0:	b	ff8c69dc <__assert_fail@plt+0xff8c47e8>
    89f4:	smlabblt	r8, r1, r6, r4
    89f8:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    89fc:	ldrbmi	r4, [r2], -r0, lsr #12
    8a00:			; <UNDEFINED> instruction: 0xf7ff4659
    8a04:			; <UNDEFINED> instruction: 0x9003fdb3
    8a08:	cmnle	r7, r0, lsl #16
    8a0c:	strcs	r9, [r1, #-3078]	; 0xfffff3fa
    8a10:	stmib	sp, {r0, r2, r8, r9, fp, ip, pc}^
    8a14:			; <UNDEFINED> instruction: 0xb1a34507
    8a18:	ldrmi	r2, [r8], -sp, lsr #2
    8a1c:			; <UNDEFINED> instruction: 0xf7f99301
    8a20:	strmi	lr, [r2], -ip, asr #21
    8a24:	blls	74fcc <__assert_fail@plt+0x72dd8>
    8a28:	strtmi	r2, [sl], #-300	; 0xfffffed4
    8a2c:	ldrmi	r9, [r8], -r1, lsl #4
    8a30:	b	ff0c6a1c <__assert_fail@plt+0xff0c4828>
    8a34:	strmi	r9, [r3], -r1, lsl #20
    8a38:	eorsle	r2, r8, r0, lsl #16
    8a3c:	addsmi	r4, r3, #721420288	; 0x2b000000
    8a40:			; <UNDEFINED> instruction: 0x46a4d834
    8a44:			; <UNDEFINED> instruction: 0xf04f9b02
    8a48:	cdpne	14, 1, cr0, cr8, cr1, {0}
    8a4c:	andcs	fp, r1, r8, lsl pc
    8a50:	svclt	0x008c45a0
    8a54:			; <UNDEFINED> instruction: 0xf0002300
    8a58:	ldmiblt	fp, {r0, r8, r9}^
    8a5c:	svceq	0x00d4ebb6
    8a60:	stmdbeq	r1!, {r0, r3, r8, fp, ip, lr, pc}^
    8a64:	tsteq	pc, #4	; <UNPREDICTABLE>
    8a68:	vpmax.s8	d15, d3, d14
    8a6c:	eorcc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    8a70:			; <UNDEFINED> instruction: 0xf8474313
    8a74:	strtmi	r3, [ip], #-33	; 0xffffffdf
    8a78:	stmible	r9!, {r2, r5, r6, r8, sl, lr}^
    8a7c:	stccs	6, cr4, [r0], {76}	; 0x4c
    8a80:	blls	17d158 <__assert_fail@plt+0x17af64>
    8a84:	teqlt	r3, r0, lsr #12
    8a88:	muleq	r0, r3, r9
    8a8c:	svclt	0x00183800
    8a90:	and	r2, r0, r1
    8a94:	bmi	750aa4 <__assert_fail@plt+0x74e8b0>
    8a98:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    8a9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8aa0:	subsmi	r9, sl, r9, lsl #22
    8aa4:	andlt	sp, fp, ip, lsr #2
    8aa8:	svchi	0x00f0e8bd
    8aac:	ldrmi	r9, [r0], -r3, lsl #26
    8ab0:	bge	1da41c <__assert_fail@plt+0x1d8228>
    8ab4:			; <UNDEFINED> instruction: 0xf7ff9301
    8ab8:	blls	88024 <__assert_fail@plt+0x85e30>
    8abc:	stmdals	r5, {r4, r5, r6, r7, r8, fp, ip, sp, pc}
    8ac0:			; <UNDEFINED> instruction: 0xf990b170
    8ac4:	movwls	r2, #4096	; 0x1000
    8ac8:	teqcs	sl, r2, asr r1
    8acc:	b	1d46ab8 <__assert_fail@plt+0x1d448c4>
    8ad0:	blls	74f98 <__assert_fail@plt+0x72da4>
    8ad4:	addsmi	r3, r8, #1
    8ad8:			; <UNDEFINED> instruction: 0xf045bf38
    8adc:	pushlt	{r0, r8, sl}
    8ae0:			; <UNDEFINED> instruction: 0x4c06e9dd
    8ae4:	stmdale	r9, {r2, r5, r6, r8, sl, lr}
    8ae8:	str	r9, [fp, r8, lsl #26]!
    8aec:	ldrbmi	sl, [r9], -r8, lsl #20
    8af0:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    8af4:	blls	236f3c <__assert_fail@plt+0x234d48>
    8af8:	mvnsle	r2, r0, lsl #22
    8afc:	strb	r2, [sl, r1]
    8b00:	stmib	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8b04:	andeq	r5, r1, r4, lsr #8
    8b08:	andeq	r0, r0, ip, ror #3
    8b0c:	andeq	r5, r1, lr, asr #6
    8b10:	bmi	735b50 <__assert_fail@plt+0x73395c>
    8b14:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    8b18:	addlt	fp, r3, r0, ror r5
    8b1c:	ldcmi	8, cr5, [fp], {211}	; 0xd3
    8b20:	movwls	r6, #6171	; 0x181b
    8b24:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8b28:	ldrbtmi	r9, [ip], #-3335	; 0xfffff2f9
    8b2c:	blmi	634fb4 <__assert_fail@plt+0x632dc0>
    8b30:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8b34:	ldrle	r0, [r9, #-475]	; 0xfffffe25
    8b38:	stmiapl	r4!, {r1, r2, r4, r8, r9, fp, lr}^
    8b3c:	strtmi	sl, [sl], -r8, lsl #22
    8b40:	stmdavs	r0!, {r0, r8, sp}
    8b44:			; <UNDEFINED> instruction: 0xf7f99300
    8b48:	stmdavs	r1!, {r1, r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    8b4c:			; <UNDEFINED> instruction: 0xf7f9200a
    8b50:	bmi	4836d8 <__assert_fail@plt+0x4814e4>
    8b54:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    8b58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8b5c:	subsmi	r9, sl, r1, lsl #22
    8b60:	andlt	sp, r3, lr, lsl #2
    8b64:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    8b68:	ldrbmi	fp, [r0, -r3]!
    8b6c:	strmi	r4, [r3], -r9, lsl #28
    8b70:	tstcs	r1, sl, lsl #20
    8b74:	ldrbtmi	r5, [sl], #-2468	; 0xfffff65c
    8b78:			; <UNDEFINED> instruction: 0xf7f96820
    8b7c:	bfi	lr, sl, #21, #9
    8b80:	stmdb	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8b84:	ldrdeq	r5, [r1], -r2
    8b88:	andeq	r0, r0, ip, ror #3
    8b8c:			; <UNDEFINED> instruction: 0x000152be
    8b90:	andeq	r5, r1, r0, ror #9
    8b94:	strdeq	r0, [r0], -r4
    8b98:	muleq	r1, r2, r2
    8b9c:	andeq	r4, r0, r6, lsr r1
    8ba0:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
    8ba4:	ldcmi	0, cr11, [r3], {130}	; 0x82
    8ba8:	ldmdbmi	r3, {r2, r8, r9, fp, sp, pc}
    8bac:	ldmdami	r3, {r2, r3, r4, r5, r6, sl, lr}
    8bb0:	blcs	146d04 <__assert_fail@plt+0x144b10>
    8bb4:	ldrbtmi	r5, [r8], #-2145	; 0xfffff79f
    8bb8:	stmdavs	r9, {r0, r4, sl, fp, lr}
    8bbc:			; <UNDEFINED> instruction: 0xf04f9101
    8bc0:	movwls	r0, #256	; 0x100
    8bc4:	stmdbpl	r4, {r0, r8, sp}
    8bc8:			; <UNDEFINED> instruction: 0xf7f96820
    8bcc:	stmdavs	r1!, {r2, r3, r5, r7, r8, fp, sp, lr, pc}
    8bd0:			; <UNDEFINED> instruction: 0xf7f9200a
    8bd4:	bmi	303654 <__assert_fail@plt+0x301460>
    8bd8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    8bdc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8be0:	subsmi	r9, sl, r1, lsl #22
    8be4:	andlt	sp, r2, r4, lsl #2
    8be8:			; <UNDEFINED> instruction: 0x4010e8bd
    8bec:	ldrbmi	fp, [r0, -r4]!
    8bf0:	stmdb	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8bf4:	andeq	r5, r1, ip, lsr r2
    8bf8:	andeq	r0, r0, ip, ror #3
    8bfc:	andeq	r5, r1, r2, lsr r2
    8c00:	strdeq	r0, [r0], -r4
    8c04:	andeq	r5, r1, lr, lsl #4
    8c08:	mvnsmi	lr, sp, lsr #18
    8c0c:	strmi	fp, [sp], -r4, lsl #1
    8c10:			; <UNDEFINED> instruction: 0x46044616
    8c14:			; <UNDEFINED> instruction: 0xf7f99003
    8c18:	ldrcc	lr, [r0], #-2530	; 0xfffff61e
    8c1c:	orrpl	pc, r0, #1325400064	; 0x4f000000
    8c20:	ldrmi	r2, [r9], -r0, lsl #14
    8c24:	strmi	r2, [r0], r1, lsl #4
    8c28:			; <UNDEFINED> instruction: 0xf8c84620
    8c2c:	strls	r7, [r1], -r0
    8c30:			; <UNDEFINED> instruction: 0xf7f99500
    8c34:	mcrne	8, 0, lr, cr3, cr6, {5}
    8c38:			; <UNDEFINED> instruction: 0xf5b3db0a
    8c3c:	svclt	0x00a25f80
    8c40:			; <UNDEFINED> instruction: 0x2324463c
    8c44:	andcc	pc, r0, r8, asr #17
    8c48:	andlt	r4, r4, r0, lsr #12
    8c4c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8c50:	ldrdmi	pc, [r0], -r8
    8c54:	tstcs	r6, #28, 18	; 0x70000
    8c58:	andcc	pc, r0, r8, asr #17
    8c5c:			; <UNDEFINED> instruction: 0x463ce7f4
    8c60:	svclt	0x0000e7f2
    8c64:	stmiavs	r1, {r1, r6, fp, sp, lr}^
    8c68:			; <UNDEFINED> instruction: 0x4614b530
    8c6c:	bicslt	fp, r1, r5, lsl #1
    8c70:			; <UNDEFINED> instruction: 0xf992b322
    8c74:			; <UNDEFINED> instruction: 0xf1003000
    8c78:	cfldrsmi	mvf0, [r2, #-64]	; 0xffffffc0
    8c7c:			; <UNDEFINED> instruction: 0xf44f2b2f
    8c80:	svclt	0x00085380
    8c84:	strtmi	r3, [r0], -r1, lsl #4
    8c88:	andne	lr, r1, #3358720	; 0x334000
    8c8c:			; <UNDEFINED> instruction: 0x4619447d
    8c90:	strls	r2, [r0, #-513]	; 0xfffffdff
    8c94:	b	fe746c80 <__assert_fail@plt+0xfe744a8c>
    8c98:	svclt	0x00b82800
    8c9c:	blle	91ca4 <__assert_fail@plt+0x8fab0>
    8ca0:	svcpl	0x0080f5b0
    8ca4:	strtmi	sp, [r0], -r2, lsl #20
    8ca8:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    8cac:	ldmib	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8cb0:			; <UNDEFINED> instruction: 0x23242400
    8cb4:	strtmi	r6, [r0], -r3
    8cb8:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    8cbc:	strtmi	r4, [r0], -ip, lsl #12
    8cc0:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    8cc4:	andeq	r4, r0, r8, lsr #32
    8cc8:	addlt	fp, r4, r0, ror r5
    8ccc:	bmi	c5c594 <__assert_fail@plt+0xc5a3a0>
    8cd0:	ldrbtmi	r4, [lr], #-2865	; 0xfffff4cf
    8cd4:	cfldrsmi	mvf4, [r1, #-488]!	; 0xfffffe18
    8cd8:	ldmpl	r3, {r2, r4, r5, fp, sp, lr}^
    8cdc:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    8ce0:			; <UNDEFINED> instruction: 0xf04f9303
    8ce4:	mrslt	r0, SPSR_mon
    8ce8:	blmi	adb5a4 <__assert_fail@plt+0xad93b0>
    8cec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8cf0:	blls	e2d60 <__assert_fail@plt+0xe0b6c>
    8cf4:	qdaddle	r4, sl, r9
    8cf8:	ldcllt	0, cr11, [r0, #-16]!
    8cfc:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    8d00:	stmia	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d04:	strtmi	fp, [r2], -r0, lsl #3
    8d08:			; <UNDEFINED> instruction: 0xf7f9a902
    8d0c:	bls	c323c <__assert_fail@plt+0xc1048>
    8d10:			; <UNDEFINED> instruction: 0xb12a4604
    8d14:	ldrmi	r4, [r0], -r4, lsr #18
    8d18:			; <UNDEFINED> instruction: 0xf7f84479
    8d1c:	smlalbtlt	lr, r0, r6, pc	; <UNPREDICTABLE>
    8d20:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    8d24:	ldmdblt	ip!, {r2, r3, r4, sp, lr}
    8d28:	bmi	851938 <__assert_fail@plt+0x84f744>
    8d2c:	andsvs	r4, r3, sl, ror r4
    8d30:			; <UNDEFINED> instruction: 0xf64fe7da
    8d34:	ldrshtvs	r7, [r4], -pc
    8d38:	svc	0x00f2f7f8
    8d3c:			; <UNDEFINED> instruction: 0xf7f94606
    8d40:	addmi	lr, r6, #8781824	; 0x860000
    8d44:	mrcmi	0, 0, sp, cr11, cr7, {0}
    8d48:	strvc	pc, [r0], #68	; 0x44
    8d4c:	ldrbtmi	r4, [lr], #-2586	; 0xfffff5e6
    8d50:	stmiapl	fp!, {r2, r4, r5, sp, lr}
    8d54:	ldmdavs	sp, {r0, r3, r4, sl, fp, lr}
    8d58:	ldmdb	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8d5c:	ldrbtmi	r4, [ip], #-2584	; 0xfffff5e8
    8d60:	strls	r2, [r0], #-257	; 0xfffffeff
    8d64:			; <UNDEFINED> instruction: 0x4603447a
    8d68:			; <UNDEFINED> instruction: 0xf7f94628
    8d6c:	ldmdavs	r3!, {r1, r5, r7, r8, fp, sp, lr, pc}
    8d70:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    8d74:			; <UNDEFINED> instruction: 0xf7f9e7d9
    8d78:			; <UNDEFINED> instruction: 0x4606e95e
    8d7c:	ldmda	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d80:	svclt	0x00084286
    8d84:	movweq	pc, #8260	; 0x2044	; <UNPREDICTABLE>
    8d88:			; <UNDEFINED> instruction: 0xe7ced1dd
    8d8c:	stmda	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d90:	andeq	r5, r1, lr, lsr r3
    8d94:	andeq	r5, r1, r4, lsl r1
    8d98:	andeq	r0, r0, ip, ror #3
    8d9c:	andeq	r5, r1, ip, lsl #2
    8da0:	strdeq	r5, [r1], -ip
    8da4:			; <UNDEFINED> instruction: 0x00003fbe
    8da8:	andeq	r2, r0, r4, ror #25
    8dac:	andeq	r5, r1, lr, ror #5
    8db0:	andeq	r5, r1, r4, ror #5
    8db4:	andeq	r5, r1, r2, asr #5
    8db8:	strdeq	r0, [r0], -r4
    8dbc:	andeq	r3, r0, sl, lsr #31
    8dc0:	andeq	r3, r0, r8, ror #30
    8dc4:	stmvs	r3, {r4, r8, ip, sp, pc}
    8dc8:	addvs	r3, r3, r1, lsl #6
    8dcc:	svclt	0x00004770
    8dd0:	ldrblt	r6, [r0, #2051]!	; 0x803
    8dd4:	vmulmi.f64	d2, d0, d0
    8dd8:	ldrbtmi	fp, [lr], #-131	; 0xffffff7d
    8ddc:	strmi	sp, [r5], -pc, lsr #20
    8de0:			; <UNDEFINED> instruction: 0xb129460c
    8de4:			; <UNDEFINED> instruction: 0xf7f94608
    8de8:	strmi	lr, [r4], -lr, lsl #16
    8dec:	eorle	r2, pc, r0, lsl #16
    8df0:			; <UNDEFINED> instruction: 0xf7f868e8
    8df4:	blmi	684c8c <__assert_fail@plt+0x682a98>
    8df8:	ldrbtmi	r6, [fp], #-236	; 0xffffff14
    8dfc:			; <UNDEFINED> instruction: 0xf0106818
    8e00:	tstle	r1, r4
    8e04:	ldcllt	0, cr11, [r0, #12]!
    8e08:	ldmpl	r3!, {r0, r2, r4, r8, r9, fp, lr}^
    8e0c:	ldmdavs	pc, {r0, r2, r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
    8e10:	ldm	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8e14:	ldrbtmi	r4, [lr], #-2324	; 0xfffff6ec
    8e18:	ldrbtmi	r4, [r9], #-2580	; 0xfffff5ec
    8e1c:	tstls	r1, r0, lsl #12
    8e20:	tstcs	r1, sl, ror r4
    8e24:	ldrtmi	r4, [r8], -r3, lsl #12
    8e28:	stmdb	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e2c:			; <UNDEFINED> instruction: 0x46284910
    8e30:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    8e34:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    8e38:	andlt	r2, r3, r0
    8e3c:	blmi	378604 <__assert_fail@plt+0x376410>
    8e40:	stmdbmi	sp, {r0, r2, r3, r5, r6, r9, sp}
    8e44:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    8e48:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8e4c:	ldmib	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e50:	andeq	pc, fp, pc, rrx
    8e54:	svclt	0x0000e7d6
    8e58:	andeq	r5, r1, lr
    8e5c:	andeq	r5, r1, r6, lsl r2
    8e60:	strdeq	r0, [r0], -r4
    8e64:	strdeq	r3, [r0], -r2
    8e68:	andeq	r3, r0, r2, lsr #30
    8e6c:	andeq	r3, r0, ip, lsl #30
    8e70:	andeq	r3, r0, lr, lsl #30
    8e74:	andeq	r4, r0, lr, lsl r0
    8e78:	andeq	r3, r0, r8, asr #29
    8e7c:	ldrdeq	r3, [r0], -r2
    8e80:	stmiavs	r0, {r8, ip, sp, pc}^
    8e84:	svclt	0x00004770
    8e88:			; <UNDEFINED> instruction: 0x4605b5f0
    8e8c:	addlt	r4, r3, sp, lsl lr
    8e90:	ldrbtmi	r4, [lr], #-1548	; 0xfffff9f4
    8e94:	strmi	fp, [r8], -r1, lsr #2
    8e98:	svc	0x00b4f7f8
    8e9c:	cmnlt	r0, #4, 12	; 0x400000
    8ea0:	stmdacs	r0, {r3, r5, fp, sp, lr}
    8ea4:			; <UNDEFINED> instruction: 0xf7f9db04
    8ea8:			; <UNDEFINED> instruction: 0xf04fe988
    8eac:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
    8eb0:			; <UNDEFINED> instruction: 0xf7f86868
    8eb4:	blmi	544bcc <__assert_fail@plt+0x5429d8>
    8eb8:	ldrbtmi	r6, [fp], #-108	; 0xffffff94
    8ebc:			; <UNDEFINED> instruction: 0xf0106818
    8ec0:	tstle	r1, r4
    8ec4:	ldcllt	0, cr11, [r0, #12]!
    8ec8:	ldmpl	r3!, {r4, r8, r9, fp, lr}^
    8ecc:	ldmdavs	pc, {r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
    8ed0:	ldmda	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8ed4:	ldrbtmi	r4, [lr], #-2319	; 0xfffff6f1
    8ed8:	ldrbtmi	r4, [r9], #-2575	; 0xfffff5f1
    8edc:	tstls	r1, r0, lsl #12
    8ee0:	tstcs	r1, sl, ror r4
    8ee4:	ldrtmi	r4, [r8], -r3, lsl #12
    8ee8:	stmia	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8eec:	strtmi	r4, [r8], -fp, lsl #18
    8ef0:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    8ef4:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    8ef8:	andlt	r2, r3, r0
    8efc:			; <UNDEFINED> instruction: 0xf06fbdf0
    8f00:	ldrb	r0, [pc, fp]
    8f04:	andeq	r4, r1, r6, asr pc
    8f08:	andeq	r5, r1, r6, asr r1
    8f0c:	strdeq	r0, [r0], -r4
    8f10:	andeq	r3, r0, r2, lsr lr
    8f14:	andeq	r3, r0, r2, ror #28
    8f18:	andeq	r3, r0, ip, asr #28
    8f1c:	andeq	r3, r0, r2, ror #28
    8f20:	stmdavs	r0, {r8, ip, sp, pc}^
    8f24:	svclt	0x00004770
    8f28:	ldrblt	r4, [r0, #-2838]!	; 0xfffff4ea
    8f2c:			; <UNDEFINED> instruction: 0x4604447b
    8f30:	ldreq	pc, [r0, #-577]	; 0xfffffdbf
    8f34:	vtst.8	d22, d1, d8
    8f38:	cmnpl	r1, r4, lsl r3
    8f3c:	rscpl	fp, r2, r2, lsl #1
    8f40:	blmi	44ac50 <__assert_fail@plt+0x448a5c>
    8f44:	strle	r4, [r2], #-1147	; 0xfffffb85
    8f48:	andlt	r2, r2, r0
    8f4c:	bmi	3f8514 <__assert_fail@plt+0x3f6320>
    8f50:	ldmpl	fp, {r0, r1, r2, r3, r8, sl, fp, lr}
    8f54:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    8f58:	ldmda	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8f5c:	bmi	39b398 <__assert_fail@plt+0x3991a4>
    8f60:	strls	r4, [r0, #-1145]	; 0xfffffb87
    8f64:	tstls	r1, sl, ror r4
    8f68:	strmi	r2, [r3], -r1, lsl #2
    8f6c:			; <UNDEFINED> instruction: 0xf7f94630
    8f70:	stmdbmi	sl, {r5, r7, fp, sp, lr, pc}
    8f74:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8f78:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
    8f7c:	andlt	r2, r2, r0
    8f80:	svclt	0x0000bd70
    8f84:	andeq	r5, r1, r4, ror #1
    8f88:	andeq	r4, r1, r4, lsr #29
    8f8c:	strdeq	r0, [r0], -r4
    8f90:			; <UNDEFINED> instruction: 0x00003db4
    8f94:	ldrdeq	r3, [r0], -ip
    8f98:	andeq	r3, r0, r8, asr #27
    8f9c:	andeq	r3, r0, lr, ror #27
    8fa0:	vand	d27, d1, d0
    8fa4:	stmiapl	r0, {r4, r8, r9}^
    8fa8:	svclt	0x00004770
    8fac:	vmax.s8	d20, d1, d2
    8fb0:	andcs	r0, r0, r8, lsl r3
    8fb4:			; <UNDEFINED> instruction: 0x477050d1
    8fb8:	strdlt	fp, [r3], r0
    8fbc:	ldrbtmi	r4, [sp], #-3369	; 0xfffff2d7
    8fc0:	suble	r2, r4, r0, lsl #16
    8fc4:	strmi	r6, [r4], -r3, asr #16
    8fc8:	eorsle	r2, r6, r0, lsl #22
    8fcc:	blcs	22fe0 <__assert_fail@plt+0x20dec>
    8fd0:	ldrmi	sp, [r8], -r2, lsl #22
    8fd4:	ldcllt	0, cr11, [r0, #12]!
    8fd8:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    8fdc:	teqlt	r8, #6291456	; 0x600000
    8fe0:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    8fe4:	smmlaeq	fp, fp, r8, r6
    8fe8:	ldrtmi	sp, [r0], -r9, lsl #8
    8fec:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    8ff0:	svc	0x0066f7f8
    8ff4:	eorvs	r4, r0, r3, lsl #12
    8ff8:	andlt	r4, r3, r8, lsl r6
    8ffc:	blmi	6f87c4 <__assert_fail@plt+0x6f65d0>
    9000:	ldcmi	8, cr5, [fp, #-940]	; 0xfffffc54
    9004:			; <UNDEFINED> instruction: 0xf7f8681f
    9008:	ldmdbmi	sl, {r1, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    900c:	bmi	69a208 <__assert_fail@plt+0x698014>
    9010:	strls	r4, [r0, #-1145]	; 0xfffffb87
    9014:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    9018:	strmi	r2, [r3], -r1, lsl #2
    901c:			; <UNDEFINED> instruction: 0xf7f94638
    9020:	ldmdbmi	r6, {r3, r6, fp, sp, lr, pc}
    9024:			; <UNDEFINED> instruction: 0x46204632
    9028:			; <UNDEFINED> instruction: 0xf7ff4479
    902c:			; <UNDEFINED> instruction: 0xe7dcfd71
    9030:	svc	0x00d4f7f8
    9034:	subsmi	r6, fp, #196608	; 0x30000
    9038:	blmi	482f6c <__assert_fail@plt+0x480d78>
    903c:	ldmdbmi	r1, {r0, r3, r6, r7, r9, sp}
    9040:	ldrbtmi	r4, [fp], #-2065	; 0xfffff7ef
    9044:	tstcc	r4, #2030043136	; 0x79000000
    9048:			; <UNDEFINED> instruction: 0xf7f94478
    904c:	blmi	4033a4 <__assert_fail@plt+0x4011b0>
    9050:	stmdbmi	pc, {r3, r6, r7, r9, sp}	; <UNPREDICTABLE>
    9054:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    9058:	tstcc	r4, #2030043136	; 0x79000000
    905c:			; <UNDEFINED> instruction: 0xf7f94478
    9060:	svclt	0x0000e8ca
    9064:	andeq	r4, r1, sl, lsr #28
    9068:	andeq	r5, r1, lr, lsr #32
    906c:	strdeq	r0, [r0], -r4
    9070:	strdeq	r3, [r0], -ip
    9074:	andeq	r3, r0, ip, lsr #26
    9078:	andeq	r3, r0, r6, lsl sp
    907c:	andeq	r3, r0, r0, ror #26
    9080:	andeq	r3, r0, r2, lsr #28
    9084:	andeq	r3, r0, ip, asr #25
    9088:	andeq	r3, r0, r0, lsr sp
    908c:	andeq	r3, r0, lr, lsl #28
    9090:			; <UNDEFINED> instruction: 0x00003cb8
    9094:	andeq	r3, r0, r8, lsl sp
    9098:	ldrblt	r4, [r0, #-2844]!	; 0xfffff4e4
    909c:	addlt	r4, r2, fp, ror r4
    90a0:	strmi	fp, [r4], -r8, asr #6
    90a4:	stmdacs	r0, {fp, sp, lr}
    90a8:	bmi	67fcd4 <__assert_fail@plt+0x67dae0>
    90ac:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    90b0:	strle	r0, [r6], #-1874	; 0xfffff8ae
    90b4:	stm	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    90b8:	mvnscc	pc, #79	; 0x4f
    90bc:	andlt	r6, r2, r3, lsr #32
    90c0:	bmi	538688 <__assert_fail@plt+0x536494>
    90c4:	ldmpl	fp, {r2, r4, r8, sl, fp, lr}
    90c8:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    90cc:	svc	0x0056f7f8
    90d0:	bmi	4db520 <__assert_fail@plt+0x4d932c>
    90d4:	strls	r4, [r0, #-1145]	; 0xfffffb87
    90d8:	tstls	r1, sl, ror r4
    90dc:	strmi	r2, [r3], -r1, lsl #2
    90e0:			; <UNDEFINED> instruction: 0xf7f84630
    90e4:	stmdbmi	pc, {r1, r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    90e8:	stmdavs	r2!, {r5, r9, sl, lr}^
    90ec:			; <UNDEFINED> instruction: 0xf7ff4479
    90f0:	stmdavs	r0!, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}
    90f4:	blmi	343074 <__assert_fail@plt+0x340e80>
    90f8:	stmdbmi	ip, {r1, r3, r4, r6, r7, r9, sp}
    90fc:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
    9100:			; <UNDEFINED> instruction: 0x33284479
    9104:			; <UNDEFINED> instruction: 0xf7f94478
    9108:	svclt	0x0000e876
    910c:	andeq	r4, r1, ip, asr #26
    9110:	andeq	r4, r1, r4, ror #30
    9114:	strdeq	r0, [r0], -r4
    9118:	andeq	r3, r0, r0, asr #24
    911c:	andeq	r3, r0, r8, ror #24
    9120:	andeq	r3, r0, r4, asr ip
    9124:			; <UNDEFINED> instruction: 0x00003cb0
    9128:	andeq	r3, r0, r6, ror #26
    912c:	andeq	r3, r0, r0, lsl ip
    9130:	andeq	r3, r0, r0, ror ip
    9134:	ldrbtmi	r4, [sl], #-2593	; 0xfffff5df
    9138:	stmvs	r3, {r4, r5, r8, r9, ip, sp, pc}
    913c:	blcc	76704 <__assert_fail@plt+0x74510>
    9140:	addlt	r2, r2, r0, lsl #22
    9144:	addvs	r4, r3, r4, lsl #12
    9148:	andlt	sp, r2, r1, lsl #26
    914c:	blmi	738714 <__assert_fail@plt+0x736520>
    9150:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9154:	ldrle	r0, [r8], #-1883	; 0xfffff8a5
    9158:	tsteq	r0, #268435460	; 0x10000004	; <UNPREDICTABLE>
    915c:			; <UNDEFINED> instruction: 0xb12358e3
    9160:	tsteq	r4, #268435460	; 0x10000004	; <UNPREDICTABLE>
    9164:	stmiapl	r3!, {r5, r9, sl, lr}^
    9168:			; <UNDEFINED> instruction: 0x46204798
    916c:			; <UNDEFINED> instruction: 0xff94f7ff
    9170:			; <UNDEFINED> instruction: 0xf7f86860
    9174:	stmiavs	r0!, {r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    9178:	stcl	7, cr15, [r0, #992]!	; 0x3e0
    917c:	andlt	r4, r2, r0, lsr #12
    9180:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9184:	ldcllt	7, cr15, [r8, #992]	; 0x3e0
    9188:	blmi	39af50 <__assert_fail@plt+0x398d5c>
    918c:	ldmpl	r3, {r1, r2, r3, r8, sl, fp, lr}^
    9190:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    9194:	mrc	7, 7, APSR_nzcv, cr2, cr8, {7}
    9198:	bmi	35b5d0 <__assert_fail@plt+0x3593dc>
    919c:	strls	r4, [r0, #-1145]	; 0xfffffb87
    91a0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    91a4:	strmi	r2, [r3], -r1, lsl #2
    91a8:			; <UNDEFINED> instruction: 0xf7f84630
    91ac:	stmdbmi	r9, {r1, r7, r8, r9, sl, fp, sp, lr, pc}
    91b0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    91b4:	stc2	7, cr15, [ip], #1020	; 0x3fc
    91b8:	svclt	0x0000e7ce
    91bc:			; <UNDEFINED> instruction: 0x00014cb2
    91c0:	andeq	r4, r1, r0, asr #29
    91c4:	strdeq	r0, [r0], -r4
    91c8:	andeq	r3, r0, r8, ror fp
    91cc:	andeq	r3, r0, r0, lsr #23
    91d0:	andeq	r3, r0, sl, lsl #23
    91d4:	strdeq	r3, [r0], -lr
    91d8:	vshl.s8	d27, d15, d1
    91dc:	bmi	a89654 <__assert_fail@plt+0xa87460>
    91e0:	blmi	a911ec <__assert_fail@plt+0xa8eff8>
    91e4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    91e8:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    91ec:	ldmdavs	fp, {r1, r3, r8, sl, fp, ip, pc}
    91f0:			; <UNDEFINED> instruction: 0xf04f9303
    91f4:			; <UNDEFINED> instruction: 0xf7f80300
    91f8:	blmi	9846e0 <__assert_fail@plt+0x9824ec>
    91fc:			; <UNDEFINED> instruction: 0x4604447b
    9200:	bmi	935888 <__assert_fail@plt+0x933694>
    9204:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    9208:	ldrle	r0, [sp], #-1874	; 0xfffff8ae
    920c:			; <UNDEFINED> instruction: 0xf04f2101
    9210:	strdvs	r3, [r1], pc	; <UNPREDICTABLE>
    9214:	cmplt	sp, r3, lsr #32
    9218:	fstmdbxne	r0!, {d10-d14}	;@ Deprecated
    921c:	movwls	r4, #9770	; 0x262a
    9220:	mrc	7, 7, APSR_nzcv, cr12, cr8, {7}
    9224:	blle	9d322c <__assert_fail@plt+0x9d1038>
    9228:			; <UNDEFINED> instruction: 0xb32b6863
    922c:	blmi	5dba9c <__assert_fail@plt+0x5d98a8>
    9230:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9234:	blls	e32a4 <__assert_fail@plt+0xe10b0>
    9238:	qsuble	r4, sl, r2
    923c:	andlt	r4, r5, r0, lsr #12
    9240:	ldrhtmi	lr, [r0], #141	; 0x8d
    9244:	ldrbmi	fp, [r0, -r4]!
    9248:			; <UNDEFINED> instruction: 0x4e154a14
    924c:	ldrbtmi	r5, [lr], #-2203	; 0xfffff765
    9250:			; <UNDEFINED> instruction: 0xf7f8681f
    9254:	ldmdbmi	r3, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
    9258:	ldrbtmi	r4, [r9], #-2579	; 0xfffff5ed
    925c:	tstls	r1, r0, lsl #12
    9260:	tstcs	r1, sl, ror r4
    9264:	ldrtmi	r4, [r8], -r3, lsl #12
    9268:	svc	0x0022f7f8
    926c:	strtmi	r4, [r0], -pc, lsl #18
    9270:			; <UNDEFINED> instruction: 0xf7ff4479
    9274:	strb	pc, [r9, sp, asr #24]	; <UNPREDICTABLE>
    9278:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    927c:			; <UNDEFINED> instruction: 0xff5af7ff
    9280:			; <UNDEFINED> instruction: 0xf7f8e7d4
    9284:	svclt	0x0000edc6
    9288:	andeq	r4, r1, r4, lsl #24
    928c:	andeq	r0, r0, ip, ror #3
    9290:	andeq	r4, r1, ip, ror #23
    9294:	andeq	r4, r1, ip, lsl #28
    9298:			; <UNDEFINED> instruction: 0x00014bb8
    929c:	strdeq	r0, [r0], -r4
    92a0:			; <UNDEFINED> instruction: 0x00003aba
    92a4:	andeq	r3, r0, r2, ror #21
    92a8:	andeq	r3, r0, ip, asr #21
    92ac:	andeq	r3, r0, r8, asr #22
    92b0:	stmdavs	r0, {r4, r8, ip, sp, pc}
    92b4:	svceq	0x00c043c0
    92b8:	svclt	0x00004770
    92bc:	push	{r3, sl, ip, sp, pc}
    92c0:			; <UNDEFINED> instruction: 0x461441f0
    92c4:	addlt	r4, r7, r6, lsr sl
    92c8:			; <UNDEFINED> instruction: 0x460f4b36
    92cc:			; <UNDEFINED> instruction: 0xf8dd447a
    92d0:	ldmpl	r3, {r2, r4, r5, pc}^
    92d4:	movwls	r6, #22555	; 0x581b
    92d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    92dc:	svceq	0x0000f1b8
    92e0:	stmdavs	r6, {r1, r2, r6, ip, lr, pc}^
    92e4:	strbmi	sl, [r1], -lr, lsl #20
    92e8:	andls	r4, r4, #5242880	; 0x500000
    92ec:	stc2	7, cr15, [ip], {255}	; 0xff
    92f0:			; <UNDEFINED> instruction: 0xf996b126
    92f4:	blcs	bd52fc <__assert_fail@plt+0xbd3108>
    92f8:	strcc	fp, [r1], -r8, lsl #30
    92fc:			; <UNDEFINED> instruction: 0xf990b120
    9300:	blcs	bd5308 <__assert_fail@plt+0xbd3114>
    9304:	andcc	fp, r1, r8, lsl #30
    9308:	ldrdgt	pc, [ip], -r5
    930c:	svceq	0x0000f1bc
    9310:	tstlt	r6, #40	; 0x28
    9314:	stfmid	f3, [r4, #-960]!	; 0xfffffc40
    9318:	mvnscc	pc, #79	; 0x4f
    931c:	andcs	r9, r1, #3
    9320:			; <UNDEFINED> instruction: 0x4621447d
    9324:			; <UNDEFINED> instruction: 0x96024638
    9328:	andgt	pc, r4, sp, asr #17
    932c:			; <UNDEFINED> instruction: 0xf7f89500
    9330:	adcmi	lr, r0, #80, 30	; 0x140
    9334:	shasxmi	fp, r8, r8
    9338:	bmi	73dbe0 <__assert_fail@plt+0x73b9ec>
    933c:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    9340:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9344:	subsmi	r9, sl, r5, lsl #22
    9348:	andlt	sp, r7, r7, lsr #2
    934c:	ldrhmi	lr, [r0, #141]!	; 0x8d
    9350:	ldrbmi	fp, [r0, -r1]!
    9354:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    9358:	mrcmi	7, 0, lr, cr6, cr13, {6}
    935c:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    9360:	ubfx	sp, r9, #3, #24
    9364:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    9368:	mcrcs	4, 0, r4, cr0, cr12, {7}
    936c:	ubfx	sp, r2, #3, #21
    9370:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    9374:	rscle	r2, r0, r0, lsl #16
    9378:	strmi	r3, [r1], -r1, lsl #24
    937c:			; <UNDEFINED> instruction: 0x46224638
    9380:	mcr	7, 3, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    9384:			; <UNDEFINED> instruction: 0xf8074638
    9388:	ldrb	r8, [r6, r4]
    938c:	mcr	7, 1, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    9390:	strmi	r2, [r3], -r4, lsr #4
    9394:	andsvs	r2, sl, r0
    9398:			; <UNDEFINED> instruction: 0xf7f8e7cf
    939c:	svclt	0x0000ed3a
    93a0:	andeq	r4, r1, ip, lsl fp
    93a4:	andeq	r0, r0, ip, ror #3
    93a8:	andeq	r3, r0, r0, lsr #21
    93ac:	andeq	r4, r1, sl, lsr #21
    93b0:	andeq	r3, r0, lr, lsr #19
    93b4:	andeq	r3, r0, r8, lsr #19
    93b8:	muleq	r0, ip, r9
    93bc:	mvnsmi	lr, sp, lsr #18
    93c0:	bmi	c5ac1c <__assert_fail@plt+0xc58a28>
    93c4:	blmi	c755e4 <__assert_fail@plt+0xc733f0>
    93c8:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
    93cc:	strmi	r9, [r7], -r3
    93d0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    93d4:			; <UNDEFINED> instruction: 0xf04f9305
    93d8:			; <UNDEFINED> instruction: 0xf7ff0300
    93dc:	blmi	b48b98 <__assert_fail@plt+0xb469a4>
    93e0:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    93e4:	andls	r4, r4, r4, lsl #12
    93e8:	bmi	ac0020 <__assert_fail@plt+0xabde2c>
    93ec:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    93f0:	strtle	r0, [fp], #-1874	; 0xfffff8ae
    93f4:	movwcs	r4, #1568	; 0x620
    93f8:			; <UNDEFINED> instruction: 0x46294632
    93fc:	ldc	7, cr15, [r0], #992	; 0x3e0
    9400:	ldmdblt	r8, {r2, r9, sl, lr}^
    9404:	blmi	85bc9c <__assert_fail@plt+0x859aa8>
    9408:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    940c:	blls	16347c <__assert_fail@plt+0x161288>
    9410:	teqle	r6, sl, asr r0
    9414:	andlt	r4, r6, r0, lsr #12
    9418:	ldrhhi	lr, [r0, #141]!	; 0x8d
    941c:	ldcl	7, cr15, [lr, #992]	; 0x3e0
    9420:	blcs	a3434 <__assert_fail@plt+0xa1240>
    9424:	vrhadd.s8	<illegal reg q14.5>, <illegal reg q8.5>, q15
    9428:	ldmpl	fp!, {r3, r4, r8, r9}^
    942c:	rscle	r2, r9, r0, lsl #22
    9430:	ldrtmi	sl, [r8], -r4, lsl #20
    9434:	ldrmi	r4, [r8, r9, lsr #12]
    9438:	mvnle	r2, r0, lsl #16
    943c:	ldrtmi	r4, [r2], -r3, lsl #12
    9440:	strtmi	r9, [r9], -r4, lsl #16
    9444:	stc	7, cr15, [ip], {248}	; 0xf8
    9448:	ldrb	r4, [fp, r4, lsl #12]
    944c:			; <UNDEFINED> instruction: 0x4c144a13
    9450:	ldrbtmi	r5, [ip], #-2203	; 0xfffff765
    9454:	ldrdhi	pc, [r0], -r3
    9458:	ldc	7, cr15, [r0, #992]	; 0x3e0
    945c:	bmi	49b8a8 <__assert_fail@plt+0x4996b4>
    9460:	strls	r4, [r0], #-1145	; 0xfffffb87
    9464:	tstls	r1, sl, ror r4
    9468:	strmi	r2, [r3], -r1, lsl #2
    946c:			; <UNDEFINED> instruction: 0xf7f84640
    9470:	stmdbmi	lr, {r5, r9, sl, fp, sp, lr, pc}
    9474:	ldrtmi	r4, [r8], -sl, lsr #12
    9478:			; <UNDEFINED> instruction: 0xf7ff4479
    947c:			; <UNDEFINED> instruction: 0x9c04fb49
    9480:			; <UNDEFINED> instruction: 0xf7f8e7b8
    9484:	svclt	0x0000ecc6
    9488:	andeq	r4, r1, lr, lsl sl
    948c:	andeq	r0, r0, ip, ror #3
    9490:	andeq	r4, r1, r8, lsl #20
    9494:	andeq	r4, r1, r4, lsr #24
    9498:	andeq	r4, r1, r0, ror #19
    949c:	strdeq	r0, [r0], -r4
    94a0:			; <UNDEFINED> instruction: 0x000038b6
    94a4:	ldrdeq	r3, [r0], -ip
    94a8:	andeq	r3, r0, r8, asr #17
    94ac:	andeq	r3, r0, r4, asr r9
    94b0:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    94b4:	ldcmi	0, cr11, [r5], {131}	; 0x83
    94b8:	strmi	sl, [sp], -r6, lsl #20
    94bc:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    94c0:	blcc	147610 <__assert_fail@plt+0x14541c>
    94c4:	strmi	r5, [r4], -r1, ror #16
    94c8:	tstls	r1, r9, lsl #16
    94cc:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    94d0:	andls	r4, r0, #26214400	; 0x1900000
    94d4:	blx	fe6474da <__assert_fail@plt+0xfe6452e6>
    94d8:	strmi	fp, [r2], -r8, lsl #3
    94dc:	strtmi	r4, [r0], -r9, lsr #12
    94e0:			; <UNDEFINED> instruction: 0xff6cf7ff
    94e4:	blmi	29bd18 <__assert_fail@plt+0x299b24>
    94e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    94ec:	blls	6355c <__assert_fail@plt+0x61368>
    94f0:	qaddle	r4, sl, r9
    94f4:	pop	{r0, r1, ip, sp, pc}
    94f8:	andlt	r4, r2, r0, lsr r0
    94fc:			; <UNDEFINED> instruction: 0xf7f84770
    9500:	stmdavs	r0, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    9504:	strb	r4, [sp, r0, asr #4]!
    9508:	stc	7, cr15, [r2], {248}	; 0xf8
    950c:	andeq	r4, r1, sl, lsr #18
    9510:	andeq	r0, r0, ip, ror #3
    9514:	andeq	r4, r1, r0, lsl #18
    9518:	mvnsmi	lr, #737280	; 0xb4000
    951c:	bmi	145ad7c <__assert_fail@plt+0x1458b88>
    9520:	blmi	147573c <__assert_fail@plt+0x1473548>
    9524:	svcmi	0x0051447a
    9528:	ldrbtmi	r5, [pc], #-2259	; 9530 <__assert_fail@plt+0x733c>
    952c:	movwls	r6, #14363	; 0x381b
    9530:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9534:			; <UNDEFINED> instruction: 0x4680b1f0
    9538:			; <UNDEFINED> instruction: 0xf7ff460d
    953c:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    9540:	andls	r4, r2, r4, lsl #12
    9544:	strtmi	sp, [sl], -sl, lsl #22
    9548:			; <UNDEFINED> instruction: 0xf7f84631
    954c:	mcrne	12, 0, lr, cr4, cr14, {0}
    9550:	blmi	120021c <__assert_fail@plt+0x11fe028>
    9554:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9558:	strbtle	r0, [r0], #-1883	; 0xfffff8a5
    955c:	blmi	109be78 <__assert_fail@plt+0x1099c84>
    9560:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9564:	blls	e35d4 <__assert_fail@plt+0xe13e0>
    9568:	cmnle	r3, sl, asr r0
    956c:	andlt	r4, r5, r0, lsr #12
    9570:	mvnshi	lr, #12386304	; 0xbd0000
    9574:			; <UNDEFINED> instruction: 0xf7f84630
    9578:	blmi	1004a30 <__assert_fail@plt+0x100283c>
    957c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9580:			; <UNDEFINED> instruction: 0x46040759
    9584:	blmi	f7ed34 <__assert_fail@plt+0xf7cb40>
    9588:	ldmpl	fp!, {r0, r2, r3, r4, r5, r8, sl, fp, lr}^
    958c:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    9590:	ldcl	7, cr15, [r4], #992	; 0x3e0
    9594:	bmi	f1ba88 <__assert_fail@plt+0xf19894>
    9598:	strls	r4, [r0, #-1145]	; 0xfffffb87
    959c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    95a0:	strmi	r2, [r3], -r1, lsl #2
    95a4:			; <UNDEFINED> instruction: 0xf7f84638
    95a8:	ldmdami	r8!, {r2, r7, r8, sl, fp, sp, lr, pc}
    95ac:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    95b0:	blx	ffdc75b4 <__assert_fail@plt+0xffdc53c0>
    95b4:			; <UNDEFINED> instruction: 0xf7f8e7d2
    95b8:	stmdavs	r3, {r1, r4, r8, sl, fp, sp, lr, pc}
    95bc:	bicle	r2, r8, r2, lsl #22
    95c0:	tsteq	r8, #268435460	; 0x10000004	; <UNPREDICTABLE>
    95c4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    95c8:	sbcle	r2, r2, r0, lsl #22
    95cc:	ldrtmi	sl, [r1], -r2, lsl #20
    95d0:	ldrmi	r4, [r8, r0, asr #12]
    95d4:			; <UNDEFINED> instruction: 0xd1bc2800
    95d8:	stmdals	r2, {r1, r3, r5, r9, sl, lr}
    95dc:			; <UNDEFINED> instruction: 0xf7f84631
    95e0:	blmi	b04538 <__assert_fail@plt+0xb02344>
    95e4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    95e8:	pkhtbmi	r0, r1, sl, asr #14
    95ec:	blmi	8fead0 <__assert_fail@plt+0x8fc8dc>
    95f0:	ldmpl	fp!, {r3, r5, r8, sl, fp, lr}^
    95f4:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    95f8:	stcl	7, cr15, [r0], {248}	; 0xf8
    95fc:	bmi	9dba9c <__assert_fail@plt+0x9d98a8>
    9600:	strls	r4, [r0, #-1145]	; 0xfffffb87
    9604:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    9608:	strmi	r2, [r3], -r1, lsl #2
    960c:			; <UNDEFINED> instruction: 0xf7f84638
    9610:	strbmi	lr, [ip, #-3408]	; 0xfffff2b0
    9614:	blmi	8bd69c <__assert_fail@plt+0x8bb4a8>
    9618:	ldrbtmi	r4, [fp], #-1612	; 0xfffff9b4
    961c:	blmi	601670 <__assert_fail@plt+0x5ff47c>
    9620:	ldmpl	fp!, {r5, r8, sl, fp, lr}^
    9624:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    9628:	stc	7, cr15, [r8], #992	; 0x3e0
    962c:	bmi	7dbaac <__assert_fail@plt+0x7d98b8>
    9630:	strls	r4, [r0, #-1145]	; 0xfffffb87
    9634:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    9638:	strmi	r2, [r3], -r1, lsl #2
    963c:			; <UNDEFINED> instruction: 0xf7f84638
    9640:	blmi	704b28 <__assert_fail@plt+0x702934>
    9644:	ldmdbmi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9648:			; <UNDEFINED> instruction: 0x46404632
    964c:			; <UNDEFINED> instruction: 0xf7ff4479
    9650:			; <UNDEFINED> instruction: 0xe783fa5f
    9654:	bl	ff74763c <__assert_fail@plt+0xff745448>
    9658:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    965c:			; <UNDEFINED> instruction: 0x4604e7f3
    9660:	svclt	0x0000e77c
    9664:	andeq	r4, r1, r4, asr #17
    9668:	andeq	r0, r0, ip, ror #3
    966c:			; <UNDEFINED> instruction: 0x000148be
    9670:			; <UNDEFINED> instruction: 0x00014abc
    9674:	andeq	r4, r1, r8, lsl #17
    9678:	muleq	r1, r4, sl
    967c:	strdeq	r0, [r0], -r4
    9680:	andeq	r3, r0, ip, ror r7
    9684:	andeq	r3, r0, r4, lsr #15
    9688:	andeq	r3, r0, lr, lsl #15
    968c:	andeq	r3, r0, lr, lsr r8
    9690:	andeq	r4, r1, ip, lsr #20
    9694:	andeq	r3, r0, r4, lsl r7
    9698:	andeq	r3, r0, ip, lsr r7
    969c:	andeq	r3, r0, r6, lsr #14
    96a0:	andeq	r3, r0, r2, asr #15
    96a4:	andeq	r3, r0, r4, ror #13
    96a8:	andeq	r3, r0, ip, lsl #14
    96ac:	strdeq	r3, [r0], -r6
    96b0:	andeq	r3, r0, r0, asr #13
    96b4:			; <UNDEFINED> instruction: 0x000037bc
    96b8:	andeq	r3, r0, sl, lsr #13
    96bc:			; <UNDEFINED> instruction: 0x4614b538
    96c0:	ldrmi	r4, [sl], -sp, lsl #12
    96c4:	strmi	r4, [r4], -r1, lsr #12
    96c8:	blx	fe7c76cc <__assert_fail@plt+0xfe7c54d8>
    96cc:			; <UNDEFINED> instruction: 0x4602b130
    96d0:	strtmi	r4, [r0], -r9, lsr #12
    96d4:	ldrhtmi	lr, [r8], -sp
    96d8:	svclt	0x001ef7ff
    96dc:	ldcl	7, cr15, [lr], #-992	; 0xfffffc20
    96e0:	submi	r6, r0, #0, 16
    96e4:	svclt	0x0000bd38
    96e8:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    96ec:	ldrbtmi	fp, [ip], #1036	; 0x40c
    96f0:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
    96f4:			; <UNDEFINED> instruction: 0xf85cb083
    96f8:	blge	111708 <__assert_fail@plt+0x10f514>
    96fc:	andls	r6, r1, #1179648	; 0x120000
    9700:	andeq	pc, r0, #79	; 0x4f
    9704:	blcs	147858 <__assert_fail@plt+0x145664>
    9708:			; <UNDEFINED> instruction: 0xf7ff9300
    970c:	bmi	289670 <__assert_fail@plt+0x28747c>
    9710:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    9714:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9718:	subsmi	r9, sl, r1, lsl #22
    971c:	andlt	sp, r3, r4, lsl #2
    9720:	bl	14789c <__assert_fail@plt+0x1456a8>
    9724:	ldrbmi	fp, [r0, -r2]!
    9728:	bl	1cc7710 <__assert_fail@plt+0x1cc551c>
    972c:	strdeq	r4, [r1], -sl
    9730:	andeq	r0, r0, ip, ror #3
    9734:	ldrdeq	r4, [r1], -r6
    9738:	mvnsmi	lr, sp, lsr #18
    973c:	bicslt	r4, r9, ip, lsl #12
    9740:	mulcc	r0, r1, r9
    9744:	vmax.s8	d20, d0, d14
    9748:	tstcs	r0, r1, lsl #24
    974c:	stmdami	r2, {r6, r9, ip, sp, lr, pc}
    9750:	strcs	pc, [r1, -r0, asr #4]
    9754:	cdpcs	2, 0, cr15, cr2, cr0, {2}
    9758:	blcs	1cb5d2c <__assert_fail@plt+0x1cb3b38>
    975c:	svcpl	0x0001f916
    9760:	blcs	1dfd7d0 <__assert_fail@plt+0x1dfb5dc>
    9764:	blcs	187d7b0 <__assert_fail@plt+0x187b5bc>
    9768:	blcs	197d7e0 <__assert_fail@plt+0x197b5ec>
    976c:	svclt	0x0008462b
    9770:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    9774:	mvnsle	r2, r0, lsl #22
    9778:	mcr2	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    977c:	blle	653784 <__assert_fail@plt+0x651590>
    9780:	pop	{r0, r5, r9, sl, lr}
    9784:			; <UNDEFINED> instruction: 0xf7f841f0
    9788:	vstmdbcs	fp!, {s22-s124}
    978c:	svclt	0x000c462b
    9790:	tsteq	lr, r1, asr #20
    9794:			; <UNDEFINED> instruction: 0xe7ed4339
    9798:	strtmi	r2, [fp], -fp, lsr #26
    979c:			; <UNDEFINED> instruction: 0xf041bf08
    97a0:	strb	r0, [r7, r2, lsl #2]!
    97a4:	strtmi	r2, [fp], -fp, lsr #26
    97a8:	b	10793e0 <__assert_fail@plt+0x10771ec>
    97ac:	b	1049bd4 <__assert_fail@plt+0x10479e0>
    97b0:	ldrb	r0, [pc, ip, lsl #2]
    97b4:	ldmfd	sp!, {sp}
    97b8:	svclt	0x000081f0
    97bc:			; <UNDEFINED> instruction: 0x4614b538
    97c0:	ldrmi	r4, [sl], -sp, lsl #12
    97c4:	strmi	r4, [r4], -r1, lsr #12
    97c8:	blx	7c77cc <__assert_fail@plt+0x7c55d8>
    97cc:			; <UNDEFINED> instruction: 0x4602b130
    97d0:	strtmi	r4, [r0], -r9, lsr #12
    97d4:	ldrhtmi	lr, [r8], -sp
    97d8:	svclt	0x00aef7ff
    97dc:	svclt	0x0000bd38
    97e0:	ldrbmi	lr, [r0, sp, lsr #18]!
    97e4:	ldmdbmi	sl!, {r1, r2, r3, r9, sl, lr}
    97e8:	stmiaeq	r2, {r1, r6, r7, r8, r9, fp, sp, lr, pc}^
    97ec:	bmi	e5b048 <__assert_fail@plt+0xe58e54>
    97f0:	addlt	r4, r2, r9, ror r4
    97f4:			; <UNDEFINED> instruction: 0xf1084699
    97f8:	stmpl	sl, {r0, r1, r2, r8, r9}
    97fc:	ldmdbmi	r6!, {r8, r9, sl, fp, sp, pc}
    9800:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    9804:	rsbsvs	r6, sl, r2, lsl r8
    9808:	andeq	pc, r0, #79	; 0x4f
    980c:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    9810:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    9814:	ldmib	r7, {r1, r4, r5, sp, lr}^
    9818:			; <UNDEFINED> instruction: 0xf7ff230a
    981c:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    9820:	strmi	sp, [r4], -fp, asr #32
    9824:	strbmi	r4, [r1], -r2, lsl #12
    9828:	strbtmi	r4, [sl], r8, ror #12
    982c:	b	fe347814 <__assert_fail@plt+0xfe345620>
    9830:	eorsle	r2, r5, r0, lsl #16
    9834:			; <UNDEFINED> instruction: 0xf7f84620
    9838:	ldrbmi	lr, [r0], -r2, asr #24
    983c:	bl	fedc7824 <__assert_fail@plt+0xfedc5630>
    9840:	andcs	r4, r0, #59768832	; 0x3900000
    9844:			; <UNDEFINED> instruction: 0xf91a3801
    9848:	blcs	295850 <__assert_fail@plt+0x29365c>
    984c:	movwcs	fp, #3844	; 0xf04
    9850:	andcc	pc, r0, sl, lsl #16
    9854:			; <UNDEFINED> instruction: 0xf7fe4628
    9858:			; <UNDEFINED> instruction: 0x4601feb3
    985c:	orrlt	r6, r8, #48	; 0x30
    9860:			; <UNDEFINED> instruction: 0x4650683a
    9864:	svceq	0x0000f1b9
    9868:			; <UNDEFINED> instruction: 0xf7ffd10f
    986c:	stmiblt	r8, {r0, r1, r5, fp, ip, sp, lr, pc}
    9870:	bmi	691878 <__assert_fail@plt+0x68f684>
    9874:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    9878:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    987c:	subsmi	r6, sl, fp, ror r8
    9880:	strcc	sp, [r8, -r3, lsr #2]
    9884:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    9888:	movwcs	r8, #2032	; 0x7f0
    988c:			; <UNDEFINED> instruction: 0xf892f7ff
    9890:	rscle	r2, sp, r0, lsl #16
    9894:			; <UNDEFINED> instruction: 0xf7fe6830
    9898:			; <UNDEFINED> instruction: 0xf06ffea7
    989c:			; <UNDEFINED> instruction: 0xe7e80015
    98a0:	bl	fe747888 <__assert_fail@plt+0xfe745694>
    98a4:	ldrdhi	pc, [r0], -r0
    98a8:			; <UNDEFINED> instruction: 0xf7f84620
    98ac:			; <UNDEFINED> instruction: 0xf1c8ec08
    98b0:			; <UNDEFINED> instruction: 0xf1b80000
    98b4:	bicsle	r0, ip, r0, lsl #30
    98b8:			; <UNDEFINED> instruction: 0xf7f8e7bf
    98bc:	stmdavs	r0, {r4, r7, r8, r9, fp, sp, lr, pc}
    98c0:	ldrb	r4, [r6, r0, asr #4]
    98c4:	andeq	pc, fp, pc, rrx
    98c8:			; <UNDEFINED> instruction: 0xf7f8e7d3
    98cc:	svclt	0x0000eaa2
    98d0:	strdeq	r4, [r1], -r8
    98d4:	andeq	r0, r0, ip, ror #3
    98d8:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    98dc:	andeq	r4, r1, r2, ror r5
    98e0:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    98e4:	ldrbtmi	fp, [ip], #1036	; 0x40c
    98e8:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
    98ec:			; <UNDEFINED> instruction: 0xf85cb083
    98f0:	blge	111900 <__assert_fail@plt+0x10f70c>
    98f4:	andls	r6, r1, #1179648	; 0x120000
    98f8:	andeq	pc, r0, #79	; 0x4f
    98fc:	blcs	147a50 <__assert_fail@plt+0x14585c>
    9900:			; <UNDEFINED> instruction: 0xf7ff9300
    9904:	bmi	289678 <__assert_fail@plt+0x287484>
    9908:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    990c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9910:	subsmi	r9, sl, r1, lsl #22
    9914:	andlt	sp, r3, r4, lsl #2
    9918:	bl	147a94 <__assert_fail@plt+0x1458a0>
    991c:	ldrbmi	fp, [r0, -r2]!
    9920:	b	1dc7908 <__assert_fail@plt+0x1dc5714>
    9924:	andeq	r4, r1, r2, lsl #10
    9928:	andeq	r0, r0, ip, ror #3
    992c:	ldrdeq	r4, [r1], -lr
    9930:	ldrblt	r4, [r0, #2856]!	; 0xb28
    9934:	addlt	r4, r3, fp, ror r4
    9938:	orrslt	r4, r1, ip, lsl #12
    993c:	vst1.8	{d20-d22}, [pc], sl
    9940:			; <UNDEFINED> instruction: 0xf7ff2100
    9944:	strmi	pc, [r5], -r9, ror #27
    9948:	blle	754d50 <__assert_fail@plt+0x752b5c>
    994c:			; <UNDEFINED> instruction: 0xf7f84628
    9950:			; <UNDEFINED> instruction: 0x4606ebf2
    9954:	eorsle	r2, r8, r0, lsl #16
    9958:	eorsle	r2, r1, r0, lsl #24
    995c:	andlt	r4, r3, r0, lsr r6
    9960:	stmdavs	r2, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    9964:	cmnlt	sl, r5, lsl #12
    9968:	ldrbtmi	r4, [sl], #-2587	; 0xfffff5e5
    996c:	smmlaeq	r2, r2, r8, r6
    9970:	strtmi	sp, [r8], -lr, lsl #8
    9974:	blx	84797a <__assert_fail@plt+0x845786>
    9978:	blle	153980 <__assert_fail@plt+0x15178c>
    997c:			; <UNDEFINED> instruction: 0xf0012103
    9980:			; <UNDEFINED> instruction: 0x4605f859
    9984:	ble	ff854d8c <__assert_fail@plt+0xff852b98>
    9988:	ldrtmi	r2, [r0], -r0, lsl #12
    998c:	ldcllt	0, cr11, [r0, #12]!
    9990:			; <UNDEFINED> instruction: 0x4e134a12
    9994:	ldrbtmi	r5, [lr], #-2203	; 0xfffff765
    9998:			; <UNDEFINED> instruction: 0xf7f8681f
    999c:	ldmdbmi	r1, {r4, r5, r6, r7, r9, fp, sp, lr, pc}
    99a0:	ldrbtmi	r4, [r9], #-2577	; 0xfffff5ef
    99a4:	tstls	r1, r0, lsl #12
    99a8:	tstcs	r1, sl, ror r4
    99ac:	ldrtmi	r4, [r8], -r3, lsl #12
    99b0:	bl	1fc7998 <__assert_fail@plt+0x1fc57a4>
    99b4:	strtmi	r4, [r8], -sp, lsl #18
    99b8:			; <UNDEFINED> instruction: 0xf7ff4479
    99bc:	ldrb	pc, [r8, r9, lsr #17]	; <UNPREDICTABLE>
    99c0:	ldmdb	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    99c4:	andlt	r4, r3, r0, lsr r6
    99c8:			; <UNDEFINED> instruction: 0x4628bdf0
    99cc:	bl	ffd479b4 <__assert_fail@plt+0xffd457c0>
    99d0:	svclt	0x0000e7c4
    99d4:			; <UNDEFINED> instruction: 0x000144b4
    99d8:	andeq	r4, r1, r6, lsr #13
    99dc:	strdeq	r0, [r0], -r4
    99e0:	andeq	r3, r0, r2, ror r3
    99e4:	muleq	r0, sl, r3
    99e8:	andeq	r3, r0, r4, lsl #7
    99ec:	andeq	r3, r0, r0, ror #8
    99f0:			; <UNDEFINED> instruction: 0x4604b510
    99f4:			; <UNDEFINED> instruction: 0xf908f7ff
    99f8:	strmi	fp, [r1], -r8, lsr #2
    99fc:	pop	{r5, r9, sl, lr}
    9a00:			; <UNDEFINED> instruction: 0xf7ff4010
    9a04:	ldclt	15, cr11, [r0, #-596]	; 0xfffffdac
    9a08:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    9a0c:	addlt	fp, r2, r0, lsl #10
    9a10:	bge	dc650 <__assert_fail@plt+0xda45c>
    9a14:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    9a18:	blne	147b68 <__assert_fail@plt+0x145974>
    9a1c:	movwls	r6, #6171	; 0x181b
    9a20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9a24:			; <UNDEFINED> instruction: 0xf7ff9200
    9a28:	bmi	2899bc <__assert_fail@plt+0x2877c8>
    9a2c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    9a30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9a34:	subsmi	r9, sl, r1, lsl #22
    9a38:	andlt	sp, r2, r4, lsl #2
    9a3c:	bl	147bb8 <__assert_fail@plt+0x1459c4>
    9a40:	ldrbmi	fp, [r0, -r3]!
    9a44:	stmib	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a48:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    9a4c:	andeq	r0, r0, ip, ror #3
    9a50:			; <UNDEFINED> instruction: 0x000143ba
    9a54:			; <UNDEFINED> instruction: 0x460db570
    9a58:	cmplt	fp, r6, lsl r6
    9a5c:			; <UNDEFINED> instruction: 0xf7ff461c
    9a60:	vmlane.f32	s30, s7, s23
    9a64:			; <UNDEFINED> instruction: 0x4633db13
    9a68:	strtmi	r4, [r1], -sl, lsr #12
    9a6c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9a70:	blt	1147a58 <__assert_fail@plt+0x1145864>
    9a74:			; <UNDEFINED> instruction: 0xf8f6f7ff
    9a78:	ldrtmi	fp, [r2], -r8, lsr #2
    9a7c:	pop	{r0, r3, r5, r9, sl, lr}
    9a80:			; <UNDEFINED> instruction: 0xf7f84070
    9a84:			; <UNDEFINED> instruction: 0xf7f8b9e9
    9a88:	stmdavs	r3, {r1, r3, r5, r7, r9, fp, sp, lr, pc}
    9a8c:			; <UNDEFINED> instruction: 0x4618425b
    9a90:	svclt	0x0000bd70
    9a94:	ldrblt	fp, [r0, #-1032]!	; 0xfffffbf8
    9a98:	addlt	r4, r3, sp, lsl #12
    9a9c:	blge	1dbefc <__assert_fail@plt+0x1d9d08>
    9aa0:	bmi	59b300 <__assert_fail@plt+0x59910c>
    9aa4:			; <UNDEFINED> instruction: 0xf8534479
    9aa8:	stmpl	sl, {r2, r8, r9, fp, lr}
    9aac:	strmi	r4, [r4], -r1, lsr #12
    9ab0:	andls	r6, r1, #1179648	; 0x120000
    9ab4:	andeq	pc, r0, #79	; 0x4f
    9ab8:	movwls	r4, #1562	; 0x61a
    9abc:			; <UNDEFINED> instruction: 0xf8a4f7ff
    9ac0:			; <UNDEFINED> instruction: 0x4603b190
    9ac4:			; <UNDEFINED> instruction: 0x46294632
    9ac8:			; <UNDEFINED> instruction: 0xf7ff4620
    9acc:	bmi	3499e0 <__assert_fail@plt+0x3477ec>
    9ad0:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    9ad4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9ad8:	subsmi	r9, sl, r1, lsl #22
    9adc:	andlt	sp, r3, r9, lsl #2
    9ae0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9ae4:	ldrbmi	fp, [r0, -r1]!
    9ae8:	b	1e47ad0 <__assert_fail@plt+0x1e458dc>
    9aec:	submi	r6, r0, #0, 16
    9af0:			; <UNDEFINED> instruction: 0xf7f8e7ed
    9af4:	svclt	0x0000e98e
    9af8:	andeq	r4, r1, r4, asr #6
    9afc:	andeq	r0, r0, ip, ror #3
    9b00:	andeq	r4, r1, r6, lsl r3
    9b04:	svcmi	0x00f0e92d
    9b08:	svcmi	0x004a461d
    9b0c:			; <UNDEFINED> instruction: 0x461a4614
    9b10:	ldrbtmi	r4, [pc], #-2889	; 9b18 <__assert_fail@plt+0x7924>
    9b14:	strmi	fp, [lr], -r9, lsl #1
    9b18:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    9b1c:			; <UNDEFINED> instruction: 0xf8df58fb
    9b20:	ldmdavs	fp, {r2, r3, r4, r8, ip, pc}
    9b24:			; <UNDEFINED> instruction: 0xf04f9307
    9b28:			; <UNDEFINED> instruction: 0xf7ff0300
    9b2c:	ldrbtmi	pc, [r9], #3317	; 0xcf5	; <UNPREDICTABLE>
    9b30:			; <UNDEFINED> instruction: 0xf7f84607
    9b34:	svccs	0x0000ea54
    9b38:	stmdavs	r5, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    9b3c:	svclt	0x00b84680
    9b40:	blle	f1a4fc <__assert_fail@plt+0xf18308>
    9b44:	ldrbtmi	r4, [fp], #-2878	; 0xfffff4c2
    9b48:	smmlaeq	fp, fp, r8, r6
    9b4c:	strtmi	sp, [r2], -r3, asr #8
    9b50:	ldrtmi	r2, [r0], -r0, lsl #2
    9b54:	b	1f47b3c <__assert_fail@plt+0x1f45948>
    9b58:	rsble	r2, r4, r0, lsl #24
    9b5c:	vrshl.s8	d18, d0, d11
    9b60:			; <UNDEFINED> instruction: 0xf6c02b80
    9b64:	strtmi	r6, [r9], r6, ror #23
    9b68:	movwls	sl, #15109	; 0x3b05
    9b6c:	ldrtmi	r4, [r1], -r2, lsr #12
    9b70:			; <UNDEFINED> instruction: 0xf7f84638
    9b74:	stmdacs	r0, {r1, r3, r6, r7, fp, sp, lr, pc}
    9b78:	bne	940fb0 <__assert_fail@plt+0x93edbc>
    9b7c:	strmi	r4, [r5], #-1030	; 0xfffffbfa
    9b80:	strtmi	sp, [r2], -lr, asr #32
    9b84:			; <UNDEFINED> instruction: 0x46384631
    9b88:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9b8c:	ldm	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9b90:	ldclle	8, cr2, [r2]
    9b94:	ldrdge	pc, [r0], -r8
    9b98:			; <UNDEFINED> instruction: 0xf1bad008
    9b9c:	svclt	0x00180f04
    9ba0:	svceq	0x000bf1ba
    9ba4:			; <UNDEFINED> instruction: 0xf1b9d102
    9ba8:	ldcle	15, cr0, [r0, #-16]!
    9bac:	svclt	0x00082d00
    9bb0:	ldrbcc	pc, [pc, #79]!	; 9c07 <__assert_fail@plt+0x7a13>	; <UNPREDICTABLE>
    9bb4:			; <UNDEFINED> instruction: 0xf7f84638
    9bb8:			; <UNDEFINED> instruction: 0xf8c8eb00
    9bbc:	bmi	871bc4 <__assert_fail@plt+0x86f9d0>
    9bc0:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    9bc4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9bc8:	subsmi	r9, sl, r7, lsl #22
    9bcc:	strtmi	sp, [r8], -pc, lsr #2
    9bd0:	pop	{r0, r3, ip, sp, pc}
    9bd4:	blmi	72db9c <__assert_fail@plt+0x72b9a8>
    9bd8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    9bdc:	ldrdls	pc, [r0], -r3
    9be0:	stmib	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9be4:			; <UNDEFINED> instruction: 0xf8df4919
    9be8:	bmi	6b9d90 <__assert_fail@plt+0x6b7b9c>
    9bec:	ldrbtmi	r4, [ip], #1145	; 0x479
    9bf0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    9bf4:			; <UNDEFINED> instruction: 0xf8cd2101
    9bf8:	strmi	ip, [r3], -r0
    9bfc:			; <UNDEFINED> instruction: 0xf7f84648
    9c00:	ldmdami	r5, {r3, r4, r6, r9, fp, sp, lr, pc}
    9c04:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    9c08:			; <UNDEFINED> instruction: 0xffcaf7fe
    9c0c:			; <UNDEFINED> instruction: 0x2100e79f
    9c10:			; <UNDEFINED> instruction: 0xf1099803
    9c14:	stmib	sp, {r0, r8, fp}^
    9c18:			; <UNDEFINED> instruction: 0xf7f81b05
    9c1c:			; <UNDEFINED> instruction: 0xe7a5e89c
    9c20:	ldrdge	pc, [r0], -r8
    9c24:			; <UNDEFINED> instruction: 0xf8d8e7c6
    9c28:	strtmi	sl, [r5], -r0
    9c2c:			; <UNDEFINED> instruction: 0xf7f8e7c2
    9c30:	svclt	0x0000e8f0
    9c34:	ldrdeq	r4, [r1], -r6
    9c38:	andeq	r0, r0, ip, ror #3
    9c3c:			; <UNDEFINED> instruction: 0x000142ba
    9c40:	andeq	r4, r1, sl, asr #9
    9c44:	andeq	r4, r1, r6, lsr #4
    9c48:	strdeq	r0, [r0], -r4
    9c4c:	andeq	r3, r0, r0, asr r1
    9c50:	andeq	r3, r0, sl, lsl r1
    9c54:	andeq	r3, r0, sl, lsr r1
    9c58:	andeq	r3, r0, r6, lsr #4
    9c5c:			; <UNDEFINED> instruction: 0x460db570
    9c60:			; <UNDEFINED> instruction: 0x46194616
    9c64:	strmi	r9, [r4], -r4, lsl #20
    9c68:			; <UNDEFINED> instruction: 0xffcef7fe
    9c6c:			; <UNDEFINED> instruction: 0x4603b138
    9c70:			; <UNDEFINED> instruction: 0x46294632
    9c74:	pop	{r5, r9, sl, lr}
    9c78:			; <UNDEFINED> instruction: 0xf7ff4070
    9c7c:			; <UNDEFINED> instruction: 0xf7f8bf43
    9c80:	stmdavs	r0, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}
    9c84:	lfmlt	f4, 2, [r0, #-256]!	; 0xffffff00
    9c88:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    9c8c:	ldrbtmi	fp, [ip], #1032	; 0x408
    9c90:	ldrlt	r4, [r0, #-2832]	; 0xfffff4f0
    9c94:			; <UNDEFINED> instruction: 0xf85cb085
    9c98:	stcge	0, cr3, [r7], {3}
    9c9c:	movwls	r6, #14363	; 0x381b
    9ca0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9ca4:	blcc	147dfc <__assert_fail@plt+0x145c08>
    9ca8:	strls	r9, [r2], #-1024	; 0xfffffc00
    9cac:			; <UNDEFINED> instruction: 0xffd6f7ff
    9cb0:	blmi	21c4dc <__assert_fail@plt+0x21a2e8>
    9cb4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9cb8:	blls	e3d28 <__assert_fail@plt+0xe1b34>
    9cbc:	qaddle	r4, sl, r4
    9cc0:	pop	{r0, r2, ip, sp, pc}
    9cc4:	andlt	r4, r1, r0, lsl r0
    9cc8:			; <UNDEFINED> instruction: 0xf7f84770
    9ccc:	svclt	0x0000e8a2
    9cd0:	andeq	r4, r1, sl, asr r1
    9cd4:	andeq	r0, r0, ip, ror #3
    9cd8:	andeq	r4, r1, r4, lsr r1
    9cdc:			; <UNDEFINED> instruction: 0xf5adb5f0
    9ce0:	stcmi	13, cr5, [r0, #-0]
    9ce4:	stcmi	0, cr11, [r0], #-524	; 0xfffffdf4
    9ce8:	ldrbtmi	r4, [sp], #-1555	; 0xfffff9ed
    9cec:	andpl	pc, r0, #54525952	; 0x3400000
    9cf0:	stmdbpl	ip!, {r2, r9, ip, sp}
    9cf4:	andsvs	r6, r4, r4, lsr #16
    9cf8:	streq	pc, [r0], #-79	; 0xffffffb1
    9cfc:	cdpge	3, 0, cr11, cr1, cr9, {3}
    9d00:	strmi	r2, [sp], -r0, lsl #4
    9d04:			; <UNDEFINED> instruction: 0xf641600a
    9d08:			; <UNDEFINED> instruction: 0x463172ff
    9d0c:	mrc2	7, 7, pc, cr10, cr15, {7}
    9d10:	cdpne	15, 0, cr10, cr4, cr2, {0}
    9d14:	tstle	r9, sl, lsl #22
    9d18:	movwcs	r4, #1584	; 0x630
    9d1c:			; <UNDEFINED> instruction: 0xf7f85533
    9d20:	stmdacs	r0, {r1, r4, r5, r6, fp, sp, lr, pc}
    9d24:	svclt	0x00086028
    9d28:	streq	pc, [fp], #-111	; 0xffffff91
    9d2c:			; <UNDEFINED> instruction: 0xf50d490f
    9d30:	bmi	35e938 <__assert_fail@plt+0x35c744>
    9d34:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    9d38:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    9d3c:	subsmi	r6, r1, sl, lsl r8
    9d40:	strtmi	sp, [r0], -lr, lsl #2
    9d44:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    9d48:	ldcllt	0, cr11, [r0, #12]!
    9d4c:	ldrpl	r3, [fp, -r5, lsl #30]!
    9d50:	svclt	0x00082b0a
    9d54:	ldrbtcc	pc, [pc], #260	; 9d5c <__assert_fail@plt+0x7b68>	; <UNPREDICTABLE>
    9d58:			; <UNDEFINED> instruction: 0xf06fe7de
    9d5c:			; <UNDEFINED> instruction: 0xe7e50415
    9d60:	ldmda	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9d64:	strdeq	r4, [r1], -lr
    9d68:	andeq	r0, r0, ip, ror #3
    9d6c:	strheq	r4, [r1], -r2
    9d70:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    9d74:	ldcmi	0, cr11, [r5], {131}	; 0x83
    9d78:	strmi	sl, [sp], -r6, lsl #20
    9d7c:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    9d80:	blcc	147ed0 <__assert_fail@plt+0x145cdc>
    9d84:	strmi	r5, [r4], -r1, ror #16
    9d88:	tstls	r1, r9, lsl #16
    9d8c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    9d90:	andls	r4, r0, #26214400	; 0x1900000
    9d94:			; <UNDEFINED> instruction: 0xff38f7fe
    9d98:	strmi	fp, [r2], -r8, lsl #3
    9d9c:	strtmi	r4, [r0], -r9, lsr #12
    9da0:			; <UNDEFINED> instruction: 0xff9cf7ff
    9da4:	blmi	29c5d8 <__assert_fail@plt+0x29a3e4>
    9da8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9dac:	blls	63e1c <__assert_fail@plt+0x61c28>
    9db0:	qaddle	r4, sl, r9
    9db4:	pop	{r0, r1, ip, sp, pc}
    9db8:	andlt	r4, r2, r0, lsr r0
    9dbc:			; <UNDEFINED> instruction: 0xf7f84770
    9dc0:	stmdavs	r0, {r1, r2, r3, r8, fp, sp, lr, pc}
    9dc4:	strb	r4, [sp, r0, asr #4]!
    9dc8:	stmda	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9dcc:	andeq	r4, r1, sl, rrx
    9dd0:	andeq	r0, r0, ip, ror #3
    9dd4:	andeq	r4, r1, r0, asr #32
    9dd8:	bcc	77220 <__assert_fail@plt+0x7502c>
    9ddc:			; <UNDEFINED> instruction: 0xf7ff460c
    9de0:	stmdacs	r0, {r0, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    9de4:	andle	sp, r8, fp, lsl #22
    9de8:			; <UNDEFINED> instruction: 0xf9131823
    9dec:	bcs	294df8 <__assert_fail@plt+0x292c04>
    9df0:			; <UNDEFINED> instruction: 0xf100bf06
    9df4:	stmdane	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    9df8:	movwcs	r4, #1564	; 0x61c
    9dfc:	ldclt	0, cr7, [r0, #-140]	; 0xffffff74
    9e00:	ldrblt	fp, [r0, #-1032]!	; 0xfffffbf8
    9e04:	addlt	r4, r3, sp, lsl #12
    9e08:	blge	1dc268 <__assert_fail@plt+0x1da074>
    9e0c:	bmi	59b66c <__assert_fail@plt+0x599478>
    9e10:			; <UNDEFINED> instruction: 0xf8534479
    9e14:	stmpl	sl, {r2, r8, r9, fp, lr}
    9e18:	strmi	r4, [r4], -r1, lsr #12
    9e1c:	andls	r6, r1, #1179648	; 0x120000
    9e20:	andeq	pc, r0, #79	; 0x4f
    9e24:	movwls	r4, #1562	; 0x61a
    9e28:	mcr2	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    9e2c:			; <UNDEFINED> instruction: 0x4603b190
    9e30:			; <UNDEFINED> instruction: 0x46294632
    9e34:			; <UNDEFINED> instruction: 0xf7ff4620
    9e38:	bmi	349d7c <__assert_fail@plt+0x347b88>
    9e3c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    9e40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9e44:	subsmi	r9, sl, r1, lsl #22
    9e48:	andlt	sp, r3, r9, lsl #2
    9e4c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9e50:	ldrbmi	fp, [r0, -r1]!
    9e54:	stmia	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e58:	submi	r6, r0, #0, 16
    9e5c:			; <UNDEFINED> instruction: 0xf7f7e7ed
    9e60:	svclt	0x0000efd8
    9e64:	ldrdeq	r3, [r1], -r8
    9e68:	andeq	r0, r0, ip, ror #3
    9e6c:	andeq	r3, r1, sl, lsr #31
    9e70:	bmi	ab6ea8 <__assert_fail@plt+0xab4cb4>
    9e74:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    9e78:	mvnsmi	lr, sp, lsr #18
    9e7c:	stmdbmi	r9!, {r0, r2, r3, r9, sl, lr}
    9e80:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    9e84:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    9e88:	ldmdavs	fp, {r1, r3, r9, sl, fp, ip, pc}
    9e8c:			; <UNDEFINED> instruction: 0xf04f9303
    9e90:			; <UNDEFINED> instruction: 0xf7ff0300
    9e94:	blmi	948fe0 <__assert_fail@plt+0x946dec>
    9e98:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    9e9c:	bmi	8fdf84 <__assert_fail@plt+0x8fbd90>
    9ea0:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    9ea4:	smmlaeq	r2, r2, r8, r6
    9ea8:	bge	2fef10 <__assert_fail@plt+0x2fcd1c>
    9eac:	ldrtmi	r4, [r1], -r0, lsr #12
    9eb0:			; <UNDEFINED> instruction: 0xf7f79202
    9eb4:	strmi	lr, [r3], -r0, lsr #31
    9eb8:	ldrmi	r4, [ip], -r0, lsr #12
    9ebc:	ldm	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9ec0:	blmi	5dc734 <__assert_fail@plt+0x5da540>
    9ec4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9ec8:	blls	e3f38 <__assert_fail@plt+0xe1d44>
    9ecc:	qsuble	r4, sl, r2
    9ed0:	andlt	r4, r4, r0, lsr #12
    9ed4:	ldrhmi	lr, [r0, #141]!	; 0x8d
    9ed8:	ldrbmi	fp, [r0, -r2]!
    9edc:	svcmi	0x00164a15
    9ee0:	ldrbtmi	r5, [pc], #-2203	; 9ee8 <__assert_fail@plt+0x7cf4>
    9ee4:	ldrdhi	pc, [r0], -r3
    9ee8:	stmda	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9eec:	bmi	51c340 <__assert_fail@plt+0x51a14c>
    9ef0:	smlsdxls	r0, r9, r4, r4
    9ef4:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    9ef8:	strmi	r2, [r3], -r1, lsl #2
    9efc:			; <UNDEFINED> instruction: 0xf7f84640
    9f00:	ldmdami	r0, {r3, r4, r6, r7, fp, sp, lr, pc}
    9f04:	ldrtmi	r4, [r1], -sl, lsr #12
    9f08:			; <UNDEFINED> instruction: 0xf7fe4478
    9f0c:	strb	pc, [ip, r9, asr #28]	; <UNPREDICTABLE>
    9f10:	ldreq	pc, [r5], #-111	; 0xffffff91
    9f14:			; <UNDEFINED> instruction: 0xf7f7e7d4
    9f18:	svclt	0x0000ef7c
    9f1c:	andeq	r3, r1, r2, ror pc
    9f20:	andeq	r0, r0, ip, ror #3
    9f24:	andeq	r2, r0, lr, ror r7
    9f28:	andeq	r3, r1, r0, asr pc
    9f2c:	andeq	r4, r1, lr, ror #2
    9f30:	andeq	r3, r1, r4, lsr #30
    9f34:	strdeq	r0, [r0], -r4
    9f38:	andeq	r2, r0, r6, lsr #28
    9f3c:	andeq	r2, r0, ip, asr #28
    9f40:	andeq	r2, r0, r6, lsr lr
    9f44:	andeq	r2, r0, r4, lsr pc
    9f48:	ldrmi	fp, [r3], -r8, lsl #8
    9f4c:			; <UNDEFINED> instruction: 0x460ab530
    9f50:	addlt	r4, r2, r6, lsl sp
    9f54:	ldrbtmi	r4, [sp], #-3094	; 0xfffff3ea
    9f58:	stmdbpl	ip!, {r1, r2, r4, r8, fp, lr}
    9f5c:	cfstrsls	mvf4, [r5, #-484]	; 0xfffffe1c
    9f60:	strls	r6, [r1], #-2084	; 0xfffff7dc
    9f64:	streq	pc, [r0], #-79	; 0xffffffb1
    9f68:	stc2	7, cr15, [r8], #-1020	; 0xfffffc04
    9f6c:	bge	1b6674 <__assert_fail@plt+0x1b4480>
    9f70:	strmi	r4, [r4], -r9, lsr #12
    9f74:			; <UNDEFINED> instruction: 0xf7f79200
    9f78:			; <UNDEFINED> instruction: 0x4603ef3e
    9f7c:	ldrmi	r4, [ip], -r0, lsr #12
    9f80:	ldm	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9f84:	blmi	29c7bc <__assert_fail@plt+0x29a5c8>
    9f88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9f8c:	blls	63ffc <__assert_fail@plt+0x61e08>
    9f90:	qaddle	r4, sl, r8
    9f94:	andlt	r4, r2, r0, lsr #12
    9f98:	ldrhtmi	lr, [r0], -sp
    9f9c:	ldrbmi	fp, [r0, -r1]!
    9fa0:	ldreq	pc, [r5], #-111	; 0xffffff91
    9fa4:			; <UNDEFINED> instruction: 0xf7f7e7ee
    9fa8:	svclt	0x0000ef34
    9fac:	muleq	r1, r2, lr
    9fb0:	andeq	r0, r0, ip, ror #3
    9fb4:	andeq	r2, r0, r8, lsr #13
    9fb8:	andeq	r3, r1, r0, ror #28
    9fbc:			; <UNDEFINED> instruction: 0x460cb5d0
    9fc0:			; <UNDEFINED> instruction: 0x46114e15
    9fc4:	addlt	r4, r4, r5, lsl sl
    9fc8:	smlsdxcs	r0, lr, r4, r4
    9fcc:	ldmpl	r2!, {r0, r1, r3, r5, r6, r9, sl, lr}
    9fd0:	ldmdavs	r2, {r9, sl, sp}
    9fd4:			; <UNDEFINED> instruction: 0xf04f9203
    9fd8:	bmi	44a7e0 <__assert_fail@plt+0x4485ec>
    9fdc:	strvs	lr, [r0, -sp, asr #19]
    9fe0:			; <UNDEFINED> instruction: 0xf7ff447a
    9fe4:	stmdacs	r1, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    9fe8:			; <UNDEFINED> instruction: 0x4620d110
    9fec:	ldmib	sp, {r2, r5, r8, ip, sp, pc}^
    9ff0:	andcs	r2, r0, r0, lsl #6
    9ff4:	movwcs	lr, #2500	; 0x9c4
    9ff8:	blmi	21c828 <__assert_fail@plt+0x21a634>
    9ffc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a000:	blls	e4070 <__assert_fail@plt+0xe1e7c>
    a004:	qaddle	r4, sl, r4
    a008:	ldcllt	0, cr11, [r0, #16]
    a00c:	rscscc	pc, pc, pc, asr #32
    a010:			; <UNDEFINED> instruction: 0xf7f7e7f2
    a014:	svclt	0x0000eefe
    a018:	andeq	r3, r1, r0, lsr #28
    a01c:	andeq	r0, r0, ip, ror #3
    a020:	andeq	r2, r0, r0, ror lr
    a024:	andeq	r3, r1, ip, ror #27
    a028:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    a02c:	ldcmi	0, cr11, [r5], {131}	; 0x83
    a030:	strmi	sl, [sp], -r6, lsl #20
    a034:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    a038:	blcc	148188 <__assert_fail@plt+0x145f94>
    a03c:	strmi	r5, [r4], -r1, ror #16
    a040:	tstls	r1, r9, lsl #16
    a044:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    a048:	andls	r4, r0, #26214400	; 0x1900000
    a04c:	ldc2l	7, cr15, [ip, #1016]	; 0x3f8
    a050:	strmi	fp, [r2], -r8, lsl #3
    a054:	strtmi	r4, [r0], -r9, lsr #12
    a058:			; <UNDEFINED> instruction: 0xffb0f7ff
    a05c:	blmi	29c890 <__assert_fail@plt+0x29a69c>
    a060:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a064:	blls	640d4 <__assert_fail@plt+0x61ee0>
    a068:	qaddle	r4, sl, r9
    a06c:	pop	{r0, r1, ip, sp, pc}
    a070:	andlt	r4, r2, r0, lsr r0
    a074:			; <UNDEFINED> instruction: 0xf7f74770
    a078:	stmdavs	r0, {r1, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    a07c:	strb	r4, [sp, r0, asr #4]!
    a080:	mcr	7, 6, pc, cr6, cr7, {7}	; <UNPREDICTABLE>
    a084:			; <UNDEFINED> instruction: 0x00013db2
    a088:	andeq	r0, r0, ip, ror #3
    a08c:	andeq	r3, r1, r8, lsl #27
    a090:			; <UNDEFINED> instruction: 0x460cb5d0
    a094:			; <UNDEFINED> instruction: 0x46114e15
    a098:	addlt	r4, r4, r5, lsl sl
    a09c:	smlsdxcs	r0, lr, r4, r4
    a0a0:	ldmpl	r2!, {r0, r1, r3, r5, r6, r9, sl, lr}
    a0a4:	ldmdavs	r2, {r9, sl, sp}
    a0a8:			; <UNDEFINED> instruction: 0xf04f9203
    a0ac:	bmi	44a8b4 <__assert_fail@plt+0x4486c0>
    a0b0:	strvs	lr, [r0, -sp, asr #19]
    a0b4:			; <UNDEFINED> instruction: 0xf7ff447a
    a0b8:	stmdacs	r1, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    a0bc:			; <UNDEFINED> instruction: 0x4620d110
    a0c0:	ldmib	sp, {r2, r5, r8, ip, sp, pc}^
    a0c4:	andcs	r2, r0, r0, lsl #6
    a0c8:	movwcs	lr, #2500	; 0x9c4
    a0cc:	blmi	21c8fc <__assert_fail@plt+0x21a708>
    a0d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a0d4:	blls	e4144 <__assert_fail@plt+0xe1f50>
    a0d8:	qaddle	r4, sl, r4
    a0dc:	ldcllt	0, cr11, [r0, #16]
    a0e0:	rscscc	pc, pc, pc, asr #32
    a0e4:			; <UNDEFINED> instruction: 0xf7f7e7f2
    a0e8:	svclt	0x0000ee94
    a0ec:	andeq	r3, r1, ip, asr #26
    a0f0:	andeq	r0, r0, ip, ror #3
    a0f4:	muleq	r0, ip, r4
    a0f8:	andeq	r3, r1, r8, lsl sp
    a0fc:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    a100:	ldcmi	0, cr11, [r5], {131}	; 0x83
    a104:	strmi	sl, [sp], -r6, lsl #20
    a108:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    a10c:	blcc	14825c <__assert_fail@plt+0x146068>
    a110:	strmi	r5, [r4], -r1, ror #16
    a114:	tstls	r1, r9, lsl #16
    a118:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    a11c:	andls	r4, r0, #26214400	; 0x1900000
    a120:	ldc2l	7, cr15, [r2, #-1016]!	; 0xfffffc08
    a124:	strmi	fp, [r2], -r8, lsl #3
    a128:	strtmi	r4, [r0], -r9, lsr #12
    a12c:			; <UNDEFINED> instruction: 0xffb0f7ff
    a130:	blmi	29c964 <__assert_fail@plt+0x29a770>
    a134:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a138:	blls	641a8 <__assert_fail@plt+0x61fb4>
    a13c:	qaddle	r4, sl, r9
    a140:	pop	{r0, r1, ip, sp, pc}
    a144:	andlt	r4, r2, r0, lsr r0
    a148:			; <UNDEFINED> instruction: 0xf7f74770
    a14c:	stmdavs	r0, {r3, r6, r8, r9, sl, fp, sp, lr, pc}
    a150:	strb	r4, [sp, r0, asr #4]!
    a154:	mrc	7, 2, APSR_nzcv, cr12, cr7, {7}
    a158:	ldrdeq	r3, [r1], -lr
    a15c:	andeq	r0, r0, ip, ror #3
    a160:			; <UNDEFINED> instruction: 0x00013cb4
    a164:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    a168:	ldrbtmi	fp, [ip], #1328	; 0x530
    a16c:	addlt	r4, r3, r4, lsl sp
    a170:	ldrmi	r4, [r1], -ip, lsl #12
    a174:			; <UNDEFINED> instruction: 0x466b4a13
    a178:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    a17c:	stmdavs	sp!, {r1, r3, r4, r5, r6, sl, lr}
    a180:			; <UNDEFINED> instruction: 0xf04f9501
    a184:	strcs	r0, [r0, #-1280]	; 0xfffffb00
    a188:			; <UNDEFINED> instruction: 0xf7ff9500
    a18c:	stmdacs	r1, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    a190:	strtmi	sp, [r0], -lr, lsl #2
    a194:	blls	365ec <__assert_fail@plt+0x343f8>
    a198:	eorvs	r4, r3, r8, lsr #12
    a19c:	blmi	21c9cc <__assert_fail@plt+0x21a7d8>
    a1a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a1a4:	blls	64214 <__assert_fail@plt+0x62020>
    a1a8:	qaddle	r4, sl, r4
    a1ac:	ldclt	0, cr11, [r0, #-12]!
    a1b0:	rscscc	pc, pc, pc, asr #32
    a1b4:			; <UNDEFINED> instruction: 0xf7f7e7f2
    a1b8:	svclt	0x0000ee2c
    a1bc:	andeq	r3, r1, lr, ror ip
    a1c0:	andeq	r0, r0, ip, ror #3
    a1c4:	strdeq	r2, [r0], -r8
    a1c8:	andeq	r3, r1, r8, asr #24
    a1cc:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    a1d0:	ldcmi	0, cr11, [r5], {131}	; 0x83
    a1d4:	strmi	sl, [sp], -r6, lsl #20
    a1d8:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    a1dc:	blcc	14832c <__assert_fail@plt+0x146138>
    a1e0:	strmi	r5, [r4], -r1, ror #16
    a1e4:	tstls	r1, r9, lsl #16
    a1e8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    a1ec:	andls	r4, r0, #26214400	; 0x1900000
    a1f0:	stc2	7, cr15, [sl, #-1016]	; 0xfffffc08
    a1f4:	strmi	fp, [r2], -r8, lsl #3
    a1f8:	strtmi	r4, [r0], -r9, lsr #12
    a1fc:			; <UNDEFINED> instruction: 0xffb2f7ff
    a200:	blmi	29ca34 <__assert_fail@plt+0x29a840>
    a204:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a208:	blls	64278 <__assert_fail@plt+0x62084>
    a20c:	qaddle	r4, sl, r9
    a210:	pop	{r0, r1, ip, sp, pc}
    a214:	andlt	r4, r2, r0, lsr r0
    a218:			; <UNDEFINED> instruction: 0xf7f74770
    a21c:	stmdavs	r0, {r5, r6, r7, r9, sl, fp, sp, lr, pc}
    a220:	strb	r4, [sp, r0, asr #4]!
    a224:	ldcl	7, cr15, [r4, #988]!	; 0x3dc
    a228:	andeq	r3, r1, lr, lsl #24
    a22c:	andeq	r0, r0, ip, ror #3
    a230:	andeq	r3, r1, r4, ror #23
    a234:			; <UNDEFINED> instruction: 0x460cb510
    a238:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    a23c:			; <UNDEFINED> instruction: 0xf8dfb082
    a240:			; <UNDEFINED> instruction: 0x4611c050
    a244:	bmi	4db644 <__assert_fail@plt+0x4d9450>
    a248:			; <UNDEFINED> instruction: 0xf85e466b
    a24c:	ldrbtmi	ip, [sl], #-12
    a250:	ldrdgt	pc, [r0], -ip
    a254:	andgt	pc, r4, sp, asr #17
    a258:	stceq	0, cr15, [r0], {79}	; 0x4f
    a25c:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    a260:	tstle	lr, r1, lsl #16
    a264:	tstlt	r4, r0, lsr #12
    a268:	andcs	r9, r0, r0, lsl #22
    a26c:	bmi	2a2300 <__assert_fail@plt+0x2a010c>
    a270:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    a274:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a278:	subsmi	r9, sl, r1, lsl #22
    a27c:	andlt	sp, r2, r4, lsl #2
    a280:			; <UNDEFINED> instruction: 0xf04fbd10
    a284:	udf	#8975	; 0x230f
    a288:	stcl	7, cr15, [r2, #988]	; 0x3dc
    a28c:	andeq	r3, r1, r4, lsr #23
    a290:	andeq	r0, r0, ip, ror #3
    a294:	andeq	r2, r0, sl, lsl #24
    a298:	andeq	r3, r1, r6, ror fp
    a29c:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    a2a0:	ldcmi	0, cr11, [r5], {131}	; 0x83
    a2a4:	strmi	sl, [sp], -r6, lsl #20
    a2a8:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    a2ac:	blcc	1483fc <__assert_fail@plt+0x146208>
    a2b0:	strmi	r5, [r4], -r1, ror #16
    a2b4:	tstls	r1, r9, lsl #16
    a2b8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    a2bc:	andls	r4, r0, #26214400	; 0x1900000
    a2c0:	stc2	7, cr15, [r2], #1016	; 0x3f8
    a2c4:	strmi	fp, [r2], -r8, lsl #3
    a2c8:	strtmi	r4, [r0], -r9, lsr #12
    a2cc:			; <UNDEFINED> instruction: 0xffb2f7ff
    a2d0:	blmi	29cb04 <__assert_fail@plt+0x29a910>
    a2d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a2d8:	blls	64348 <__assert_fail@plt+0x62154>
    a2dc:	qaddle	r4, sl, r9
    a2e0:	pop	{r0, r1, ip, sp, pc}
    a2e4:	andlt	r4, r2, r0, lsr r0
    a2e8:			; <UNDEFINED> instruction: 0xf7f74770
    a2ec:	stmdavs	r0, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    a2f0:	strb	r4, [sp, r0, asr #4]!
    a2f4:	stc	7, cr15, [ip, #988]	; 0x3dc
    a2f8:	andeq	r3, r1, lr, lsr fp
    a2fc:	andeq	r0, r0, ip, ror #3
    a300:	andeq	r3, r1, r4, lsl fp
    a304:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
    a308:	ldrbtmi	fp, [ip], #1328	; 0x530
    a30c:	addlt	r4, r7, pc, lsl sp
    a310:	ldrmi	r4, [r1], -ip, lsl #12
    a314:	blge	11cb94 <__assert_fail@plt+0x11a9a0>
    a318:	blge	eef20 <__assert_fail@plt+0xecd2c>
    a31c:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    a320:	stmdavs	sp!, {r1, r3, r4, r5, r6, sl, lr}
    a324:			; <UNDEFINED> instruction: 0xf04f9505
    a328:			; <UNDEFINED> instruction: 0xf7ff0500
    a32c:	stmdacs	r2, {r0, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    a330:	strtmi	sp, [r0], -r4, lsr #2
    a334:	stmdals	r3, {r2, r6, r7, r8, ip, sp, pc}
    a338:	cmnmi	pc, pc, asr #8	; <UNPREDICTABLE>
    a33c:	vqdmull.s<illegal width 8>	<illegal reg q12.5>, d0, d4
    a340:	vld4.8	{d0,d2,d4,d6}, [r0]
    a344:	movwcs	r6, #639	; 0x27f
    a348:	tstcs	r0, r1, lsl #20
    a34c:	mvnsvc	pc, #217055232	; 0xcf00000
    a350:			; <UNDEFINED> instruction: 0xf022b2e8
    a354:	movwmi	r0, #4623	; 0x120f
    a358:	movwcc	lr, #23043	; 0x5a03
    a35c:	b	1092364 <__assert_fail@plt+0x1090170>
    a360:	movwmi	r5, #45589	; 0xb215
    a364:	eorvs	r6, r3, r2, rrx
    a368:	blmi	21cb98 <__assert_fail@plt+0x21a9a4>
    a36c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a370:	blls	1643e0 <__assert_fail@plt+0x1621ec>
    a374:	qaddle	r4, sl, r4
    a378:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    a37c:	rscscc	pc, pc, pc, asr #32
    a380:			; <UNDEFINED> instruction: 0xf7f7e7f2
    a384:	svclt	0x0000ed46
    a388:	ldrdeq	r3, [r1], -lr
    a38c:	andeq	r0, r0, ip, ror #3
    a390:	andeq	r2, r0, ip, lsr fp
    a394:	andeq	r3, r1, ip, ror sl
    a398:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    a39c:	ldcmi	0, cr11, [r5], {131}	; 0x83
    a3a0:	strmi	sl, [sp], -r6, lsl #20
    a3a4:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    a3a8:	blcc	1484f8 <__assert_fail@plt+0x146304>
    a3ac:	strmi	r5, [r4], -r1, ror #16
    a3b0:	tstls	r1, r9, lsl #16
    a3b4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    a3b8:	andls	r4, r0, #26214400	; 0x1900000
    a3bc:	stc2	7, cr15, [r4], #-1016	; 0xfffffc08
    a3c0:	strmi	fp, [r2], -r8, lsl #3
    a3c4:	strtmi	r4, [r0], -r9, lsr #12
    a3c8:			; <UNDEFINED> instruction: 0xff9cf7ff
    a3cc:	blmi	29cc00 <__assert_fail@plt+0x29aa0c>
    a3d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a3d4:	blls	64444 <__assert_fail@plt+0x62250>
    a3d8:	qaddle	r4, sl, r9
    a3dc:	pop	{r0, r1, ip, sp, pc}
    a3e0:	andlt	r4, r2, r0, lsr r0
    a3e4:			; <UNDEFINED> instruction: 0xf7f74770
    a3e8:	stmdavs	r0, {r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    a3ec:	strb	r4, [sp, r0, asr #4]!
    a3f0:	stc	7, cr15, [lr, #-988]	; 0xfffffc24
    a3f4:	andeq	r3, r1, r2, asr #20
    a3f8:	andeq	r0, r0, ip, ror #3
    a3fc:	andeq	r3, r1, r8, lsl sl
    a400:	svcmi	0x00f0e92d
    a404:	ldcmi	6, cr4, [r2], #-60	; 0xffffffc4
    a408:	blmi	cb6624 <__assert_fail@plt+0xcb4430>
    a40c:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    a410:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    a414:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    a418:			; <UNDEFINED> instruction: 0xf04f9303
    a41c:			; <UNDEFINED> instruction: 0xf7ff0300
    a420:	sxtab16mi	pc, r0, fp, ror #16	; <UNPREDICTABLE>
    a424:	ldcl	7, cr15, [sl, #988]	; 0x3dc
    a428:	svceq	0x0000f1b8
    a42c:	blle	119bc4c <__assert_fail@plt+0x1199a58>
    a430:			; <UNDEFINED> instruction: 0xf7f74638
    a434:			; <UNDEFINED> instruction: 0x4604edbc
    a438:	vcgt.s8	<illegal reg q13.5>, <illegal reg q5.5>, q4
    a43c:			; <UNDEFINED> instruction: 0xf10d2b80
    a440:			; <UNDEFINED> instruction: 0xf6c00a04
    a444:			; <UNDEFINED> instruction: 0xf04f6be6
    a448:	strtmi	r0, [r2], -r0, lsl #18
    a44c:			; <UNDEFINED> instruction: 0x46404639
    a450:	andls	pc, r0, r6, asr #17
    a454:	mrc	7, 0, APSR_nzcv, cr10, cr7, {7}
    a458:	mcrne	8, 0, r6, cr3, cr5, {1}
    a45c:	bne	ff941904 <__assert_fail@plt+0xff93f710>
    a460:	stccs	0, cr13, [fp, #-36]	; 0xffffffdc
    a464:	mvnsle	r4, pc, lsl r4
    a468:	ldrbmi	r2, [r0], -r0, lsl #2
    a46c:	blls	84ba8 <__assert_fail@plt+0x829b4>
    a470:	ldcl	7, cr15, [r0], #-988	; 0xfffffc24
    a474:	stccs	7, cr14, [fp, #-932]	; 0xfffffc5c
    a478:	stmdage	r1, {r1, r3, r8, ip, lr, pc}
    a47c:	vmax.s8	d20, d11, d17
    a480:	strls	r2, [r1], #-896	; 0xfffffc80
    a484:	mvnvs	pc, #192, 12	; 0xc000000
    a488:			; <UNDEFINED> instruction: 0xf7f79302
    a48c:	ldmdavs	r5!, {r2, r5, r6, sl, fp, sp, lr, pc}
    a490:			; <UNDEFINED> instruction: 0xf7f74640
    a494:	mlasvs	r5, r2, lr, lr
    a498:	blmi	39ccdc <__assert_fail@plt+0x39aae8>
    a49c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a4a0:	blls	e4510 <__assert_fail@plt+0xe231c>
    a4a4:	tstle	r0, sl, asr r0
    a4a8:	andlt	r4, r5, r0, lsr #12
    a4ac:	svchi	0x00f0e8bd
    a4b0:	svclt	0x00182d04
    a4b4:	tstle	r5, fp, lsl #26
    a4b8:	bicle	r2, r6, fp, lsl #26
    a4bc:	stmdavs	r4, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    a4c0:	strb	r4, [r9, r4, ror #4]!
    a4c4:	ldrbtcc	pc, [pc], #79	; a4cc <__assert_fail@plt+0x82d8>	; <UNPREDICTABLE>
    a4c8:			; <UNDEFINED> instruction: 0xf7f7e7e2
    a4cc:	svclt	0x0000eca2
    a4d0:	ldrdeq	r3, [r1], -sl
    a4d4:	andeq	r0, r0, ip, ror #3
    a4d8:	andeq	r3, r1, ip, asr #18
    a4dc:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    a4e0:	ldcmi	0, cr11, [r5], {131}	; 0x83
    a4e4:	strmi	sl, [sp], -r6, lsl #20
    a4e8:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    a4ec:	blcc	14863c <__assert_fail@plt+0x146448>
    a4f0:	strmi	r5, [r4], -r1, ror #16
    a4f4:	tstls	r1, r9, lsl #16
    a4f8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    a4fc:	andls	r4, r0, #26214400	; 0x1900000
    a500:	blx	fe0c8502 <__assert_fail@plt+0xfe0c630e>
    a504:	strmi	fp, [r2], -r8, lsl #3
    a508:	strtmi	r4, [r0], -r9, lsr #12
    a50c:			; <UNDEFINED> instruction: 0xff78f7ff
    a510:	blmi	29cd44 <__assert_fail@plt+0x29ab50>
    a514:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a518:	blls	64588 <__assert_fail@plt+0x62394>
    a51c:	qaddle	r4, sl, r9
    a520:	pop	{r0, r1, ip, sp, pc}
    a524:	andlt	r4, r2, r0, lsr r0
    a528:			; <UNDEFINED> instruction: 0xf7f74770
    a52c:	stmdavs	r0, {r3, r4, r6, r8, sl, fp, sp, lr, pc}
    a530:	strb	r4, [sp, r0, asr #4]!
    a534:	stcl	7, cr15, [ip], #-988	; 0xfffffc24
    a538:	strdeq	r3, [r1], -lr
    a53c:	andeq	r0, r0, ip, ror #3
    a540:	ldrdeq	r3, [r1], -r4
    a544:	svcmi	0x00f0e92d
    a548:	ldcmi	6, cr4, [r7, #-112]!	; 0xffffff90
    a54c:	blmi	df6790 <__assert_fail@plt+0xdf459c>
    a550:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    a554:	tstcs	r1, r8, lsl sl
    a558:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    a55c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    a560:			; <UNDEFINED> instruction: 0xf04f930d
    a564:			; <UNDEFINED> instruction: 0xf7fe0300
    a568:	pkhtbmi	pc, r0, r7, asr #31	; <UNPREDICTABLE>
    a56c:	ldc	7, cr15, [r6, #-988]!	; 0xfffffc24
    a570:	svceq	0x0000f1b8
    a574:	blle	139bd90 <__assert_fail@plt+0x1399b9c>
    a578:	svcge	0x00074a2d
    a57c:	stmib	sp, {r0, r2, r4, r8, r9, sp}^
    a580:	ldrbtmi	r6, [sl], #-1026	; 0xfffffbfe
    a584:	andls	r4, r0, #56, 12	; 0x3800000
    a588:	andcs	r4, r1, #26214400	; 0x1900000
    a58c:	stmibcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    a590:	mrc	7, 0, APSR_nzcv, cr14, cr7, {7}
    a594:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    a598:	beq	5469d4 <__assert_fail@plt+0x5447e0>
    a59c:	bleq	466e0 <__assert_fail@plt+0x444ec>
    a5a0:	strtmi	r4, [r2], -r4, lsl #12
    a5a4:			; <UNDEFINED> instruction: 0x46404639
    a5a8:	andlt	pc, r0, r5, asr #17
    a5ac:	stcl	7, cr15, [lr, #-988]!	; 0xfffffc24
    a5b0:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr}
    a5b4:	bne	9419e8 <__assert_fail@plt+0x93f7f4>
    a5b8:	mcrcs	0, 0, sp, cr11, cr0, {0}
    a5bc:	mvnsle	r4, r7, lsl #8
    a5c0:	ldrbmi	r2, [r0], -r0, lsl #2
    a5c4:	stmdblt	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    a5c8:	bl	ff1485ac <__assert_fail@plt+0xff1463b8>
    a5cc:	cdpcs	7, 0, cr14, cr4, cr9, {7}
    a5d0:	mcrcs	15, 0, fp, cr11, cr8, {0}
    a5d4:	mvfcsep	f5, f2
    a5d8:	ldrb	sp, [r1, r3, ror #3]!
    a5dc:	tstle	sl, fp, lsl #28
    a5e0:	strtmi	sl, [r1], -r5, lsl #16
    a5e4:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    a5e8:			; <UNDEFINED> instruction: 0xf6c09405
    a5ec:	movwls	r6, #25574	; 0x63e6
    a5f0:	bl	fec485d4 <__assert_fail@plt+0xfec463e0>
    a5f4:	strbmi	r6, [r0], -lr, lsr #16
    a5f8:	ldcl	7, cr15, [lr, #988]	; 0x3dc
    a5fc:	bmi	3626bc <__assert_fail@plt+0x3604c8>
    a600:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    a604:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a608:	subsmi	r9, sl, sp, lsl #22
    a60c:	strtmi	sp, [r0], -r9, lsl #2
    a610:	pop	{r0, r1, r2, r3, ip, sp, pc}
    a614:	stmdavs	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a618:	ldrb	r4, [r0, r4, ror #4]!
    a61c:	ldrbtcc	pc, [pc], #79	; a624 <__assert_fail@plt+0x8430>	; <UNPREDICTABLE>
    a620:			; <UNDEFINED> instruction: 0xf7f7e7e9
    a624:	svclt	0x0000ebf6
    a628:	muleq	r1, r6, r8
    a62c:	andeq	r0, r0, ip, ror #3
    a630:	andeq	r2, r0, lr, asr #17
    a634:	andeq	r3, r1, r6, ror #15
    a638:	svcmi	0x00f0e92d
    a63c:	ldcmi	6, cr4, [r7, #-112]!	; 0xffffff90
    a640:	blmi	df6894 <__assert_fail@plt+0xdf46a0>
    a644:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    a648:	tstcs	r1, ip, lsl sl
    a64c:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    a650:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    a654:			; <UNDEFINED> instruction: 0xf04f9311
    a658:			; <UNDEFINED> instruction: 0xf7fe0300
    a65c:	pkhtbmi	pc, r0, sp, asr #30	; <UNPREDICTABLE>
    a660:	ldc	7, cr15, [ip], #988	; 0x3dc
    a664:	svceq	0x0000f1b8
    a668:	blle	139be84 <__assert_fail@plt+0x1399c90>
    a66c:	svcge	0x00074a2d
    a670:	stmib	sp, {r0, r2, r5, r8, r9, sp}^
    a674:	ldrbtmi	r6, [sl], #-1026	; 0xfffffbfe
    a678:	andls	r4, r0, #56, 12	; 0x3800000
    a67c:	andcs	r4, r1, #26214400	; 0x1900000
    a680:	stmibcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    a684:	stc	7, cr15, [r4, #988]!	; 0x3dc
    a688:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    a68c:	beq	546ac8 <__assert_fail@plt+0x5448d4>
    a690:	bleq	467d4 <__assert_fail@plt+0x445e0>
    a694:	strtmi	r4, [r2], -r4, lsl #12
    a698:			; <UNDEFINED> instruction: 0x46404639
    a69c:	andlt	pc, r0, r5, asr #17
    a6a0:	ldcl	7, cr15, [r4], #988	; 0x3dc
    a6a4:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr}
    a6a8:	bne	941adc <__assert_fail@plt+0x93f8e8>
    a6ac:	mcrcs	0, 0, sp, cr11, cr0, {0}
    a6b0:	mvnsle	r4, r7, lsl #8
    a6b4:	ldrbmi	r2, [r0], -r0, lsl #2
    a6b8:	stmdblt	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    a6bc:	bl	12c86a0 <__assert_fail@plt+0x12c64ac>
    a6c0:	cdpcs	7, 0, cr14, cr4, cr9, {7}
    a6c4:	mcrcs	15, 0, fp, cr11, cr8, {0}
    a6c8:	mvfcsep	f5, f2
    a6cc:	ldrb	sp, [r1, r3, ror #3]!
    a6d0:	tstle	sl, fp, lsl #28
    a6d4:	strtmi	sl, [r1], -r5, lsl #16
    a6d8:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    a6dc:			; <UNDEFINED> instruction: 0xf6c09405
    a6e0:	movwls	r6, #25574	; 0x63e6
    a6e4:	bl	dc86c8 <__assert_fail@plt+0xdc64d4>
    a6e8:	strbmi	r6, [r0], -lr, lsr #16
    a6ec:	stcl	7, cr15, [r4, #-988]!	; 0xfffffc24
    a6f0:	bmi	3627b0 <__assert_fail@plt+0x3605bc>
    a6f4:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    a6f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a6fc:	subsmi	r9, sl, r1, lsl fp
    a700:	strtmi	sp, [r0], -r9, lsl #2
    a704:	pop	{r0, r1, r4, ip, sp, pc}
    a708:	stmdavs	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a70c:	ldrb	r4, [r0, r4, ror #4]!
    a710:	ldrbtcc	pc, [pc], #79	; a718 <__assert_fail@plt+0x8524>	; <UNPREDICTABLE>
    a714:			; <UNDEFINED> instruction: 0xf7f7e7e9
    a718:	svclt	0x0000eb7c
    a71c:	andeq	r3, r1, r2, lsr #15
    a720:	andeq	r0, r0, ip, ror #3
    a724:	ldrdeq	r0, [r0], -sl
    a728:	strdeq	r3, [r1], -r2
    a72c:	addlt	fp, r4, r0, ror r5
    a730:	ldrmi	sl, [r6], -r8, lsl #24
    a734:			; <UNDEFINED> instruction: 0x461d4a13
    a738:			; <UNDEFINED> instruction: 0xf8544b13
    a73c:	ldrbtmi	r1, [sl], #-2820	; 0xfffff4fc
    a740:			; <UNDEFINED> instruction: 0x462258d3
    a744:	movwls	r6, #14363	; 0x381b
    a748:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a74c:	strmi	r9, [r4], -r2, lsl #8
    a750:	blx	16c8750 <__assert_fail@plt+0x16c655c>
    a754:	andls	fp, r0, r8, ror r1
    a758:			; <UNDEFINED> instruction: 0x462b4632
    a75c:			; <UNDEFINED> instruction: 0xf7ff4620
    a760:	bmi	2ca514 <__assert_fail@plt+0x2c8320>
    a764:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    a768:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a76c:	subsmi	r9, sl, r3, lsl #22
    a770:	andlt	sp, r4, r6, lsl #2
    a774:			; <UNDEFINED> instruction: 0xf7f7bd70
    a778:	stmdavs	r0, {r1, r4, r5, sl, fp, sp, lr, pc}
    a77c:	ldrb	r4, [r0, r0, asr #4]!
    a780:	bl	11c8764 <__assert_fail@plt+0x11c6570>
    a784:	andeq	r3, r1, sl, lsr #13
    a788:	andeq	r0, r0, ip, ror #3
    a78c:	andeq	r3, r1, r2, lsl #13
    a790:			; <UNDEFINED> instruction: 0xf7ffb538
    a794:	strcs	pc, [r0], #-2253	; 0xfffff733
    a798:	teqlt	r0, #5242880	; 0x500000
    a79c:			; <UNDEFINED> instruction: 0xf7f74628
    a7a0:			; <UNDEFINED> instruction: 0xf100ecc4
    a7a4:	cmnlt	r8, r3, lsl r3
    a7a8:	bcs	ba9ab8 <__assert_fail@plt+0xba78c4>
    a7ac:	stclvc	0, cr13, [r2], {15}
    a7b0:	andsle	r2, r2, lr, lsr #20
    a7b4:	strcc	r4, [r1], #-1576	; 0xfffff9d8
    a7b8:	ldc	7, cr15, [r6], #988	; 0x3dc
    a7bc:	tsteq	r3, #0, 2	; <UNPREDICTABLE>
    a7c0:	mvnsle	r2, r0, lsl #16
    a7c4:			; <UNDEFINED> instruction: 0xf7f74628
    a7c8:			; <UNDEFINED> instruction: 0x4620ecfe
    a7cc:	ldmdavc	sl, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    a7d0:	rscle	r2, r3, r0, lsl #20
    a7d4:	bcs	ba9ae4 <__assert_fail@plt+0xba78f0>
    a7d8:	ldmdavc	sl, {r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    a7dc:	bcs	b973e8 <__assert_fail@plt+0xb951f4>
    a7e0:	ldmdavc	fp, {r3, r5, r6, r7, r8, ip, lr, pc}^
    a7e4:	sbcsle	r2, r9, r0, lsl #22
    a7e8:	strmi	lr, [r4], -r4, ror #15
    a7ec:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    a7f0:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    a7f4:	ldcmi	0, cr11, [r4], {131}	; 0x83
    a7f8:	blmi	535014 <__assert_fail@plt+0x532e20>
    a7fc:			; <UNDEFINED> instruction: 0xf852447c
    a800:	stmiapl	r3!, {r2, r8, r9, fp, ip}^
    a804:	ldmdavs	fp, {r2, r9, sl, lr}
    a808:			; <UNDEFINED> instruction: 0xf04f9301
    a80c:	andls	r0, r0, #0, 6
    a810:			; <UNDEFINED> instruction: 0xf9faf7fe
    a814:	strmi	fp, [r1], -r0, lsl #3
    a818:			; <UNDEFINED> instruction: 0xf7ff4620
    a81c:	bmi	34a708 <__assert_fail@plt+0x348514>
    a820:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    a824:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a828:	subsmi	r9, sl, r1, lsl #22
    a82c:	andlt	sp, r3, r9, lsl #2
    a830:			; <UNDEFINED> instruction: 0x4010e8bd
    a834:	ldrbmi	fp, [r0, -r3]!
    a838:	bl	ff44881c <__assert_fail@plt+0xff446628>
    a83c:	submi	r6, r0, #0, 16
    a840:			; <UNDEFINED> instruction: 0xf7f7e7ed
    a844:	svclt	0x0000eae6
    a848:	andeq	r3, r1, ip, ror #11
    a84c:	andeq	r0, r0, ip, ror #3
    a850:	andeq	r3, r1, r6, asr #11
    a854:			; <UNDEFINED> instruction: 0x4615b530
    a858:			; <UNDEFINED> instruction: 0xf5ad4c1c
    a85c:	bmi	721e64 <__assert_fail@plt+0x71fc70>
    a860:	ldrbtmi	fp, [ip], #-135	; 0xffffff79
    a864:	orrpl	pc, r0, #54525952	; 0x3400000
    a868:	stmiapl	r2!, {r2, r4, r8, r9, ip, sp}
    a86c:	ldmdavs	r2, {r2, r3, r9, sl, lr}
    a870:			; <UNDEFINED> instruction: 0xf04f601a
    a874:			; <UNDEFINED> instruction: 0xb3290200
    a878:			; <UNDEFINED> instruction: 0xf991b188
    a87c:	bmi	556884 <__assert_fail@plt+0x554690>
    a880:			; <UNDEFINED> instruction: 0xf44f2b2f
    a884:	svclt	0x00085380
    a888:	stmib	sp, {r0, sl, ip, sp}^
    a88c:	cfstrsge	mvf0, [r5], {1}
    a890:			; <UNDEFINED> instruction: 0x4619447a
    a894:	strtmi	r9, [r0], -r0, lsl #4
    a898:			; <UNDEFINED> instruction: 0xf7f72201
    a89c:			; <UNDEFINED> instruction: 0x4629ec9a
    a8a0:			; <UNDEFINED> instruction: 0xf7f74620
    a8a4:	stmdbmi	ip, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
    a8a8:	orrpl	pc, r0, #54525952	; 0x3400000
    a8ac:	tstcc	r4, #8, 20	; 0x8000
    a8b0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    a8b4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    a8b8:	qaddle	r4, r1, r5
    a8bc:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    a8c0:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    a8c4:	strb	r4, [lr, r8, lsl #12]!
    a8c8:	b	fe8c88ac <__assert_fail@plt+0xfe8c66b8>
    a8cc:	andeq	r3, r1, r6, lsl #11
    a8d0:	andeq	r0, r0, ip, ror #3
    a8d4:	andeq	r2, r0, r4, lsr #8
    a8d8:	andeq	r3, r1, r8, lsr r5
    a8dc:	ldrlt	fp, [r0, #-1032]!	; 0xfffffbf8
    a8e0:	ldcmi	0, cr11, [r0, #-528]	; 0xfffffdf0
    a8e4:	blmi	435908 <__assert_fail@plt+0x433714>
    a8e8:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    a8ec:	blpl	148a44 <__assert_fail@plt+0x146850>
    a8f0:	movwls	r6, #14363	; 0x381b
    a8f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a8f8:	stmib	sp, {r8, r9, sp}^
    a8fc:	strls	r5, [r2], #-1024	; 0xfffffc00
    a900:			; <UNDEFINED> instruction: 0xff6ef7fe
    a904:	blmi	21d130 <__assert_fail@plt+0x21af3c>
    a908:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a90c:	blls	e497c <__assert_fail@plt+0xe2788>
    a910:	qaddle	r4, sl, r4
    a914:	pop	{r2, ip, sp, pc}
    a918:	andlt	r4, r1, r0, lsr r0
    a91c:			; <UNDEFINED> instruction: 0xf7f74770
    a920:	svclt	0x0000ea78
    a924:	andeq	r3, r1, r0, lsl #10
    a928:	andeq	r0, r0, ip, ror #3
    a92c:	andeq	r3, r1, r0, ror #9
    a930:	ldrlt	fp, [r0, #-1032]!	; 0xfffffbf8
    a934:	ldcmi	0, cr11, [r0, #-528]	; 0xfffffdf0
    a938:	blmi	43595c <__assert_fail@plt+0x433768>
    a93c:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    a940:	blpl	148a98 <__assert_fail@plt+0x1468a4>
    a944:	movwls	r6, #14363	; 0x381b
    a948:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a94c:	stmib	sp, {r0, r8, r9, sp}^
    a950:	strls	r5, [r2], #-1024	; 0xfffffc00
    a954:			; <UNDEFINED> instruction: 0xff44f7fe
    a958:	blmi	21d184 <__assert_fail@plt+0x21af90>
    a95c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a960:	blls	e49d0 <__assert_fail@plt+0xe27dc>
    a964:	qaddle	r4, sl, r4
    a968:	pop	{r2, ip, sp, pc}
    a96c:	andlt	r4, r1, r0, lsr r0
    a970:			; <UNDEFINED> instruction: 0xf7f74770
    a974:	svclt	0x0000ea4e
    a978:	andeq	r3, r1, ip, lsr #9
    a97c:	andeq	r0, r0, ip, ror #3
    a980:	andeq	r3, r1, ip, lsl #9
    a984:	vmla.f<illegal width 8>	d18, d16, d2[0]
    a988:			; <UNDEFINED> instruction: 0xf7f70108
    a98c:	svclt	0x0000ba73
    a990:			; <UNDEFINED> instruction: 0x4614b570
    a994:	addlt	r4, r4, r1, lsr #20
    a998:	strmi	r4, [r5], -r1, lsr #22
    a99c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a9a0:	movwls	r6, #14363	; 0x381b
    a9a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a9a8:	tstlt	r1, #11534336	; 0xb00000
    a9ac:	stmdage	r2, {r0, r2, r3, r4, r9, fp, lr}
    a9b0:	strls	r2, [r0], #-257	; 0xfffffeff
    a9b4:			; <UNDEFINED> instruction: 0xf7f7447a
    a9b8:	stmdacs	r0, {r1, r3, r7, r9, fp, sp, lr, pc}
    a9bc:	eorscs	sp, pc, r8, lsr #22
    a9c0:	bl	ff7489a4 <__assert_fail@plt+0xff7467b0>
    a9c4:	stmdals	r2, {r1, r2, r9, sl, lr}
    a9c8:			; <UNDEFINED> instruction: 0xffdcf7ff
    a9cc:	ldrtmi	r4, [r0], -r4, lsl #12
    a9d0:	bl	ff5489b4 <__assert_fail@plt+0xff5467c0>
    a9d4:	andsle	r1, r6, r3, ror #24
    a9d8:	eorvs	r9, fp, r2, lsl #22
    a9dc:	blmi	41d22c <__assert_fail@plt+0x41b038>
    a9e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a9e4:	blls	e4a54 <__assert_fail@plt+0xe2860>
    a9e8:	tstle	r4, sl, asr r0
    a9ec:	andlt	r4, r4, r0, lsr #12
    a9f0:	stmdami	lr, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    a9f4:			; <UNDEFINED> instruction: 0xf7f74478
    a9f8:			; <UNDEFINED> instruction: 0x4603ea70
    a9fc:	bicsle	r2, r5, r0, lsl #16
    aa00:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    aa04:	stmdals	r2, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    aa08:	ldmib	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aa0c:	strb	r2, [r4, r0, lsl #6]!
    aa10:	ldrbtcc	pc, [pc], #79	; aa18 <__assert_fail@plt+0x8824>	; <UNPREDICTABLE>
    aa14:			; <UNDEFINED> instruction: 0xf7f7e7e2
    aa18:	svclt	0x0000e9fc
    aa1c:	andeq	r3, r1, ip, asr #8
    aa20:	andeq	r0, r0, ip, ror #3
    aa24:	strdeq	r2, [r0], -ip
    aa28:	andeq	r3, r1, r8, lsl #8
    aa2c:			; <UNDEFINED> instruction: 0x000024b4
    aa30:	muleq	r0, lr, r4
    aa34:			; <UNDEFINED> instruction: 0x460ab570
    aa38:	tstmi	r6, r0, asr #4	; <UNPREDICTABLE>
    aa3c:			; <UNDEFINED> instruction: 0xf7f74605
    aa40:	vmlsne.f64	d14, d4, d4
    aa44:	strtmi	sp, [r0], -r1, lsl #22
    aa48:			; <UNDEFINED> instruction: 0x4628bd70
    aa4c:	stmib	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aa50:	blle	ffe12268 <__assert_fail@plt+0xffe10074>
    aa54:			; <UNDEFINED> instruction: 0xf7f72101
    aa58:	vmovne.16	d2[0], lr
    aa5c:			; <UNDEFINED> instruction: 0xf042db07
    aa60:	tstcs	r2, r1, lsl #4
    aa64:			; <UNDEFINED> instruction: 0xf7f74620
    aa68:	stmdacs	r0, {r4, r5, r8, r9, fp, sp, lr, pc}
    aa6c:			; <UNDEFINED> instruction: 0xf7f7daeb
    aa70:			; <UNDEFINED> instruction: 0x4605eab6
    aa74:	stmdavs	lr!, {r5, r9, sl, lr}
    aa78:	ldrbtcc	pc, [pc], #79	; aa80 <__assert_fail@plt+0x888c>	; <UNPREDICTABLE>
    aa7c:	bl	fe748a60 <__assert_fail@plt+0xfe74686c>
    aa80:	strb	r6, [r0, lr, lsr #32]!
    aa84:	blt	1548a68 <__assert_fail@plt+0x1546874>
    aa88:	mvnsmi	lr, #737280	; 0xb4000
    aa8c:	suble	r2, fp, r0, lsl #16
    aa90:	mulcc	r0, r0, r9
    aa94:	suble	r2, r7, r0, lsl #22
    aa98:			; <UNDEFINED> instruction: 0xf7f74689
    aa9c:			; <UNDEFINED> instruction: 0x4607e9b4
    aaa0:	suble	r2, r4, r0, lsl #16
    aaa4:	mulcc	r0, r0, r9
    aaa8:	svclt	0x00062b2f
    aaac:			; <UNDEFINED> instruction: 0xf9901c45
    aab0:	strmi	r3, [r5], -r1
    aab4:			; <UNDEFINED> instruction: 0x262fb3b3
    aab8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    aabc:			; <UNDEFINED> instruction: 0xf880e00a
    aac0:			; <UNDEFINED> instruction: 0xf9958000
    aac4:	bllt	d6acc <__assert_fail@plt+0xd48d8>
    aac8:			; <UNDEFINED> instruction: 0xf8054625
    aacc:			; <UNDEFINED> instruction: 0xf9946b01
    aad0:	teqlt	fp, #1
    aad4:	strtmi	r2, [r8], -pc, lsr #2
    aad8:	b	1bc8abc <__assert_fail@plt+0x1bc68c8>
    aadc:	stmdacs	r0, {r2, r9, sl, lr}
    aae0:			; <UNDEFINED> instruction: 0xf995d1ed
    aae4:	mvnlt	r3, r0
    aae8:	ldrtmi	r4, [r8], -r9, asr #12
    aaec:	b	fe748ad0 <__assert_fail@plt+0xfe7468dc>
    aaf0:			; <UNDEFINED> instruction: 0xb1b84605
    aaf4:	b	1cc8ad8 <__assert_fail@plt+0x1cc68e4>
    aaf8:	blcs	464b0c <__assert_fail@plt+0x462918>
    aafc:			; <UNDEFINED> instruction: 0x4638d012
    ab00:	ldmdb	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ab04:	pop	{r3, r5, r9, sl, lr}
    ab08:			; <UNDEFINED> instruction: 0x464983f8
    ab0c:			; <UNDEFINED> instruction: 0xf7f74638
    ab10:	strmi	lr, [r5], -ip, lsl #21
    ab14:	sbcsle	r2, r7, r0, lsl #16
    ab18:	b	1848afc <__assert_fail@plt+0x1846908>
    ab1c:	blcs	464b30 <__assert_fail@plt+0x46293c>
    ab20:	ubfx	sp, r2, #1, #13
    ab24:	strb	r2, [sl, r0, lsl #10]!
    ab28:	ldreq	pc, [r5, #-111]	; 0xffffff91
    ab2c:			; <UNDEFINED> instruction: 0xf06fe7ea
    ab30:	strb	r0, [r7, fp, lsl #10]!
    ab34:	teqlt	r0, r8, lsl #10
    ab38:			; <UNDEFINED> instruction: 0xf7f7212f
    ab3c:			; <UNDEFINED> instruction: 0xb110ead8
    ab40:			; <UNDEFINED> instruction: 0xf8002300
    ab44:	vstrlt	d3, [r8, #-4]
    ab48:			; <UNDEFINED> instruction: 0xf0002900
    ab4c:	b	fe02b04c <__assert_fail@plt+0xfe028e58>
    ab50:	svclt	0x00480c01
    ab54:	cdpne	2, 4, cr4, cr10, cr9, {2}
    ab58:	tsthi	pc, r0	; <UNPREDICTABLE>
    ab5c:	svclt	0x00480003
    ab60:	addmi	r4, fp, #805306372	; 0x30000004
    ab64:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    ab68:			; <UNDEFINED> instruction: 0xf0004211
    ab6c:	blx	feceb000 <__assert_fail@plt+0xfece8e0c>
    ab70:	blx	fec87584 <__assert_fail@plt+0xfec85390>
    ab74:	bl	fe846d80 <__assert_fail@plt+0xfe844b8c>
    ab78:			; <UNDEFINED> instruction: 0xf1c20202
    ab7c:	andge	r0, r4, pc, lsl r2
    ab80:	andne	lr, r2, #0, 22
    ab84:	andeq	pc, r0, pc, asr #32
    ab88:	svclt	0x00004697
    ab8c:	andhi	pc, r0, pc, lsr #7
    ab90:	svcvc	0x00c1ebb3
    ab94:	bl	103a79c <__assert_fail@plt+0x10385a8>
    ab98:	svclt	0x00280000
    ab9c:	bicvc	lr, r1, #166912	; 0x28c00
    aba0:	svcvc	0x0081ebb3
    aba4:	bl	103a7ac <__assert_fail@plt+0x10385b8>
    aba8:	svclt	0x00280000
    abac:	orrvc	lr, r1, #166912	; 0x28c00
    abb0:	svcvc	0x0041ebb3
    abb4:	bl	103a7bc <__assert_fail@plt+0x10385c8>
    abb8:	svclt	0x00280000
    abbc:	movtvc	lr, #7075	; 0x1ba3
    abc0:	svcvc	0x0001ebb3
    abc4:	bl	103a7cc <__assert_fail@plt+0x10385d8>
    abc8:	svclt	0x00280000
    abcc:	movwvc	lr, #7075	; 0x1ba3
    abd0:	svcvs	0x00c1ebb3
    abd4:	bl	103a7dc <__assert_fail@plt+0x10385e8>
    abd8:	svclt	0x00280000
    abdc:	bicvs	lr, r1, #166912	; 0x28c00
    abe0:	svcvs	0x0081ebb3
    abe4:	bl	103a7ec <__assert_fail@plt+0x10385f8>
    abe8:	svclt	0x00280000
    abec:	orrvs	lr, r1, #166912	; 0x28c00
    abf0:	svcvs	0x0041ebb3
    abf4:	bl	103a7fc <__assert_fail@plt+0x1038608>
    abf8:	svclt	0x00280000
    abfc:	movtvs	lr, #7075	; 0x1ba3
    ac00:	svcvs	0x0001ebb3
    ac04:	bl	103a80c <__assert_fail@plt+0x1038618>
    ac08:	svclt	0x00280000
    ac0c:	movwvs	lr, #7075	; 0x1ba3
    ac10:	svcpl	0x00c1ebb3
    ac14:	bl	103a81c <__assert_fail@plt+0x1038628>
    ac18:	svclt	0x00280000
    ac1c:	bicpl	lr, r1, #166912	; 0x28c00
    ac20:	svcpl	0x0081ebb3
    ac24:	bl	103a82c <__assert_fail@plt+0x1038638>
    ac28:	svclt	0x00280000
    ac2c:	orrpl	lr, r1, #166912	; 0x28c00
    ac30:	svcpl	0x0041ebb3
    ac34:	bl	103a83c <__assert_fail@plt+0x1038648>
    ac38:	svclt	0x00280000
    ac3c:	movtpl	lr, #7075	; 0x1ba3
    ac40:	svcpl	0x0001ebb3
    ac44:	bl	103a84c <__assert_fail@plt+0x1038658>
    ac48:	svclt	0x00280000
    ac4c:	movwpl	lr, #7075	; 0x1ba3
    ac50:	svcmi	0x00c1ebb3
    ac54:	bl	103a85c <__assert_fail@plt+0x1038668>
    ac58:	svclt	0x00280000
    ac5c:	bicmi	lr, r1, #166912	; 0x28c00
    ac60:	svcmi	0x0081ebb3
    ac64:	bl	103a86c <__assert_fail@plt+0x1038678>
    ac68:	svclt	0x00280000
    ac6c:	orrmi	lr, r1, #166912	; 0x28c00
    ac70:	svcmi	0x0041ebb3
    ac74:	bl	103a87c <__assert_fail@plt+0x1038688>
    ac78:	svclt	0x00280000
    ac7c:	movtmi	lr, #7075	; 0x1ba3
    ac80:	svcmi	0x0001ebb3
    ac84:	bl	103a88c <__assert_fail@plt+0x1038698>
    ac88:	svclt	0x00280000
    ac8c:	movwmi	lr, #7075	; 0x1ba3
    ac90:	svccc	0x00c1ebb3
    ac94:	bl	103a89c <__assert_fail@plt+0x10386a8>
    ac98:	svclt	0x00280000
    ac9c:	biccc	lr, r1, #166912	; 0x28c00
    aca0:	svccc	0x0081ebb3
    aca4:	bl	103a8ac <__assert_fail@plt+0x10386b8>
    aca8:	svclt	0x00280000
    acac:	orrcc	lr, r1, #166912	; 0x28c00
    acb0:	svccc	0x0041ebb3
    acb4:	bl	103a8bc <__assert_fail@plt+0x10386c8>
    acb8:	svclt	0x00280000
    acbc:	movtcc	lr, #7075	; 0x1ba3
    acc0:	svccc	0x0001ebb3
    acc4:	bl	103a8cc <__assert_fail@plt+0x10386d8>
    acc8:	svclt	0x00280000
    accc:	movwcc	lr, #7075	; 0x1ba3
    acd0:	svccs	0x00c1ebb3
    acd4:	bl	103a8dc <__assert_fail@plt+0x10386e8>
    acd8:	svclt	0x00280000
    acdc:	biccs	lr, r1, #166912	; 0x28c00
    ace0:	svccs	0x0081ebb3
    ace4:	bl	103a8ec <__assert_fail@plt+0x10386f8>
    ace8:	svclt	0x00280000
    acec:	orrcs	lr, r1, #166912	; 0x28c00
    acf0:	svccs	0x0041ebb3
    acf4:	bl	103a8fc <__assert_fail@plt+0x1038708>
    acf8:	svclt	0x00280000
    acfc:	movtcs	lr, #7075	; 0x1ba3
    ad00:	svccs	0x0001ebb3
    ad04:	bl	103a90c <__assert_fail@plt+0x1038718>
    ad08:	svclt	0x00280000
    ad0c:	movwcs	lr, #7075	; 0x1ba3
    ad10:	svcne	0x00c1ebb3
    ad14:	bl	103a91c <__assert_fail@plt+0x1038728>
    ad18:	svclt	0x00280000
    ad1c:	bicne	lr, r1, #166912	; 0x28c00
    ad20:	svcne	0x0081ebb3
    ad24:	bl	103a92c <__assert_fail@plt+0x1038738>
    ad28:	svclt	0x00280000
    ad2c:	orrne	lr, r1, #166912	; 0x28c00
    ad30:	svcne	0x0041ebb3
    ad34:	bl	103a93c <__assert_fail@plt+0x1038748>
    ad38:	svclt	0x00280000
    ad3c:	movtne	lr, #7075	; 0x1ba3
    ad40:	svcne	0x0001ebb3
    ad44:	bl	103a94c <__assert_fail@plt+0x1038758>
    ad48:	svclt	0x00280000
    ad4c:	movwne	lr, #7075	; 0x1ba3
    ad50:	svceq	0x00c1ebb3
    ad54:	bl	103a95c <__assert_fail@plt+0x1038768>
    ad58:	svclt	0x00280000
    ad5c:	biceq	lr, r1, #166912	; 0x28c00
    ad60:	svceq	0x0081ebb3
    ad64:	bl	103a96c <__assert_fail@plt+0x1038778>
    ad68:	svclt	0x00280000
    ad6c:	orreq	lr, r1, #166912	; 0x28c00
    ad70:	svceq	0x0041ebb3
    ad74:	bl	103a97c <__assert_fail@plt+0x1038788>
    ad78:	svclt	0x00280000
    ad7c:	movteq	lr, #7075	; 0x1ba3
    ad80:	svceq	0x0001ebb3
    ad84:	bl	103a98c <__assert_fail@plt+0x1038798>
    ad88:	svclt	0x00280000
    ad8c:	movweq	lr, #7075	; 0x1ba3
    ad90:	svceq	0x0000f1bc
    ad94:	submi	fp, r0, #72, 30	; 0x120
    ad98:	b	fe71cb60 <__assert_fail@plt+0xfe71a96c>
    ad9c:	svclt	0x00480f00
    ada0:	ldrbmi	r4, [r0, -r0, asr #4]!
    ada4:	andcs	fp, r0, r8, lsr pc
    ada8:	b	13fa9c0 <__assert_fail@plt+0x13f87cc>
    adac:			; <UNDEFINED> instruction: 0xf04070ec
    adb0:	ldrbmi	r0, [r0, -r1]!
    adb4:			; <UNDEFINED> instruction: 0xf281fab1
    adb8:	andseq	pc, pc, #-2147483600	; 0x80000030
    adbc:	svceq	0x0000f1bc
    adc0:			; <UNDEFINED> instruction: 0xf002fa23
    adc4:	submi	fp, r0, #72, 30	; 0x120
    adc8:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    adcc:			; <UNDEFINED> instruction: 0xf06fbfc8
    add0:	svclt	0x00b84000
    add4:	andmi	pc, r0, pc, asr #32
    add8:	ldmdalt	r6!, {ip, sp, lr, pc}^
    addc:	rscsle	r2, r4, r0, lsl #18
    ade0:	andmi	lr, r3, sp, lsr #18
    ade4:	mrc2	7, 5, pc, cr3, cr15, {7}
    ade8:			; <UNDEFINED> instruction: 0x4006e8bd
    adec:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    adf0:	smlatbeq	r3, r1, fp, lr
    adf4:	svclt	0x00004770
    adf8:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    adfc:	svclt	0x00be2900
    ae00:			; <UNDEFINED> instruction: 0xf04f2000
    ae04:	and	r4, r6, r0, lsl #2
    ae08:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    ae0c:			; <UNDEFINED> instruction: 0xf06fbf1c
    ae10:			; <UNDEFINED> instruction: 0xf04f4100
    ae14:			; <UNDEFINED> instruction: 0xf00030ff
    ae18:			; <UNDEFINED> instruction: 0xf1adb857
    ae1c:	stmdb	sp!, {r3, sl, fp}^
    ae20:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    ae24:	blcs	41a50 <__assert_fail@plt+0x3f85c>
    ae28:			; <UNDEFINED> instruction: 0xf000db1a
    ae2c:			; <UNDEFINED> instruction: 0xf8ddf853
    ae30:	ldmib	sp, {r2, sp, lr, pc}^
    ae34:	andlt	r2, r4, r2, lsl #6
    ae38:	submi	r4, r0, #112, 14	; 0x1c00000
    ae3c:	cmpeq	r1, r1, ror #22
    ae40:	blle	6d5a48 <__assert_fail@plt+0x6d3854>
    ae44:			; <UNDEFINED> instruction: 0xf846f000
    ae48:	ldrd	pc, [r4], -sp
    ae4c:	movwcs	lr, #10717	; 0x29dd
    ae50:	submi	fp, r0, #4
    ae54:	cmpeq	r1, r1, ror #22
    ae58:	bl	18db7a8 <__assert_fail@plt+0x18d95b4>
    ae5c:	ldrbmi	r0, [r0, -r3, asr #6]!
    ae60:	bl	18db7b0 <__assert_fail@plt+0x18d95bc>
    ae64:			; <UNDEFINED> instruction: 0xf0000343
    ae68:			; <UNDEFINED> instruction: 0xf8ddf835
    ae6c:	ldmib	sp, {r2, sp, lr, pc}^
    ae70:	andlt	r2, r4, r2, lsl #6
    ae74:	bl	185b77c <__assert_fail@plt+0x1859588>
    ae78:	ldrbmi	r0, [r0, -r1, asr #2]!
    ae7c:	bl	18db7cc <__assert_fail@plt+0x18d95d8>
    ae80:			; <UNDEFINED> instruction: 0xf0000343
    ae84:			; <UNDEFINED> instruction: 0xf8ddf827
    ae88:	ldmib	sp, {r2, sp, lr, pc}^
    ae8c:	andlt	r2, r4, r2, lsl #6
    ae90:	bl	18db7e0 <__assert_fail@plt+0x18d95ec>
    ae94:	ldrbmi	r0, [r0, -r3, asr #6]!
    ae98:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    ae9c:	svclt	0x00082900
    aea0:	svclt	0x001c2800
    aea4:	mvnscc	pc, pc, asr #32
    aea8:	rscscc	pc, pc, pc, asr #32
    aeac:	stmdalt	ip, {ip, sp, lr, pc}
    aeb0:	stfeqd	f7, [r8], {173}	; 0xad
    aeb4:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    aeb8:			; <UNDEFINED> instruction: 0xf80cf000
    aebc:	ldrd	pc, [r4], -sp
    aec0:	movwcs	lr, #10717	; 0x29dd
    aec4:	ldrbmi	fp, [r0, -r4]!
    aec8:			; <UNDEFINED> instruction: 0xf04fb502
    aecc:			; <UNDEFINED> instruction: 0xf7f60008
    aed0:	stclt	14, cr14, [r2, #-864]	; 0xfffffca0
    aed4:	svclt	0x00084299
    aed8:	push	{r4, r7, r9, lr}
    aedc:			; <UNDEFINED> instruction: 0x46044ff0
    aee0:	andcs	fp, r0, r8, lsr pc
    aee4:			; <UNDEFINED> instruction: 0xf8dd460d
    aee8:	svclt	0x0038c024
    aeec:	cmnle	fp, #1048576	; 0x100000
    aef0:			; <UNDEFINED> instruction: 0x46994690
    aef4:			; <UNDEFINED> instruction: 0xf283fab3
    aef8:	rsbsle	r2, r0, r0, lsl #22
    aefc:			; <UNDEFINED> instruction: 0xf385fab5
    af00:	rsble	r2, r8, r0, lsl #26
    af04:			; <UNDEFINED> instruction: 0xf1a21ad2
    af08:	blx	24e790 <__assert_fail@plt+0x24c59c>
    af0c:	blx	249b1c <__assert_fail@plt+0x247928>
    af10:			; <UNDEFINED> instruction: 0xf1c2f30e
    af14:	b	12ccb9c <__assert_fail@plt+0x12ca9a8>
    af18:	blx	a0db2c <__assert_fail@plt+0xa0b938>
    af1c:	b	1307b40 <__assert_fail@plt+0x130594c>
    af20:	blx	20db34 <__assert_fail@plt+0x20b940>
    af24:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    af28:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    af2c:	andcs	fp, r0, ip, lsr pc
    af30:	movwle	r4, #42497	; 0xa601
    af34:	bl	fed12f40 <__assert_fail@plt+0xfed10d4c>
    af38:	blx	bf68 <__assert_fail@plt+0x9d74>
    af3c:	blx	84737c <__assert_fail@plt+0x845188>
    af40:	bl	1987b64 <__assert_fail@plt+0x1985970>
    af44:	tstmi	r9, #46137344	; 0x2c00000
    af48:	bcs	1b190 <__assert_fail@plt+0x18f9c>
    af4c:	b	13ff044 <__assert_fail@plt+0x13fce50>
    af50:	b	13cd0c0 <__assert_fail@plt+0x13caecc>
    af54:	b	120d4c8 <__assert_fail@plt+0x120b2d4>
    af58:	ldrmi	r7, [r6], -fp, asr #17
    af5c:	bl	fed42f90 <__assert_fail@plt+0xfed40d9c>
    af60:	bl	194bb88 <__assert_fail@plt+0x1949994>
    af64:	ldmne	fp, {r0, r3, r9, fp}^
    af68:	beq	2c5c98 <__assert_fail@plt+0x2c3aa4>
    af6c:			; <UNDEFINED> instruction: 0xf14a1c5c
    af70:	cfsh32cc	mvfx0, mvfx1, #0
    af74:	strbmi	sp, [sp, #-7]
    af78:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    af7c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    af80:	adfccsz	f4, f1, #5.0
    af84:	blx	17f768 <__assert_fail@plt+0x17d574>
    af88:	blx	948bac <__assert_fail@plt+0x9469b8>
    af8c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    af90:	vseleq.f32	s30, s28, s11
    af94:	blx	95139c <__assert_fail@plt+0x94f1a8>
    af98:	b	1108fa8 <__assert_fail@plt+0x1106db4>
    af9c:			; <UNDEFINED> instruction: 0xf1a2040e
    afa0:			; <UNDEFINED> instruction: 0xf1c20720
    afa4:	blx	20c82c <__assert_fail@plt+0x20a638>
    afa8:	blx	147bb8 <__assert_fail@plt+0x1459c4>
    afac:	blx	148bd0 <__assert_fail@plt+0x1469dc>
    afb0:	b	11077c0 <__assert_fail@plt+0x11055cc>
    afb4:	blx	90bbd8 <__assert_fail@plt+0x9099e4>
    afb8:	bl	11887d8 <__assert_fail@plt+0x11865e4>
    afbc:	teqmi	r3, #1073741824	; 0x40000000
    afc0:	strbmi	r1, [r5], -r0, lsl #21
    afc4:	tsteq	r3, r1, ror #22
    afc8:	svceq	0x0000f1bc
    afcc:	stmib	ip, {r0, ip, lr, pc}^
    afd0:	pop	{r8, sl, lr}
    afd4:	blx	fed2ef9c <__assert_fail@plt+0xfed2cda8>
    afd8:	msrcc	CPSR_, #132, 6	; 0x10000002
    afdc:	blx	fee44e2c <__assert_fail@plt+0xfee42c38>
    afe0:	blx	fed87a08 <__assert_fail@plt+0xfed85814>
    afe4:	eorcc	pc, r0, #335544322	; 0x14000002
    afe8:	orrle	r2, fp, r0, lsl #26
    afec:	svclt	0x0000e7f3
    aff0:	mvnsmi	lr, #737280	; 0xb4000
    aff4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    aff8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    affc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    b000:	mrc	7, 0, APSR_nzcv, cr10, cr6, {7}
    b004:	blne	1d9c200 <__assert_fail@plt+0x1d9a00c>
    b008:	strhle	r1, [sl], -r6
    b00c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    b010:	svccc	0x0004f855
    b014:	strbmi	r3, [sl], -r1, lsl #8
    b018:	ldrtmi	r4, [r8], -r1, asr #12
    b01c:	adcmi	r4, r6, #152, 14	; 0x2600000
    b020:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    b024:	svclt	0x000083f8
    b028:	andeq	r2, r1, lr, asr #12
    b02c:	andeq	r2, r1, r4, asr #12
    b030:	svclt	0x00004770
    b034:	tstcs	r0, r2, lsl #22
    b038:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    b03c:	svclt	0x00e0f7f6
    b040:	andeq	r2, r1, r8, asr #31

Disassembly of section .fini:

0000b044 <.fini>:
    b044:	push	{r3, lr}
    b048:	pop	{r3, pc}
