
---------- Begin Simulation Statistics ----------
final_tick                                 8440362500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    338                       # Simulator instruction rate (inst/s)
host_mem_usage                                7557492                       # Number of bytes of host memory used
host_op_rate                                      346                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20365.23                       # Real time elapsed on the host
host_tick_rate                                 164464                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6882080                       # Number of instructions simulated
sim_ops                                       7056086                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003349                       # Number of seconds simulated
sim_ticks                                  3349354375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.776755                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   27123                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                37788                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                368                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2795                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             35279                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3804                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4304                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              500                       # Number of indirect misses.
system.cpu.branchPred.lookups                   62750                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9775                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          578                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      369002                       # Number of instructions committed
system.cpu.committedOps                        394797                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.509556                       # CPI: cycles per instruction
system.cpu.discardedOps                          7662                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             259090                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             62796                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            29354                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          474534                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.398477                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      273                       # number of quiesce instructions executed
system.cpu.numCycles                           926031                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       273                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  284477     72.06%     72.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                    696      0.18%     72.23% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::MemRead                  66671     16.89%     89.12% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 42953     10.88%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   394797                       # Class of committed instruction
system.cpu.quiesceCycles                      4432936                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          451497                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           610                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              115985                       # Transaction distribution
system.membus.trans_dist::ReadResp             116361                       # Transaction distribution
system.membus.trans_dist::WriteReq              43504                       # Transaction distribution
system.membus.trans_dist::WriteResp             43504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           50                       # Transaction distribution
system.membus.trans_dist::CleanEvict               81                       # Transaction distribution
system.membus.trans_dist::ReadExReq                97                       # Transaction distribution
system.membus.trans_dist::ReadExResp               97                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            235                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           141                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 320055                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        17280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        26622                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10068670                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160034                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000106                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010306                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160017     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      17      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160034                       # Request fanout histogram
system.membus.reqLayer6.occupancy           365422750                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5744250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              464187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1048000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4448750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          684235805                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1178000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       233695                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       233695                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       631230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3366                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10033014                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1103137500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.9                       # Network utilization (%)
system.acctest.local_bus.numRequests           678958                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          655                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy    906266020                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    479455000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       184607                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       184607    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       184607                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    392660375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    619520000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7405568                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15269888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3620864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       231424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2197504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4226419308                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    782670242                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   5009089550                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2348010727                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2211043434                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4559054161                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6574430035                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2993713677                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9568143711                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15040                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15040                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15040                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          235                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          253                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      4490418                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       343947                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4834365                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      4490418                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      4490418                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      4490418                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       343947                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4834365                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7405568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7419648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2624640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       115712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              115932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           50                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41010                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2211043434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4203795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2215247230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         955408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    782670242                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            783625650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         955408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2993713677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4203795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2998872880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    156549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000513391750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           40                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           40                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              207858                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43873                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      115932                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41010                       # Number of write requests accepted
system.mem_ctrls.readBursts                    115932                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41010                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    125                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2562                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3736329510                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  579035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6776263260                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32263.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58513.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        66                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   108008                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38213                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                115932                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41010                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  102364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    132                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    946.327520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   874.681949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.741809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          248      2.34%      2.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          247      2.33%      4.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          116      1.09%      5.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          162      1.53%      7.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          190      1.79%      9.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          130      1.23%     10.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          167      1.57%     11.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          193      1.82%     13.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9154     86.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10607                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           40                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2901.300000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2322.330687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1883.249513                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           15     37.50%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      2.50%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     20.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            40                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           40                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1025.475000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1025.472062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.490881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4     10.00%     10.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           36     90.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            40                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7411648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2625216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7419648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2624640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2212.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       783.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2215.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    783.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3349262500                       # Total gap between requests
system.mem_ctrls.avgGap                      21340.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7397696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        13952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4800                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2208693130.597743988037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4165578.925938525237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1433112.015804538503                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 782364511.668013691902                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       115712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           50                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   6767102885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9160375                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6781291500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  58054645375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58482.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41638.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 135625830.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1417349.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         5234252.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         3653050.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        210651262.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       57006155.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32072273.100000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     56424077.587500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     23953518.900000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       388994590.537501                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        116.140171                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1230706625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    181230000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1938895875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 546                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10149062.728938                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2036589.746547                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          273    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5687625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11966125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5669668375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   2770694125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       123420                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           123420                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       123420                       # number of overall hits
system.cpu.icache.overall_hits::total          123420                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          235                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            235                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          235                       # number of overall misses
system.cpu.icache.overall_misses::total           235                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10197500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10197500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10197500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10197500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       123655                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       123655                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       123655                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       123655                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001900                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001900                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001900                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001900                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43393.617021                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43393.617021                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43393.617021                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43393.617021                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          235                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          235                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          235                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          235                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9829125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9829125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9829125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9829125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001900                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001900                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001900                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001900                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41826.063830                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41826.063830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41826.063830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41826.063830                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       123420                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          123420                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          235                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           235                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10197500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10197500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       123655                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       123655                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001900                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001900                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43393.617021                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43393.617021                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          235                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          235                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9829125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9829125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001900                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001900                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41826.063830                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41826.063830                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           350.370045                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              262847                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                45                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5841.044444                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   350.370045                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.684316                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.684316                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            247545                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           247545                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       107096                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           107096                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       107096                       # number of overall hits
system.cpu.dcache.overall_hits::total          107096                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          330                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            330                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          330                       # number of overall misses
system.cpu.dcache.overall_misses::total           330                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25099000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25099000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25099000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25099000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       107426                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       107426                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       107426                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       107426                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003072                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003072                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003072                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003072                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76057.575758                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76057.575758                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76057.575758                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76057.575758                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           50                       # number of writebacks
system.cpu.dcache.writebacks::total                50                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           92                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           92                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          238                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          238                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17058750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17058750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17058750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17058750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5927500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5927500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002215                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002215                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002215                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002215                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71675.420168                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71675.420168                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71675.420168                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71675.420168                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2104.188853                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2104.188853                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     86                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        67234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           67234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9583750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9583750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        67375                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        67375                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002093                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002093                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67969.858156                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67969.858156                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9361875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9361875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5927500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5927500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66396.276596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66396.276596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21712.454212                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21712.454212                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        39862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          39862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15515250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15515250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        40051                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        40051                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004719                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004719                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82091.269841                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82091.269841                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           92                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           92                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           97                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           97                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7696875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7696875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79349.226804                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79349.226804                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           397.151289                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              133427                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                86                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1551.476744                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   397.151289                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.775686                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.775686                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          404                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            429942                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           429942                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8440362500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 8440448125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    338                       # Simulator instruction rate (inst/s)
host_mem_usage                                7557492                       # Number of bytes of host memory used
host_op_rate                                      346                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20365.38                       # Real time elapsed on the host
host_tick_rate                                 164467                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6882089                       # Number of instructions simulated
sim_ops                                       7056101                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003349                       # Number of seconds simulated
sim_ticks                                  3349440000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.766107                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   27124                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                37795                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                369                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2797                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             35279                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3804                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4304                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              500                       # Number of indirect misses.
system.cpu.branchPred.lookups                   62759                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9777                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          578                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      369011                       # Number of instructions committed
system.cpu.committedOps                        394812                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.509866                       # CPI: cycles per instruction
system.cpu.discardedOps                          7669                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             259111                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             62796                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            29355                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          474624                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.398428                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      273                       # number of quiesce instructions executed
system.cpu.numCycles                           926168                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       273                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  284485     72.06%     72.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                    696      0.18%     72.23% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.23% # Class of committed instruction
system.cpu.op_class_0::MemRead                  66677     16.89%     89.12% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 42953     10.88%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   394812                       # Class of committed instruction
system.cpu.quiesceCycles                      4432936                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          451544                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          144                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           612                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              115985                       # Transaction distribution
system.membus.trans_dist::ReadResp             116362                       # Transaction distribution
system.membus.trans_dist::WriteReq              43504                       # Transaction distribution
system.membus.trans_dist::WriteResp             43504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           51                       # Transaction distribution
system.membus.trans_dist::CleanEvict               81                       # Transaction distribution
system.membus.trans_dist::ReadExReq                97                       # Transaction distribution
system.membus.trans_dist::ReadExResp               97                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            235                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           142                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 320058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        17408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        26750                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10068798                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160035                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000106                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010306                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160018     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      17      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160035                       # Request fanout histogram
system.membus.reqLayer6.occupancy           365429750                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5744250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              464187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1048000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4454500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          684235805                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1178000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       233695                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       233695                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       631230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3366                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10033014                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1103137500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.9                       # Network utilization (%)
system.acctest.local_bus.numRequests           678958                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          655                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy    906266020                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    479455000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       184607                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       184607    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       184607                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    392660375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    619520000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7405568                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15269888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3620864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       231424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2197504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4226311264                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    782650234                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   5008961498                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2347950702                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2210986911                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4558937613                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6574261966                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2993637145                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9567899111                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15040                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15040                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15040                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          235                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          253                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      4490303                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       343938                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4834241                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      4490303                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      4490303                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      4490303                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       343938                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4834241                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7405568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7419712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2624704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       115712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              115933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           51                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41011                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2210986911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4222795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2215209707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         974491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    782650234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            783624725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         974491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2993637145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4222795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2998834432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        51.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    156549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000513391750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           40                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           40                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              207861                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43873                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      115933                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41011                       # Number of write requests accepted
system.mem_ctrls.readBursts                    115933                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41011                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    125                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2562                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3736329510                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  579040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6776289510                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32263.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58513.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        66                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   108009                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38213                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                115933                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41011                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  102364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    132                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    946.327520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   874.681949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.741809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          248      2.34%      2.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          247      2.33%      4.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          116      1.09%      5.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          162      1.53%      7.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          190      1.79%      9.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          130      1.23%     10.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          167      1.57%     11.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          193      1.82%     13.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9154     86.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10607                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           40                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2901.300000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2322.330687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1883.249513                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           15     37.50%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      2.50%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     20.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            40                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           40                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1025.475000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1025.472062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.490881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4     10.00%     10.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           36     90.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            40                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7411712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2625216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7419712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2624704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2212.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       783.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2215.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    783.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3349518125                       # Total gap between requests
system.mem_ctrls.avgGap                      21342.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7397696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4800                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2208636667.622050285339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4184580.108913728967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1433075.379764975747                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 782344511.321295499802                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       115712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           51                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   6767102885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9186625                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6781291500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  58054645375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58482.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41568.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 132966500.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1417349.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         5234252.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         3653050.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        210653081.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       57006155.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32072273.100000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     56426408.925000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     23953518.900000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       388998740.625001                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        116.138441                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1230706625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    181230000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1938981500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 546                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10149062.728938                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2036589.746547                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          273    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5687625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11966125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5669754000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   2770694125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       123432                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           123432                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       123432                       # number of overall hits
system.cpu.icache.overall_hits::total          123432                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          235                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            235                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          235                       # number of overall misses
system.cpu.icache.overall_misses::total           235                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10197500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10197500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10197500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10197500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       123667                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       123667                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       123667                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       123667                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001900                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001900                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001900                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001900                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43393.617021                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43393.617021                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43393.617021                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43393.617021                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          235                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          235                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          235                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          235                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9829125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9829125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9829125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9829125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001900                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001900                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001900                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001900                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41826.063830                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41826.063830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41826.063830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41826.063830                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       123432                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          123432                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          235                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           235                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10197500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10197500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       123667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       123667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001900                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001900                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43393.617021                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43393.617021                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          235                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          235                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9829125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9829125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001900                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001900                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41826.063830                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41826.063830                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           350.370163                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2001349                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               400                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5003.372500                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   350.370163                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.684317                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.684317                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            247569                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           247569                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       107100                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           107100                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       107100                       # number of overall hits
system.cpu.dcache.overall_hits::total          107100                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          331                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            331                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          331                       # number of overall misses
system.cpu.dcache.overall_misses::total           331                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25159000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25159000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25159000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25159000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       107431                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       107431                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       107431                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       107431                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003081                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003081                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003081                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003081                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76009.063444                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76009.063444                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76009.063444                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76009.063444                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           51                       # number of writebacks
system.cpu.dcache.writebacks::total                51                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           92                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           92                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          239                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          239                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17117375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17117375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17117375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17117375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5927500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5927500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002225                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002225                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002225                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002225                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71620.815900                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71620.815900                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71620.815900                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71620.815900                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2104.188853                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2104.188853                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     87                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        67238                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           67238                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          142                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           142                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9643750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9643750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        67380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        67380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002107                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002107                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67913.732394                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67913.732394                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          142                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          142                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9420500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9420500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5927500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5927500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66341.549296                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66341.549296                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21712.454212                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21712.454212                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        39862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          39862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15515250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15515250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        40051                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        40051                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004719                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004719                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82091.269841                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82091.269841                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           92                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           92                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           97                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           97                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7696875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7696875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79349.226804                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79349.226804                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           397.152768                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              240406                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               542                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.553506                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   397.152768                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.775689                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.775689                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          404                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            429963                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           429963                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8440448125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
