Fitter Status : Successful - Thu Apr 27 19:21:27 2023
Quartus Prime Version : 21.4.0 Build 67 12/06/2021 SC Pro Edition
Revision Name : if_loop_1
Top-level Entity Name : if_loop_1
Family : Stratix 10
Device : 1SX280HH3F55I1VG
Timing Models : Final
Power Models : Final
Device Status : Final
Logic utilization (in ALMs) : 818 / 933,120 ( < 1 % )
Total dedicated logic registers : 1383
Total pins : 269 / 1,272 ( 21 % )
Total block memory bits : 0 / 240,046,080 ( 0 % )
Total RAM Blocks : 0 / 11,721 ( 0 % )
Total DSP Blocks : 0 / 5,760 ( 0 % )
Total DIB Channels : 0 / 75 ( 0 % )
Total HSSI RX channels : 0 / 24 ( 0 % )
Total HSSI TX channels : 0 / 24 ( 0 % )
Total HSSI HPS : 0 / 1 ( 0 % )
Total HSSI EHIPs : 0 / 1 ( 0 % )
Total PLLs : 0 / 64 ( 0 % )
