/* SPDX-License-Identifier: GPL-2.0-or-later */
/* Copyright (C) 2018 ROHM Semiconductors */

#ifndef __LINUX_MFD_BD718XX_H__
#define __LINUX_MFD_BD718XX_H__

#include <linux/mfd/rohm-generic.h>
#include <linux/regmap.h>

enum {
	BD718XX_BUCK1 = 0,
	BD718XX_BUCK2,
	BD718XX_BUCK3,
	BD718XX_BUCK4,
	BD718XX_BUCK5,
	BD718XX_BUCK6,
	BD718XX_BUCK7,
	BD718XX_BUCK8,
	BD718XX_LDO1,
	BD718XX_LDO2,
	BD718XX_LDO3,
	BD718XX_LDO4,
	BD718XX_LDO5,
	BD718XX_LDO6,
	BD718XX_LDO7,
	BD718XX_REGULATOR_AMOUNT,
};

/* Common voltage configurations */
#define BD718XX_DVS_BUCK_VOLTAGE_NUM		0x3D
#define BD718XX_4TH_NODVS_BUCK_VOLTAGE_NUM	0x3D

#define BD718XX_LDO1_VOLTAGE_NUM	0x08
#define BD718XX_LDO2_VOLTAGE_NUM	0x02
#define BD718XX_LDO3_VOLTAGE_NUM	0x10
#define BD718XX_LDO4_VOLTAGE_NUM	0x0A
#define BD718XX_LDO6_VOLTAGE_NUM	0x0A

/* BD71837 specific voltage configurations */
#define BD71837_BUCK5_VOLTAGE_NUM	0x10
#define BD71837_BUCK6_VOLTAGE_NUM	0x04
#define BD71837_BUCK7_VOLTAGE_NUM	0x08
#define BD71837_LDO5_VOLTAGE_NUM	0x10
#define BD71837_LDO7_VOLTAGE_NUM	0x10

/* BD71847 specific voltage configurations */
#define BD71847_BUCK3_VOLTAGE_NUM	0x18
#define BD71847_BUCK4_VOLTAGE_NUM	0x08
#define BD71847_LDO5_VOLTAGE_NUM	0x20

/* Registers specific to BD71837 */
enum {
	BD71837_REG_BUCK3_CTRL =	0x07,
	BD71837_REG_BUCK4_CTRL =	0x08,
	BD71837_REG_BUCK3_VOLT_RUN =	0x12,
	BD71837_REG_BUCK4_VOLT_RUN =	0x13,
	BD71837_REG_LDO7_VOLT =		0x1E,
};

/* Registers common for BD71837 and BD71847 */
enum {
	BD718XX_REG_REV =			0x00,
	BD718XX_REG_SWRESET =			0x01,
	BD718XX_REG_I2C_DEV =			0x02,
	BD718XX_REG_PWRCTRL0 =			0x03,
	BD718XX_REG_PWRCTRL1 =			0x04,
	BD718XX_REG_BUCK1_CTRL =		0x05,
	BD718XX_REG_BUCK2_CTRL =		0x06,
	BD718XX_REG_1ST_NODVS_BUCK_CTRL =	0x09,
	BD718XX_REG_2ND_NODVS_BUCK_CTRL =	0x0A,
	BD718XX_REG_3RD_NODVS_BUCK_CTRL =	0x0B,
	BD718XX_REG_4TH_NODVS_BUCK_CTRL =	0x0C,
	BD718XX_REG_BUCK1_VOLT_RUN =		0x0D,
	BD718XX_REG_BUCK1_VOLT_IDLE =		0x0E,
	BD718XX_REG_BUCK1_VOLT_SUSP =		0x0F,
	BD718XX_REG_BUCK2_VOLT_RUN =		0x10,
	BD718XX_REG_BUCK2_VOLT_IDLE =		0x11,
	BD718XX_REG_1ST_NODVS_BUCK_VOLT =	0x14,
	BD718XX_REG_2ND_NODVS_BUCK_VOLT =	0x15,
	BD718XX_REG_3RD_NODVS_BUCK_VOLT =	0x16,
	BD718XX_REG_4TH_NODVS_BUCK_VOLT =	0x17,
	BD718XX_REG_LDO1_VOLT =			0x18,
	BD718XX_REG_LDO2_VOLT =			0x19,
	BD718XX_REG_LDO3_VOLT =			0x1A,
	BD718XX_REG_LDO4_VOLT =			0x1B,
	BD718XX_REG_LDO5_VOLT =			0x1C,
	BD718XX_REG_LDO6_VOLT =			0x1D,
	BD718XX_REG_TRANS_COND0 =		0x1F,
	BD718XX_REG_TRANS_COND1 =		0x20,
	BD718XX_REG_VRFAULTEN =			0x21,
	BD718XX_REG_MVRFLTMASK0 =		0x22,
	BD718XX_REG_MVRFLTMASK1 =		0x23,
	BD718XX_REG_MVRFLTMASK2 =		0x24,
	BD718XX_REG_RCVCFG =			0x25,
	BD718XX_REG_RCVNUM =			0x26,
	BD718XX_REG_PWRONCONFIG0 =		0x27,
	BD718XX_REG_PWRONCONFIG1 =		0x28,
	BD718XX_REG_RESETSRC =			0x29,
	BD718XX_REG_MIRQ =			0x2A,
	BD718XX_REG_IRQ =			0x2B,
	BD718XX_REG_IN_MON =			0x2C,
	BD718XX_REG_POW_STATE =			0x2D,
	BD718XX_REG_OUT32K =			0x2E,
	BD718XX_REG_REGLOCK =			0x2F,
	BD718XX_REG_OTPVER =			0xFF,
	BD718XX_MAX_REGISTER =			0x100,
};

enum {
	BD71827_REG_DEVICE              = 0x00,
	BD71827_REG_PWRCTRL             = 0x01,
	BD71827_REG_BUCK1_MODE          = 0x02,
	BD71827_REG_BUCK2_MODE          = 0x03,
	BD71827_REG_BUCK3_MODE          = 0x04,
	BD71827_REG_BUCK4_MODE          = 0x05,
	BD71827_REG_BUCK5_MODE          = 0x06,
	BD71827_REG_BUCK1_VOLT_RUN      = 0x07,
	BD71827_REG_BUCK1_VOLT_SUSP     = 0x08,
	BD71827_REG_BUCK2_VOLT_RUN      = 0x09,
	BD71827_REG_BUCK2_VOLT_SUSP     = 0x0A,
	BD71827_REG_BUCK3_VOLT          = 0x0B,
	BD71827_REG_BUCK4_VOLT          = 0x0C,
	BD71827_REG_BUCK5_VOLT          = 0x0D,
	BD71827_REG_LED_CTRL            = 0x0E,
	BD71827_REG_reserved_0F         = 0x0F,
	BD71827_REG_LDO_MODE1           = 0x10,
	BD71827_REG_LDO_MODE2           = 0x11,
	BD71827_REG_LDO_MODE3           = 0x12,
	BD71827_REG_LDO_MODE4           = 0x13,
	BD71827_REG_LDO1_VOLT           = 0x14,
	BD71827_REG_LDO2_VOLT           = 0x15,
	BD71827_REG_LDO3_VOLT           = 0x16,
	BD71827_REG_LDO4_VOLT           = 0x17,
	BD71827_REG_LDO5_VOLT_H         = 0x18,
	BD71827_REG_LDO5_VOLT_L         = 0x19,
	BD71827_REG_BUCK_PD_DIS         = 0x1A,
	BD71827_REG_LDO_PD_DIS          = 0x1B,
	BD71827_REG_GPIO                = 0x1C,
	BD71827_REG_OUT32K              = 0x1D,
	BD71827_REG_SEC                 = 0x1E,
	BD71827_REG_MIN                 = 0x1F,
	BD71827_REG_HOUR                = 0x20,
	BD71827_REG_WEEK                = 0x21,
	BD71827_REG_DAY                 = 0x22,
	BD71827_REG_MONTH               = 0x23,
	BD71827_REG_YEAR                = 0x24,
	BD71827_REG_ALM0_SEC            = 0x25,
	BD71827_REG_ALM0_MIN            = 0x26,
	BD71827_REG_ALM0_HOUR           = 0x27,
	BD71827_REG_ALM0_WEEK           = 0x28,
	BD71827_REG_ALM0_DAY            = 0x29,
	BD71827_REG_ALM0_MONTH          = 0x2A,
	BD71827_REG_ALM0_YEAR           = 0x2B,
	BD71827_REG_ALM1_SEC            = 0x2C,
	BD71827_REG_ALM1_MIN            = 0x2D,
	BD71827_REG_ALM1_HOUR           = 0x2E,
	BD71827_REG_ALM1_WEEK           = 0x2F,
	BD71827_REG_ALM1_DAY            = 0x30,
	BD71827_REG_ALM1_MONTH          = 0x31,
	BD71827_REG_ALM1_YEAR           = 0x32,
	BD71827_REG_ALM0_MASK           = 0x33,
	BD71827_REG_ALM1_MASK           = 0x34,
	BD71827_REG_ALM2                = 0x35,
	BD71827_REG_TRIM                = 0x36,
	BD71827_REG_CONF                = 0x37,
	BD71827_REG_SYS_INIT            = 0x38,
	BD71827_REG_CHG_STATE           = 0x39,
	BD71827_REG_CHG_LAST_STATE      = 0x3A,
	BD71827_REG_BAT_STAT            = 0x3B,
	BD71827_REG_DCIN_STAT           = 0x3C,
	BD71827_REG_VSYS_STAT           = 0x3D,
	BD71827_REG_CHG_STAT            = 0x3E,
	BD71827_REG_CHG_WDT_STAT        = 0x3F,
	BD71827_REG_BAT_TEMP            = 0x40,
	BD71827_REG_ILIM_STAT           = 0x41,
	BD71827_REG_DCIN_SET            = 0x42,
	BD71827_REG_DCIN_CLPS           = 0x43,
	BD71827_REG_VSYS_REG            = 0x44,
	BD71827_REG_VSYS_MAX            = 0x45,
	BD71827_REG_VSYS_MIN            = 0x46,
	BD71827_REG_CHG_SET1            = 0x47,
	BD71827_REG_CHG_SET2            = 0x48,
	BD71827_REG_CHG_WDT_PRE         = 0x49,
	BD71827_REG_CHG_WDT_FST         = 0x4A,
	BD71827_REG_CHG_IPRE            = 0x4B,
	BD71827_REG_CHG_IFST            = 0x4C,
	BD71827_REG_CHG_IFST_TERM       = 0x4D,
	BD71827_REG_CHG_VPRE            = 0x4E,
	BD71827_REG_CHG_VBAT_1          = 0x4F,
	BD71827_REG_CHG_VBAT_2          = 0x50,
	BD71827_REG_CHG_VBAT_3          = 0x51,
	BD71827_REG_CHG_LED_1           = 0x52,
	BD71827_REG_VF_TH               = 0x53,
	BD71827_REG_BAT_SET_1           = 0x54,
	BD71827_REG_BAT_SET_2           = 0x55,
	BD71827_REG_BAT_SET_3           = 0x56,
	BD71827_REG_ALM_VBAT_TH_U       = 0x57,
	BD71827_REG_ALM_VBAT_TH_L       = 0x58,
	BD71827_REG_ALM_DCIN_TH         = 0x59,
	BD71827_REG_ALM_VSYS_TH         = 0x5A,
	BD71827_REG_reserved_5B         = 0x5B,
	BD71827_REG_reserved_5C         = 0x5C,
	BD71827_REG_VM_VBAT_U           = 0x5D,
	BD71827_REG_VM_VBAT_L           = 0x5E,
	BD71827_REG_VM_BTMP             = 0x5F,
	BD71827_REG_VM_VTH              = 0x60,
	BD71827_REG_VM_DCIN_U           = 0x61,
	BD71827_REG_VM_DCIN_L           = 0x62,
	BD71827_REG_reserved_63         = 0x63,
	BD71827_REG_VM_VF               = 0x64,
	BD71827_REG_reserved_65         = 0x65,
	BD71827_REG_reserved_66         = 0x66,
	BD71827_REG_VM_OCV_PRE_U        = 0x67,
	BD71827_REG_VM_OCV_PRE_L        = 0x68,
	BD71827_REG_reserved_69         = 0x69,
	BD71827_REG_reserved_6A         = 0x6A,
	BD71827_REG_VM_OCV_PST_U        = 0x6B,
	BD71827_REG_VM_OCV_PST_L        = 0x6C,
	BD71827_REG_VM_SA_VBAT_U        = 0x6D,
	BD71827_REG_VM_SA_VBAT_L        = 0x6E,
	BD71827_REG_reserved_6F         = 0x6F,
	BD71827_REG_reserved_70         = 0x70,
	BD71827_REG_CC_CTRL             = 0x71,
	BD71827_REG_CC_BATCAP1_TH_U     = 0x72,
	BD71827_REG_CC_BATCAP1_TH_L     = 0x73,
	BD71827_REG_CC_BATCAP2_TH_U     = 0x74,
	BD71827_REG_CC_BATCAP2_TH_L     = 0x75,
	BD71827_REG_CC_BATCAP3_TH_U     = 0x76,
	BD71827_REG_CC_BATCAP3_TH_L     = 0x77,
	BD71827_REG_CC_STAT             = 0x78,
	BD71827_REG_CC_CCNTD_3          = 0x79,
	BD71827_REG_CC_CCNTD_2          = 0x7A,
	BD71827_REG_CC_CCNTD_1          = 0x7B,
	BD71827_REG_CC_CCNTD_0          = 0x7C,
	BD71827_REG_CC_CURCD_U          = 0x7D,
	BD71827_REG_CC_CURCD_L          = 0x7E,
	BD71827_REG_CC_OCUR_THR_1       = 0x7F,
	BD71827_REG_CC_OCUR_DUR_1       = 0x80,
	BD71827_REG_CC_OCUR_THR_2       = 0x81,
	BD71827_REG_CC_OCUR_DUR_2       = 0x82,
	BD71827_REG_CC_OCUR_THR_3       = 0x83,
	BD71827_REG_CC_OCUR_DUR_3       = 0x84,
	BD71827_REG_CC_OCUR_MON         = 0x85,
	BD71827_REG_VM_BTMP_OV_THR      = 0x86,
	BD71827_REG_VM_BTMP_OV_DUR      = 0x87,
	BD71827_REG_VM_BTMP_LO_THR      = 0x88,
	BD71827_REG_VM_BTMP_LO_DUR      = 0x89,
	BD71827_REG_VM_BTMP_MON         = 0x8A,
	BD71827_REG_INT_EN_01           = 0x8B,
	BD71827_REG_INT_EN_02           = 0x8C,
	BD71827_REG_INT_EN_03           = 0x8D,
	BD71827_REG_INT_EN_04           = 0x8E,
	BD71827_REG_INT_EN_05           = 0x8F,
	BD71827_REG_INT_EN_06           = 0x90,
	BD71827_REG_INT_EN_07           = 0x91,
	BD71827_REG_INT_EN_08           = 0x92,
	BD71827_REG_INT_EN_09           = 0x93,
	BD71827_REG_INT_EN_10           = 0x94,
	BD71827_REG_INT_EN_11           = 0x95,
	BD71827_REG_INT_EN_12           = 0x96,
	BD71827_REG_INT_STAT            = 0x97,
	BD71827_REG_INT_STAT_01         = 0x98,
	BD71827_REG_INT_STAT_02         = 0x99,
	BD71827_REG_INT_STAT_03         = 0x9A,
	BD71827_REG_INT_STAT_04         = 0x9B,
	BD71827_REG_INT_STAT_05         = 0x9C,
	BD71827_REG_INT_STAT_06         = 0x9D,
	BD71827_REG_INT_STAT_07         = 0x9E,
	BD71827_REG_INT_STAT_08         = 0x9F,
	BD71827_REG_INT_STAT_09         = 0xA0,
	BD71827_REG_INT_STAT_10         = 0xA1,
	BD71827_REG_INT_STAT_11         = 0xA2,
	BD71827_REG_INT_STAT_12         = 0xA3,
	BD71827_REG_INT_UPDATE          = 0xA4,
	BD71827_REG_PWRCTRL2            = 0xA8,
	BD71827_REG_PWRCTRL3            = 0xA9,
	BD71827_REG_SWRESET             = 0xAA,
	BD71827_REG_BUCK1_VOLT_IDLE     = 0xAB,
	BD71827_REG_BUCK2_VOLT_IDLE     = 0xAC,
	BD71827_REG_ONEVNT_MODE_1       = 0xAD,
	BD71827_REG_ONEVNT_MODE_2       = 0xAE,
	BD71827_REG_RESERVE_0           = 0xB0,
	BD71827_REG_RESERVE_1           = 0xB1,
	BD71827_REG_RESERVE_2           = 0xB2,
	BD71827_REG_RESERVE_3           = 0xB3,
	BD71827_REG_RESERVE_4           = 0xB4,
	BD71827_REG_RESERVE_5           = 0xB5,
	BD71827_REG_RESERVE_6           = 0xB6,
	BD71827_REG_RESERVE_7           = 0xB7,
	BD71827_REG_RESERVE_8           = 0xB8,
	BD71827_REG_RESERVE_9           = 0xB9,
	BD71827_REG_RESERVE_A           = 0xBA,
	BD71827_REG_RESERVE_B           = 0xBB,
	BD71827_REG_RESERVE_C           = 0xBC,
	BD71827_REG_RESERVE_D           = 0xBD,
	BD71827_REG_RESERVE_E           = 0xBE,
	BD71827_REG_RESERVE_F           = 0xBF,
	BD71827_REG_VM_VSYS_U           = 0xC0,
	BD71827_REG_VM_VSYS_L           = 0xC1,
	BD71827_REG_VM_SA_VSYS_U        = 0xC2,
	BD71827_REG_VM_SA_VSYS_L        = 0xC3,
	BD71827_REG_CC_SA_CURCD_U       = 0xC4,
	BD71827_REG_CC_SA_CURCD_L       = 0xC5,
	BD71827_REG_BATID               = 0xC6,
	BD71827_REG_VM_SA_VBAT_MIN_U    = 0xD4,
	BD71827_REG_VM_SA_VBAT_MIN_L    = 0xD5,
	BD71827_REG_VM_SA_VBAT_MAX_U    = 0xD6,
	BD71827_REG_VM_SA_VBAT_MAX_L    = 0xD7,
	BD71827_REG_VM_SA_VSYS_MIN_U    = 0xD8,
	BD71827_REG_VM_SA_VSYS_MIN_L    = 0xD9,
	BD71827_REG_VM_SA_VSYS_MAX_U    = 0xDA,
	BD71827_REG_VM_SA_VSYS_MAX_L    = 0xDB,
	BD71827_REG_VM_SA_MINMAX_CLR    = 0xDC,
	BD71827_REG_VM_OCV_PWRON_U      = 0xDD,
	BD71827_REG_VM_OCV_PWRON_L      = 0xDE,
	BD71827_REG_REX_CCNTD_3         = 0xE0,
	BD71827_REG_REX_CCNTD_2         = 0xE1,
	BD71827_REG_REX_CCNTD_1         = 0xE2,
	BD71827_REG_REX_CCNTD_0         = 0xE3,
	BD71827_REG_REX_SA_VBAT_U       = 0xE4,
	BD71827_REG_REX_SA_VBAT_L       = 0xE5,
	BD71827_REG_REX_CTRL_1          = 0xE6,
	BD71827_REG_REX_CTRL_2          = 0xE7,
	BD71827_REG_FULL_CCNTD_3        = 0xE8,
	BD71827_REG_FULL_CCNTD_2        = 0xE9,
	BD71827_REG_FULL_CCNTD_1        = 0xEA,
	BD71827_REG_FULL_CCNTD_0        = 0xEB,
	BD71827_REG_FULL_CTRL           = 0xEC,
	BD71827_REG_CCNTD_CHG_3         = 0xF0,
	BD71827_REG_CCNTD_CHG_2         = 0xF1,
	BD71827_REG_INT_EN_13           = 0xF8,
	BD71827_REG_INT_STAT_13         = 0xF9,
	BD71827_REG_I2C_MAGIC           = 0xFE,
	BD71827_REG_PRODUCT             = 0xFF,
	BD71827_MAX_REGISTER			= 0x100,
};

#define REGLOCK_PWRSEQ	0x1
#define REGLOCK_VREG	0x10

/* Generic BUCK control masks */
#define BD718XX_BUCK_SEL	0x02
#define BD718XX_BUCK_EN		0x01
#define BD718XX_BUCK_RUN_ON	0x04

/* Generic LDO masks */
#define BD718XX_LDO_SEL		0x80
#define BD718XX_LDO_EN		0x40

/* BD71837 BUCK ramp rate CTRL reg bits */
#define BUCK_RAMPRATE_MASK	0xC0
#define BUCK_RAMPRATE_10P00MV	0x0
#define BUCK_RAMPRATE_5P00MV	0x1
#define BUCK_RAMPRATE_2P50MV	0x2
#define BUCK_RAMPRATE_1P25MV	0x3

#define DVS_BUCK_RUN_MASK	0x3F
#define DVS_BUCK_SUSP_MASK	0x3F
#define DVS_BUCK_IDLE_MASK	0x3F

#define BD718XX_1ST_NODVS_BUCK_MASK	0x07
#define BD718XX_3RD_NODVS_BUCK_MASK	0x07
#define BD718XX_4TH_NODVS_BUCK_MASK	0x3F

#define BD71847_BUCK3_MASK		0x07
#define BD71847_BUCK3_RANGE_MASK	0xC0
#define BD71847_BUCK4_MASK		0x03
#define BD71847_BUCK4_RANGE_MASK	0x40

#define BD71837_BUCK5_MASK		0x07
#define BD71837_BUCK5_RANGE_MASK	0x80
#define BD71837_BUCK6_MASK		0x03

#define BD718XX_LDO1_MASK		0x03
#define BD718XX_LDO1_RANGE_MASK		0x20
#define BD718XX_LDO2_MASK		0x20
#define BD718XX_LDO3_MASK		0x0F
#define BD718XX_LDO4_MASK		0x0F
#define BD718XX_LDO6_MASK		0x0F

#define BD71837_LDO5_MASK		0x0F
#define BD71847_LDO5_MASK		0x0F
#define BD71847_LDO5_RANGE_MASK		0x20

#define BD71837_LDO7_MASK		0x0F

/* BD718XX Voltage monitoring masks */
#define BD718XX_BUCK1_VRMON80           0x1
#define BD718XX_BUCK1_VRMON130          0x2
#define BD718XX_BUCK2_VRMON80           0x4
#define BD718XX_BUCK2_VRMON130          0x8
#define BD718XX_1ST_NODVS_BUCK_VRMON80  0x1
#define BD718XX_1ST_NODVS_BUCK_VRMON130 0x2
#define BD718XX_2ND_NODVS_BUCK_VRMON80  0x4
#define BD718XX_2ND_NODVS_BUCK_VRMON130 0x8
#define BD718XX_3RD_NODVS_BUCK_VRMON80  0x10
#define BD718XX_3RD_NODVS_BUCK_VRMON130 0x20
#define BD718XX_4TH_NODVS_BUCK_VRMON80  0x40
#define BD718XX_4TH_NODVS_BUCK_VRMON130 0x80
#define BD718XX_LDO1_VRMON80            0x1
#define BD718XX_LDO2_VRMON80            0x2
#define BD718XX_LDO3_VRMON80            0x4
#define BD718XX_LDO4_VRMON80            0x8
#define BD718XX_LDO5_VRMON80            0x10
#define BD718XX_LDO6_VRMON80            0x20

/* BD71837 specific voltage monitoring masks */
#define BD71837_BUCK3_VRMON80           0x10
#define BD71837_BUCK3_VRMON130          0x20
#define BD71837_BUCK4_VRMON80           0x40
#define BD71837_BUCK4_VRMON130          0x80
#define BD71837_LDO7_VRMON80            0x40

/* BD718XX_REG_IRQ bits */
#define IRQ_SWRST		0x40
#define IRQ_PWRON_S		0x20
#define IRQ_PWRON_L		0x10
#define IRQ_PWRON		0x08
#define IRQ_WDOG		0x04
#define IRQ_ON_REQ		0x02
#define IRQ_STBY_REQ		0x01

/* ROHM BD718XX irqs */
enum {
	BD718XX_INT_STBY_REQ,
	BD718XX_INT_ON_REQ,
	BD718XX_INT_WDOG,
	BD718XX_INT_PWRBTN,
	BD718XX_INT_PWRBTN_L,
	BD718XX_INT_PWRBTN_S,
	BD718XX_INT_SWRST
};

#define BD71827_REX_CLR_MASK		0x10

/* BD71827_REG_BAT_STAT bits */
#define BAT_DET					0x20
#define BAT_DET_OFFSET			5
#define BAT_DET_DONE			0x10
#define VBAT_OV					0x08
#define DBAT_DET				0x01

/* ROHM BD718XX interrupt masks */
#define BD718XX_INT_SWRST_MASK		0x40
#define BD718XX_INT_PWRBTN_S_MASK	0x20
#define BD718XX_INT_PWRBTN_L_MASK	0x10
#define BD718XX_INT_PWRBTN_MASK		0x8
#define BD718XX_INT_WDOG_MASK		0x4
#define BD718XX_INT_ON_REQ_MASK		0x2
#define BD718XX_INT_STBY_REQ_MASK	0x1

/* Register write induced reset settings */

/*
 * Even though the bit zero is not SWRESET type we still want to write zero
 * to it when changing type. Bit zero is 'SWRESET' trigger bit and if we
 * write 1 to it we will trigger the action. So always write 0 to it when
 * changning SWRESET action - no matter what we read from it.
 */
#define BD718XX_SWRESET_TYPE_MASK	7
#define BD718XX_SWRESET_TYPE_DISABLED	0
#define BD718XX_SWRESET_TYPE_COLD	4
#define BD718XX_SWRESET_TYPE_WARM	6

#define BD718XX_SWRESET_RESET_MASK	1
#define BD718XX_SWRESET_RESET		1

/* Poweroff state transition conditions */

#define BD718XX_ON_REQ_POWEROFF_MASK	1
#define BD718XX_SWRESET_POWEROFF_MASK	2
#define BD718XX_WDOG_POWEROFF_MASK	4
#define BD718XX_KEY_L_POWEROFF_MASK	8

#define BD718XX_POWOFF_TO_SNVS	0
#define BD718XX_POWOFF_TO_RDY	0xF

#define BD718XX_POWOFF_TIME_MASK 0xF0
enum {
	BD718XX_POWOFF_TIME_5MS = 0,
	BD718XX_POWOFF_TIME_10MS,
	BD718XX_POWOFF_TIME_15MS,
	BD718XX_POWOFF_TIME_20MS,
	BD718XX_POWOFF_TIME_25MS,
	BD718XX_POWOFF_TIME_30MS,
	BD718XX_POWOFF_TIME_35MS,
	BD718XX_POWOFF_TIME_40MS,
	BD718XX_POWOFF_TIME_45MS,
	BD718XX_POWOFF_TIME_50MS,
	BD718XX_POWOFF_TIME_75MS,
	BD718XX_POWOFF_TIME_100MS,
	BD718XX_POWOFF_TIME_250MS,
	BD718XX_POWOFF_TIME_500MS,
	BD718XX_POWOFF_TIME_750MS,
	BD718XX_POWOFF_TIME_1500MS
};

/* Poweron sequence state transition conditions */
#define BD718XX_RDY_TO_SNVS_MASK 0xF
#define BD718XX_SNVS_TO_RUN_MASK 0xF0

#define BD718XX_PWR_TRIG_KEY_L		1
#define BD718XX_PWR_TRIG_KEY_S		2
#define BD718XX_PWR_TRIG_PMIC_ON	4
#define BD718XX_PWR_TRIG_VSYS_UVLO	8
#define BD718XX_RDY_TO_SNVS_SIFT	0
#define BD718XX_SNVS_TO_RUN_SIFT	4

#define BD718XX_PWRBTN_PRESS_DURATION_MASK 0xF

/* Timeout value for detecting short press */
enum {
	BD718XX_PWRBTN_SHORT_PRESS_10MS = 0,
	BD718XX_PWRBTN_SHORT_PRESS_500MS,
	BD718XX_PWRBTN_SHORT_PRESS_1000MS,
	BD718XX_PWRBTN_SHORT_PRESS_1500MS,
	BD718XX_PWRBTN_SHORT_PRESS_2000MS,
	BD718XX_PWRBTN_SHORT_PRESS_2500MS,
	BD718XX_PWRBTN_SHORT_PRESS_3000MS,
	BD718XX_PWRBTN_SHORT_PRESS_3500MS,
	BD718XX_PWRBTN_SHORT_PRESS_4000MS,
	BD718XX_PWRBTN_SHORT_PRESS_4500MS,
	BD718XX_PWRBTN_SHORT_PRESS_5000MS,
	BD718XX_PWRBTN_SHORT_PRESS_5500MS,
	BD718XX_PWRBTN_SHORT_PRESS_6000MS,
	BD718XX_PWRBTN_SHORT_PRESS_6500MS,
	BD718XX_PWRBTN_SHORT_PRESS_7000MS,
	BD718XX_PWRBTN_SHORT_PRESS_7500MS
};

/* Timeout value for detecting LONG press */
enum {
	BD718XX_PWRBTN_LONG_PRESS_10MS = 0,
	BD718XX_PWRBTN_LONG_PRESS_1S,
	BD718XX_PWRBTN_LONG_PRESS_2S,
	BD718XX_PWRBTN_LONG_PRESS_3S,
	BD718XX_PWRBTN_LONG_PRESS_4S,
	BD718XX_PWRBTN_LONG_PRESS_5S,
	BD718XX_PWRBTN_LONG_PRESS_6S,
	BD718XX_PWRBTN_LONG_PRESS_7S,
	BD718XX_PWRBTN_LONG_PRESS_8S,
	BD718XX_PWRBTN_LONG_PRESS_9S,
	BD718XX_PWRBTN_LONG_PRESS_10S,
	BD718XX_PWRBTN_LONG_PRESS_11S,
	BD718XX_PWRBTN_LONG_PRESS_12S,
	BD718XX_PWRBTN_LONG_PRESS_13S,
	BD718XX_PWRBTN_LONG_PRESS_14S,
	BD718XX_PWRBTN_LONG_PRESS_15S
};

#endif /* __LINUX_MFD_BD718XX_H__ */
