<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _tb_top_U_FPGA_TOP_SIM_U_SYS_REGContentFrame4.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  <script type="text/javascript" src="../scripts/popup.js"></script>
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Condition Coverage Report</h1>
  <h3>Scope: /<a href="z000041.htm">tb_top</a>/<a href="z000274.htm">U_FPGA_TOP_SIM</a>/<a href="z000905.htm">U_SYS_REG</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <div class="covered"><a name="cvg972"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_4.htm#233" z="            if (REG_WR_REQ | REG_RD_REQ) begin" c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="REG_WR_REQ" c="g" r="" i=""/>
  <tr z="REG_RD_REQ" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="REG_WR_REQ_0" k1="972_0$000905" h1="19318" t="c" c1="{ 00 }"/>
  <tr n="2" z="REG_WR_REQ_1" k1="972_1$000905" h1="16" t="c" c1="{ 10 }"/>
  <tr n="3" z="REG_RD_REQ_0" k1="972_2$000905" h1="19318" t="c" c1="{ 00 }"/>
  <tr n="4" z="REG_RD_REQ_1" k1="972_3$000905" h1="60" t="c" c1="{ 01 }"/>
  </table>
</div><div class="covered"><a name="cvg974"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_4.htm#321" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO0_EN) begin r_REG_DEB..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_REG_WEN" c="g" r="" i=""/>
  <tr z="s_REG_DEBUG_DO0_EN" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_REG_WEN_0" k1="974_0$000905" h1="168" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_REG_WEN_1" k1="974_1$000905" h1="2" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_REG_DEBUG_DO0_EN_0" k1="974_2$000905" h1="14" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_REG_DEBUG_DO0_EN_1" k1="974_3$000905" h1="2" t="c" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg976"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_4.htm#322" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO1_EN) begin r_REG_DEB..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_REG_WEN" c="g" r="" i=""/>
  <tr z="s_REG_DEBUG_DO1_EN" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_REG_WEN_0" k1="976_0$000905" h1="168" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_REG_WEN_1" k1="976_1$000905" h1="2" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_REG_DEBUG_DO1_EN_0" k1="976_2$000905" h1="14" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_REG_DEBUG_DO1_EN_1" k1="976_3$000905" h1="2" t="c" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg978"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_4.htm#323" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO2_EN) begin r_REG_DEB..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_REG_WEN" c="g" r="" i=""/>
  <tr z="s_REG_DEBUG_DO2_EN" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_REG_WEN_0" k1="978_0$000905" h1="168" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_REG_WEN_1" k1="978_1$000905" h1="2" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_REG_DEBUG_DO2_EN_0" k1="978_2$000905" h1="14" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_REG_DEBUG_DO2_EN_1" k1="978_3$000905" h1="2" t="c" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg980"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_4.htm#324" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO3_EN) begin r_REG_DEB..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_REG_WEN" c="g" r="" i=""/>
  <tr z="s_REG_DEBUG_DO3_EN" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_REG_WEN_0" k1="980_0$000905" h1="168" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_REG_WEN_1" k1="980_1$000905" h1="2" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_REG_DEBUG_DO3_EN_0" k1="980_2$000905" h1="14" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_REG_DEBUG_DO3_EN_1" k1="980_3$000905" h1="2" t="c" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg982"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_4.htm#325" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO4_EN) begin r_REG_DEB..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_REG_WEN" c="g" r="" i=""/>
  <tr z="s_REG_DEBUG_DO4_EN" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_REG_WEN_0" k1="982_0$000905" h1="168" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_REG_WEN_1" k1="982_1$000905" h1="2" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_REG_DEBUG_DO4_EN_0" k1="982_2$000905" h1="14" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_REG_DEBUG_DO4_EN_1" k1="982_3$000905" h1="2" t="c" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg984"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_4.htm#326" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO5_EN) begin r_REG_DEB..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_REG_WEN" c="g" r="" i=""/>
  <tr z="s_REG_DEBUG_DO5_EN" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_REG_WEN_0" k1="984_0$000905" h1="168" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_REG_WEN_1" k1="984_1$000905" h1="2" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_REG_DEBUG_DO5_EN_0" k1="984_2$000905" h1="14" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_REG_DEBUG_DO5_EN_1" k1="984_3$000905" h1="2" t="c" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg986"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_4.htm#327" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO6_EN) begin r_REG_DEB..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_REG_WEN" c="g" r="" i=""/>
  <tr z="s_REG_DEBUG_DO6_EN" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_REG_WEN_0" k1="986_0$000905" h1="168" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_REG_WEN_1" k1="986_1$000905" h1="2" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_REG_DEBUG_DO6_EN_0" k1="986_2$000905" h1="14" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_REG_DEBUG_DO6_EN_1" k1="986_3$000905" h1="2" t="c" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg988"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_4.htm#328" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO7_EN) begin r_REG_DEB..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_REG_WEN" c="g" r="" i=""/>
  <tr z="s_REG_DEBUG_DO7_EN" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_REG_WEN_0" k1="988_0$000905" h1="2772" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_REG_WEN_1" k1="988_1$000905" h1="2" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_REG_DEBUG_DO7_EN_0" k1="988_2$000905" h1="14" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_REG_DEBUG_DO7_EN_1" k1="988_3$000905" h1="2" t="c" c1="{ 11 }"/>
  </table>
</div><script type="text/javascript" src="../scripts/buildecpage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
