{
  "questions": [
    {
      "question": "What is the primary characteristic of a combinational logic circuit?",
      "options": [
        "Its output depends only on its current inputs.",
        "It stores past input values to determine current output.",
        "It requires a clock signal to operate.",
        "It is typically built using flip-flops.",
        "Its state is maintained even after power is removed."
      ],
      "correct": 0
    },
    {
      "question": "In a Central Processing Unit (CPU), what is the primary function of the Arithmetic Logic Unit (ALU)?",
      "options": [
        "To manage memory access and address translation.",
        "To store program instructions and data for quick retrieval.",
        "To execute arithmetic operations (like addition, subtraction) and logical operations (like AND, OR).",
        "To control the flow of data between CPU components.",
        "To handle interrupts and external I/O operations."
      ],
      "correct": 2
    },
    {
      "question": "In digital IC design, what is the primary purpose of employing Clock Domain Crossing (CDC) synchronization circuits?",
      "options": [
        "To reduce dynamic power consumption by disabling inactive clock signals.",
        "To ensure proper data transfer between parts of a design operating on independent or asynchronous clock domains.",
        "To generate the main system clock signal from a reference oscillator.",
        "To create a hierarchical clock distribution network to minimize clock skew.",
        "To verify the logical equivalence of two different RTL descriptions."
      ],
      "correct": 1
    },
    {
      "question": "In the context of modern digital IC verification, what is Universal Verification Methodology (UVM) primarily designed for?",
      "options": [
        "To define the electrical characteristics and physical layout rules for transistors.",
        "To provide a standardized, reusable, and scalable framework for functional verification using constrained random test generation.",
        "To perform formal equivalence checking between RTL and gate-level netlists.",
        "To synthesize high-level C/C++/SystemC descriptions into RTL.",
        "To manage the entire physical design flow from floorplanning to routing."
      ],
      "correct": 1
    },
    {
      "question": "In a computer system utilizing virtual memory, what is the primary function of a Translation Lookaside Buffer (TLB)?",
      "options": [
        "To cache frequently accessed data blocks from main memory.",
        "To store recently used page table entries to speed up virtual-to-physical address translation.",
        "To manage the order of instruction execution in an out-of-order processor.",
        "To resolve cache coherence issues in multi-processor systems.",
        "To provide a temporary storage area for CPU registers."
      ],
      "correct": 1
    }
  ]
}