ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"SPIS_SPI.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SPIS_SpiInit,"ax",%progbits
  18              		.align	2
  19              		.global	SPIS_SpiInit
  20              		.code	16
  21              		.thumb_func
  22              		.type	SPIS_SpiInit, %function
  23              	SPIS_SpiInit:
  24              	.LFB0:
  25              		.file 1 ".\\Generated_Source\\PSoC4\\SPIS_SPI.c"
   1:.\Generated_Source\PSoC4/SPIS_SPI.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC4/SPIS_SPI.c **** * File Name: SPIS_SPI.c
   3:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Version 3.10
   4:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
   5:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Description:
   6:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  This file provides the source code to the API for the SCB Component in
   7:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  SPI mode.
   8:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
   9:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Note:
  10:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
  11:.\Generated_Source\PSoC4/SPIS_SPI.c **** *******************************************************************************
  12:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Copyright 2013-2015, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC4/SPIS_SPI.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC4/SPIS_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC4/SPIS_SPI.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC4/SPIS_SPI.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  18:.\Generated_Source\PSoC4/SPIS_SPI.c **** #include "SPIS_PVT.h"
  19:.\Generated_Source\PSoC4/SPIS_SPI.c **** #include "SPIS_SPI_UART_PVT.h"
  20:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  21:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if(SPIS_SCB_MODE_UNCONFIG_CONST_CFG)
  22:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  23:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /***************************************
  24:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  Configuration Structure Initialization
  25:.\Generated_Source\PSoC4/SPIS_SPI.c ****     ***************************************/
  26:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  27:.\Generated_Source\PSoC4/SPIS_SPI.c ****     const SPIS_SPI_INIT_STRUCT SPIS_configSpi =
  28:.\Generated_Source\PSoC4/SPIS_SPI.c ****     {
  29:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_MODE,
  30:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_SUB_MODE,
  31:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_CLOCK_MODE,
  32:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_OVS_FACTOR,
ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 2


  33:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_MEDIAN_FILTER_ENABLE,
  34:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_LATE_MISO_SAMPLE_ENABLE,
  35:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_WAKE_ENABLE,
  36:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_RX_DATA_BITS_NUM,
  37:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_TX_DATA_BITS_NUM,
  38:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_BITS_ORDER,
  39:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_TRANSFER_SEPARATION,
  40:.\Generated_Source\PSoC4/SPIS_SPI.c ****         0u,
  41:.\Generated_Source\PSoC4/SPIS_SPI.c ****         NULL,
  42:.\Generated_Source\PSoC4/SPIS_SPI.c ****         0u,
  43:.\Generated_Source\PSoC4/SPIS_SPI.c ****         NULL,
  44:.\Generated_Source\PSoC4/SPIS_SPI.c ****         (uint32) SPIS_SCB_IRQ_INTERNAL,
  45:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_INTR_RX_MASK,
  46:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_RX_TRIGGER_LEVEL,
  47:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_INTR_TX_MASK,
  48:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_TX_TRIGGER_LEVEL,
  49:.\Generated_Source\PSoC4/SPIS_SPI.c ****         (uint8) SPIS_SPI_BYTE_MODE_ENABLE,
  50:.\Generated_Source\PSoC4/SPIS_SPI.c ****         (uint8) SPIS_SPI_FREE_RUN_SCLK_ENABLE,
  51:.\Generated_Source\PSoC4/SPIS_SPI.c ****         (uint8) SPIS_SPI_SS_POLARITY
  52:.\Generated_Source\PSoC4/SPIS_SPI.c ****     };
  53:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  54:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  55:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /*******************************************************************************
  56:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Function Name: SPIS_SpiInit
  57:.\Generated_Source\PSoC4/SPIS_SPI.c ****     ********************************************************************************
  58:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
  59:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Summary:
  60:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  Configures the SCB for the SPI operation.
  61:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
  62:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Parameters:
  63:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  config:  Pointer to a structure that contains the following ordered list of
  64:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *           fields. These fields match the selections available in the
  65:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *           customizer.
  66:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
  67:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Return:
  68:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  None
  69:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
  70:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *******************************************************************************/
  71:.\Generated_Source\PSoC4/SPIS_SPI.c ****     void SPIS_SpiInit(const SPIS_SPI_INIT_STRUCT *config)
  72:.\Generated_Source\PSoC4/SPIS_SPI.c ****     {
  73:.\Generated_Source\PSoC4/SPIS_SPI.c ****         if(NULL == config)
  74:.\Generated_Source\PSoC4/SPIS_SPI.c ****         {
  75:.\Generated_Source\PSoC4/SPIS_SPI.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
  76:.\Generated_Source\PSoC4/SPIS_SPI.c ****         }
  77:.\Generated_Source\PSoC4/SPIS_SPI.c ****         else
  78:.\Generated_Source\PSoC4/SPIS_SPI.c ****         {
  79:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure pins */
  80:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_SetPins(SPIS_SCB_MODE_SPI, config->mode, SPIS_DUMMY_PARAM);
  81:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  82:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Store internal configuration */
  83:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_scbMode       = (uint8) SPIS_SCB_MODE_SPI;
  84:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_scbEnableWake = (uint8) config->enableWake;
  85:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_scbEnableIntr = (uint8) config->enableInterrupt;
  86:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  87:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Set RX direction internal variables */
  88:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxBuffer      =         config->rxBuffer;
  89:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxDataBits    = (uint8) config->rxDataBits;
ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 3


  90:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxBufferSize  = (uint8) config->rxBufferSize;
  91:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  92:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Set TX direction internal variables */
  93:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_txBuffer      =         config->txBuffer;
  94:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_txDataBits    = (uint8) config->txDataBits;
  95:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_txBufferSize  = (uint8) config->txBufferSize;
  96:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  97:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure SPI interface */
  98:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_CTRL_REG     = SPIS_GET_CTRL_OVS(config->oversample)           |
  99:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_CTRL_BYTE_MODE(config->enableByteMode) |
 100:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_CTRL_EC_AM_MODE(config->enableWake)    |
 101:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_CTRL_SPI;
 102:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 103:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_SPI_CTRL_REG = SPIS_GET_SPI_CTRL_CONTINUOUS    (config->transferSeperation)  |
 104:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_SELECT_PRECEDE(config->submode &
 105:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                                                           SPIS_SPI_MODE_TI_PRECEDES
 106:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_SCLK_MODE     (config->sclkMode)     
 107:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_LATE_MISO_SAMPLE(config->enableLateSa
 108:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_SCLK_CONTINUOUS(config->enableFreeRun
 109:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_SSEL_POLARITY (config->polaritySs)   
 110:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_SUB_MODE      (config->submode)      
 111:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_MASTER_MODE   (config->mode);
 112:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 113:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure RX direction */
 114:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_RX_CTRL_REG     =  SPIS_GET_RX_CTRL_DATA_WIDTH(config->rxDataBits)         |
 115:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                                 SPIS_GET_RX_CTRL_BIT_ORDER (config->bitOrder)      
 116:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                                 SPIS_GET_RX_CTRL_MEDIAN    (config->enableMedianFil
 117:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                                 SPIS_SPI_RX_CTRL;
 118:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 119:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_RX_FIFO_CTRL_REG = SPIS_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLevel);
 120:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 121:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure TX direction */
 122:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_TX_CTRL_REG      = SPIS_GET_TX_CTRL_DATA_WIDTH(config->txDataBits) |
 123:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                                 SPIS_GET_TX_CTRL_BIT_ORDER (config->bitOrder)   |
 124:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                                 SPIS_SPI_TX_CTRL;
 125:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 126:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_TX_FIFO_CTRL_REG = SPIS_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLevel);
 127:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 128:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure interrupt with SPI handler but do not enable it */
 129:.\Generated_Source\PSoC4/SPIS_SPI.c ****             CyIntDisable    (SPIS_ISR_NUMBER);
 130:.\Generated_Source\PSoC4/SPIS_SPI.c ****             CyIntSetPriority(SPIS_ISR_NUMBER, SPIS_ISR_PRIORITY);
 131:.\Generated_Source\PSoC4/SPIS_SPI.c ****             (void) CyIntSetVector(SPIS_ISR_NUMBER, &SPIS_SPI_UART_ISR);
 132:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 133:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure interrupt sources */
 134:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_I2C_EC_MASK_REG = SPIS_NO_INTR_SOURCES;
 135:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_SPI_EC_MASK_REG = SPIS_NO_INTR_SOURCES;
 136:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_SLAVE_MASK_REG  = SPIS_GET_SPI_INTR_SLAVE_MASK(config->rxInterruptMask);
 137:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_MASTER_MASK_REG = SPIS_GET_SPI_INTR_MASTER_MASK(config->txInterruptMask);
 138:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_RX_MASK_REG     = SPIS_GET_SPI_INTR_RX_MASK(config->rxInterruptMask);
 139:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_TX_MASK_REG     = SPIS_GET_SPI_INTR_TX_MASK(config->txInterruptMask);
 140:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 141:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Set active SS0 */
 142:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_SpiSetActiveSlaveSelect(SPIS_SPI_SLAVE_SELECT0);
 143:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 144:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Clear RX buffer indexes */
 145:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxBufferHead     = 0u;
 146:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxBufferTail     = 0u;
ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 4


 147:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxBufferOverflow = 0u;
 148:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 149:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Clear TX buffer indexes */
 150:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_txBufferHead = 0u;
 151:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_txBufferTail = 0u;
 152:.\Generated_Source\PSoC4/SPIS_SPI.c ****         }
 153:.\Generated_Source\PSoC4/SPIS_SPI.c ****     }
 154:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 155:.\Generated_Source\PSoC4/SPIS_SPI.c **** #else
 156:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 157:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /*******************************************************************************
 158:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Function Name: SPIS_SpiInit
 159:.\Generated_Source\PSoC4/SPIS_SPI.c ****     ********************************************************************************
 160:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
 161:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Summary:
 162:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  Configures the SCB for the SPI operation.
 163:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
 164:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Parameters:
 165:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  None
 166:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
 167:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Return:
 168:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  None
 169:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
 170:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *******************************************************************************/
 171:.\Generated_Source\PSoC4/SPIS_SPI.c ****     void SPIS_SpiInit(void)
 172:.\Generated_Source\PSoC4/SPIS_SPI.c ****     {
  26              		.loc 1 172 0
  27              		.cfi_startproc
  28 0000 10B5     		push	{r4, lr}
  29              		.cfi_def_cfa_offset 8
  30              		.cfi_offset 4, -8
  31              		.cfi_offset 14, -4
 173:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure SPI interface */
 174:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_CTRL_REG     = SPIS_SPI_DEFAULT_CTRL;
  32              		.loc 1 174 0
  33 0002 154A     		ldr	r2, .L2
  34 0004 154B     		ldr	r3, .L2+4
  35 0006 1A60     		str	r2, [r3]
 175:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_CTRL_REG = SPIS_SPI_DEFAULT_SPI_CTRL;
  36              		.loc 1 175 0
  37 0008 0D22     		mov	r2, #13
  38 000a 154B     		ldr	r3, .L2+8
  39 000c 1A60     		str	r2, [r3]
 176:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 177:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure TX and RX direction */
 178:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_RX_CTRL_REG      = SPIS_SPI_DEFAULT_RX_CTRL;
  40              		.loc 1 178 0
  41 000e 154B     		ldr	r3, .L2+12
  42 0010 154A     		ldr	r2, .L2+16
  43 0012 1360     		str	r3, [r2]
 179:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_RX_FIFO_CTRL_REG = SPIS_SPI_DEFAULT_RX_FIFO_CTRL;
  44              		.loc 1 179 0
  45 0014 0721     		mov	r1, #7
  46 0016 154A     		ldr	r2, .L2+20
  47 0018 1160     		str	r1, [r2]
 180:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 181:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure TX and RX direction */
ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 5


 182:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_TX_CTRL_REG      = SPIS_SPI_DEFAULT_TX_CTRL;
  48              		.loc 1 182 0
  49 001a 154A     		ldr	r2, .L2+24
  50 001c 1360     		str	r3, [r2]
 183:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_TX_FIFO_CTRL_REG = SPIS_SPI_DEFAULT_TX_FIFO_CTRL;
  51              		.loc 1 183 0
  52 001e 0024     		mov	r4, #0
  53 0020 144B     		ldr	r3, .L2+28
  54 0022 1C60     		str	r4, [r3]
 184:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 185:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure interrupt with SPI handler but do not enable it */
 186:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if(SPIS_SCB_IRQ_INTERNAL)
 187:.\Generated_Source\PSoC4/SPIS_SPI.c ****             CyIntDisable    (SPIS_ISR_NUMBER);
  55              		.loc 1 187 0
  56 0024 0B20     		mov	r0, #11
  57 0026 FFF7FEFF 		bl	CyIntDisable
  58              	.LVL0:
 188:.\Generated_Source\PSoC4/SPIS_SPI.c ****             CyIntSetPriority(SPIS_ISR_NUMBER, SPIS_ISR_PRIORITY);
  59              		.loc 1 188 0
  60 002a 0B20     		mov	r0, #11
  61 002c 0321     		mov	r1, #3
  62 002e FFF7FEFF 		bl	CyIntSetPriority
  63              	.LVL1:
 189:.\Generated_Source\PSoC4/SPIS_SPI.c ****             (void) CyIntSetVector(SPIS_ISR_NUMBER, &SPIS_SPI_UART_ISR);
  64              		.loc 1 189 0
  65 0032 0B20     		mov	r0, #11
  66 0034 1049     		ldr	r1, .L2+32
  67 0036 FFF7FEFF 		bl	CyIntSetVector
  68              	.LVL2:
 190:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SCB_IRQ_INTERNAL) */
 191:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 192:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure interrupt sources */
 193:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_I2C_EC_MASK_REG = SPIS_SPI_DEFAULT_INTR_I2C_EC_MASK;
  69              		.loc 1 193 0
  70 003a 104B     		ldr	r3, .L2+36
  71 003c 1C60     		str	r4, [r3]
 194:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_SPI_EC_MASK_REG = SPIS_SPI_DEFAULT_INTR_SPI_EC_MASK;
  72              		.loc 1 194 0
  73 003e 104B     		ldr	r3, .L2+40
  74 0040 1C60     		str	r4, [r3]
 195:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_SLAVE_MASK_REG  = SPIS_SPI_DEFAULT_INTR_SLAVE_MASK;
  75              		.loc 1 195 0
  76 0042 104B     		ldr	r3, .L2+44
  77 0044 1C60     		str	r4, [r3]
 196:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_MASTER_MASK_REG = SPIS_SPI_DEFAULT_INTR_MASTER_MASK;
  78              		.loc 1 196 0
  79 0046 104B     		ldr	r3, .L2+48
  80 0048 1C60     		str	r4, [r3]
 197:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_RX_MASK_REG     = SPIS_SPI_DEFAULT_INTR_RX_MASK;
  81              		.loc 1 197 0
  82 004a 0C22     		mov	r2, #12
  83 004c 0F4B     		ldr	r3, .L2+52
  84 004e 1A60     		str	r2, [r3]
 198:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_TX_MASK_REG     = SPIS_SPI_DEFAULT_INTR_TX_MASK;
  85              		.loc 1 198 0
  86 0050 0F4B     		ldr	r3, .L2+56
  87 0052 1C60     		str	r4, [r3]
ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 6


 199:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 200:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set active SS0 for master */
 201:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SPI_MASTER_CONST)
 202:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SpiSetActiveSlaveSelect(SPIS_SPI_SLAVE_SELECT0);
 203:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SPI_MASTER_CONST) */
 204:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 205:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if(SPIS_INTERNAL_RX_SW_BUFFER_CONST)
 206:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_rxBufferHead     = 0u;
 207:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_rxBufferTail     = 0u;
 208:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_rxBufferOverflow = 0u;
 209:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_INTERNAL_RX_SW_BUFFER_CONST) */
 210:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 211:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if(SPIS_INTERNAL_TX_SW_BUFFER_CONST)
 212:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_txBufferHead = 0u;
 213:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_txBufferTail = 0u;
 214:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_INTERNAL_TX_SW_BUFFER_CONST) */
 215:.\Generated_Source\PSoC4/SPIS_SPI.c ****     }
  88              		.loc 1 215 0
  89              		@ sp needed
  90 0054 10BD     		pop	{r4, pc}
  91              	.L3:
  92 0056 C046     		.align	2
  93              	.L2:
  94 0058 0B000001 		.word	16777227
  95 005c 00000740 		.word	1074200576
  96 0060 20000740 		.word	1074200608
  97 0064 0F010080 		.word	-2147483377
  98 0068 00030740 		.word	1074201344
  99 006c 04030740 		.word	1074201348
 100 0070 00020740 		.word	1074201088
 101 0074 04020740 		.word	1074201092
 102 0078 00000000 		.word	SPIS_SPI_UART_ISR
 103 007c 880E0740 		.word	1074204296
 104 0080 C80E0740 		.word	1074204360
 105 0084 480F0740 		.word	1074204488
 106 0088 080F0740 		.word	1074204424
 107 008c C80F0740 		.word	1074204616
 108 0090 880F0740 		.word	1074204552
 109              		.cfi_endproc
 110              	.LFE0:
 111              		.size	SPIS_SpiInit, .-SPIS_SpiInit
 112              		.section	.text.SPIS_SpiPostEnable,"ax",%progbits
 113              		.align	2
 114              		.global	SPIS_SpiPostEnable
 115              		.code	16
 116              		.thumb_func
 117              		.type	SPIS_SpiPostEnable, %function
 118              	SPIS_SpiPostEnable:
 119              	.LFB1:
 216:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SCB_MODE_UNCONFIG_CONST_CFG) */
 217:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 218:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 219:.\Generated_Source\PSoC4/SPIS_SPI.c **** /*******************************************************************************
 220:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Function Name: SPIS_SpiPostEnable
 221:.\Generated_Source\PSoC4/SPIS_SPI.c **** ********************************************************************************
 222:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 223:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Summary:
ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 7


 224:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  Restores HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) 
 225:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  to be controlled by the SCB SPI.
 226:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 227:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Parameters:
 228:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  None
 229:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 230:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Return:
 231:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  None
 232:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 233:.\Generated_Source\PSoC4/SPIS_SPI.c **** *******************************************************************************/
 234:.\Generated_Source\PSoC4/SPIS_SPI.c **** void SPIS_SpiPostEnable(void)
 235:.\Generated_Source\PSoC4/SPIS_SPI.c **** {
 120              		.loc 1 235 0
 121              		.cfi_startproc
 236:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if(SPIS_SCB_MODE_UNCONFIG_CONST_CFG)
 237:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 238:.\Generated_Source\PSoC4/SPIS_SPI.c ****     if (SPIS_CHECK_SPI_MASTER)
 239:.\Generated_Source\PSoC4/SPIS_SPI.c ****     {
 240:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SCLK_PIN)
 241:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 242:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SCLK_HSIOM_REG, SPIS_SCLK_HSIOM_MASK,
 243:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SCLK_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 244:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SCLK_PIN) */
 245:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 246:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS0_PIN)
 247:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 248:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS0_HSIOM_REG, SPIS_SS0_HSIOM_MASK,
 249:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS0_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 250:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS0_PIN) */
 251:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 252:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS1_PIN)
 253:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 254:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS1_HSIOM_REG, SPIS_SS1_HSIOM_MASK,
 255:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS1_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 256:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS1_PIN) */
 257:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 258:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS2_PIN)
 259:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 260:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS2_HSIOM_REG, SPIS_SS2_HSIOM_MASK,
 261:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS2_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 262:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS2_PIN) */
 263:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 264:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS3_PIN)
 265:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 266:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS3_HSIOM_REG, SPIS_SS3_HSIOM_MASK,
 267:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS3_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 268:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS3_PIN) */
 269:.\Generated_Source\PSoC4/SPIS_SPI.c ****     }
 270:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 271:.\Generated_Source\PSoC4/SPIS_SPI.c **** #else
 272:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 273:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SCLK_PIN)
 274:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set SCB SPI to drive output pin */
 275:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SCLK_M_HSIOM_REG, SPIS_SCLK_M_HSIOM_MASK,
 276:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SCLK_M_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 277:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_MISO_SDA_TX_PIN_PIN) */
 278:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 8


 279:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS0_PIN)
 280:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set SCB SPI to drive output pin */
 281:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS0_M_HSIOM_REG, SPIS_SS0_M_HSIOM_MASK,
 282:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS0_M_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 283:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS0_PIN) */
 284:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 285:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS1_PIN)
 286:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set SCB SPI to drive output pin */
 287:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS1_M_HSIOM_REG, SPIS_SS1_M_HSIOM_MASK,
 288:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS1_M_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 289:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS1_PIN) */
 290:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 291:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS2_PIN)
 292:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set SCB SPI to drive output pin */
 293:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS2_M_HSIOM_REG, SPIS_SS2_M_HSIOM_MASK,
 294:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS2_M_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 295:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS2_PIN) */
 296:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 297:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS3_PIN)
 298:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set SCB SPI to drive output pin */
 299:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS3_M_HSIOM_REG, SPIS_SS3_M_HSIOM_MASK,
 300:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS3_M_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 301:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS3_PIN) */
 302:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 303:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SCB_MODE_UNCONFIG_CONST_CFG) */
 304:.\Generated_Source\PSoC4/SPIS_SPI.c **** }
 122              		.loc 1 304 0
 123              		@ sp needed
 124 0000 7047     		bx	lr
 125              		.cfi_endproc
 126              	.LFE1:
 127              		.size	SPIS_SpiPostEnable, .-SPIS_SpiPostEnable
 128 0002 C046     		.section	.text.SPIS_SpiStop,"ax",%progbits
 129              		.align	2
 130              		.global	SPIS_SpiStop
 131              		.code	16
 132              		.thumb_func
 133              		.type	SPIS_SpiStop, %function
 134              	SPIS_SpiStop:
 135              	.LFB2:
 305:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 306:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 307:.\Generated_Source\PSoC4/SPIS_SPI.c **** /*******************************************************************************
 308:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Function Name: SPIS_SpiStop
 309:.\Generated_Source\PSoC4/SPIS_SPI.c **** ********************************************************************************
 310:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 311:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Summary:
 312:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  Changes the HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) to
 313:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  keep them inactive after the block is disabled. The output pins are
 314:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  controlled by the GPIO data register.
 315:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 316:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Parameters:
 317:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  None
 318:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 319:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Return:
 320:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  None
 321:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 9


 322:.\Generated_Source\PSoC4/SPIS_SPI.c **** *******************************************************************************/
 323:.\Generated_Source\PSoC4/SPIS_SPI.c **** void SPIS_SpiStop(void)
 324:.\Generated_Source\PSoC4/SPIS_SPI.c **** {
 136              		.loc 1 324 0
 137              		.cfi_startproc
 325:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if(SPIS_SCB_MODE_UNCONFIG_CONST_CFG)
 326:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 327:.\Generated_Source\PSoC4/SPIS_SPI.c ****     if (SPIS_CHECK_SPI_MASTER)
 328:.\Generated_Source\PSoC4/SPIS_SPI.c ****     {
 329:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SCLK_PIN)
 330:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set output pin state after block is disabled */
 331:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_spi_sclk_Write(SPIS_GET_SPI_SCLK_INACTIVE);
 332:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 333:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set GPIO to drive output pin */
 334:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SCLK_HSIOM_REG, SPIS_SCLK_HSIOM_MASK,
 335:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SCLK_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 336:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_MISO_SDA_TX_PIN_PIN) */
 337:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 338:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS0_PIN)
 339:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set output pin state after block is disabled */
 340:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_spi_ss0_Write(SPIS_GET_SPI_SS0_INACTIVE);
 341:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 342:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set GPIO to drive output pin */
 343:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS0_HSIOM_REG, SPIS_SS0_HSIOM_MASK,
 344:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS0_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 345:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS0_PIN) */
 346:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 347:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS1_PIN)
 348:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set output pin state after block is disabled */
 349:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_spi_ss1_Write(SPIS_GET_SPI_SS1_INACTIVE);
 350:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 351:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set GPIO to drive output pin */
 352:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS1_HSIOM_REG, SPIS_SS1_HSIOM_MASK,
 353:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS1_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 354:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS1_PIN) */
 355:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 356:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS2_PIN)
 357:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set output pin state after block is disabled */
 358:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_spi_ss2_Write(SPIS_GET_SPI_SS2_INACTIVE);
 359:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 360:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set GPIO to drive output pin */
 361:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS2_HSIOM_REG, SPIS_SS2_HSIOM_MASK,
 362:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS2_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 363:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS2_PIN) */
 364:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 365:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS3_PIN)
 366:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set output pin state after block is disabled */
 367:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_spi_ss3_Write(SPIS_GET_SPI_SS3_INACTIVE);
 368:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 369:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set GPIO to drive output pin */
 370:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS3_HSIOM_REG, SPIS_SS3_HSIOM_MASK,
 371:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS3_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 372:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS3_PIN) */
 373:.\Generated_Source\PSoC4/SPIS_SPI.c ****     }
 374:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 375:.\Generated_Source\PSoC4/SPIS_SPI.c **** #else
 376:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 10


 377:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SCLK_PIN)
 378:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set output pin state after block is disabled */
 379:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_sclk_m_Write(SPIS_GET_SPI_SCLK_INACTIVE);
 380:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 381:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set GPIO to drive output pin */
 382:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SCLK_M_HSIOM_REG, SPIS_SCLK_M_HSIOM_MASK,
 383:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SCLK_M_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 384:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_MISO_SDA_TX_PIN_PIN) */
 385:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 386:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS0_PIN)
 387:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set output pin state after block is disabled */
 388:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_ss0_m_Write(SPIS_GET_SPI_SS0_INACTIVE);
 389:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 390:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set GPIO to drive output pin */
 391:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS0_M_HSIOM_REG, SPIS_SS0_M_HSIOM_MASK,
 392:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS0_M_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 393:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS0_PIN) */
 394:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 395:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS1_PIN)
 396:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set output pin state after block is disabled */
 397:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_ss1_m_Write(SPIS_GET_SPI_SS1_INACTIVE);
 398:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 399:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set GPIO to drive output pin */
 400:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS1_M_HSIOM_REG, SPIS_SS1_M_HSIOM_MASK,
 401:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS1_M_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 402:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS1_PIN) */
 403:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 404:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS2_PIN)
 405:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set output pin state after block is disabled */
 406:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_ss2_m_Write(SPIS_GET_SPI_SS2_INACTIVE);
 407:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 408:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set GPIO to drive output pin */
 409:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS2_M_HSIOM_REG, SPIS_SS2_M_HSIOM_MASK,
 410:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS2_M_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 411:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS2_PIN) */
 412:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 413:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS3_PIN)
 414:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set output pin state after block is disabled */
 415:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_ss3_m_Write(SPIS_GET_SPI_SS3_INACTIVE);
 416:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 417:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set GPIO to drive output pin */
 418:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS3_M_HSIOM_REG, SPIS_SS3_M_HSIOM_MASK,
 419:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS3_M_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 420:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS3_PIN) */
 421:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 422:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SCB_MODE_UNCONFIG_CONST_CFG) */
 423:.\Generated_Source\PSoC4/SPIS_SPI.c **** }
 138              		.loc 1 423 0
 139              		@ sp needed
 140 0000 7047     		bx	lr
 141              		.cfi_endproc
 142              	.LFE2:
 143              		.size	SPIS_SpiStop, .-SPIS_SpiStop
 144 0002 C046     		.text
 145              	.Letext0:
 146              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 147              		.file 3 "Generated_Source\\PSoC4/CyLib.h"
ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 11


 148              		.section	.debug_info,"",%progbits
 149              	.Ldebug_info0:
 150 0000 70010000 		.4byte	0x170
 151 0004 0400     		.2byte	0x4
 152 0006 00000000 		.4byte	.Ldebug_abbrev0
 153 000a 04       		.byte	0x4
 154 000b 01       		.uleb128 0x1
 155 000c 2A010000 		.4byte	.LASF22
 156 0010 01       		.byte	0x1
 157 0011 96000000 		.4byte	.LASF23
 158 0015 C2010000 		.4byte	.LASF24
 159 0019 00000000 		.4byte	.Ldebug_ranges0+0
 160 001d 00000000 		.4byte	0
 161 0021 00000000 		.4byte	.Ldebug_line0
 162 0025 02       		.uleb128 0x2
 163 0026 01       		.byte	0x1
 164 0027 06       		.byte	0x6
 165 0028 1E010000 		.4byte	.LASF0
 166 002c 02       		.uleb128 0x2
 167 002d 01       		.byte	0x1
 168 002e 08       		.byte	0x8
 169 002f 22000000 		.4byte	.LASF1
 170 0033 02       		.uleb128 0x2
 171 0034 02       		.byte	0x2
 172 0035 05       		.byte	0x5
 173 0036 B8010000 		.4byte	.LASF2
 174 003a 02       		.uleb128 0x2
 175 003b 02       		.byte	0x2
 176 003c 07       		.byte	0x7
 177 003d 7D000000 		.4byte	.LASF3
 178 0041 02       		.uleb128 0x2
 179 0042 04       		.byte	0x4
 180 0043 05       		.byte	0x5
 181 0044 E1000000 		.4byte	.LASF4
 182 0048 02       		.uleb128 0x2
 183 0049 04       		.byte	0x4
 184 004a 07       		.byte	0x7
 185 004b 54000000 		.4byte	.LASF5
 186 004f 02       		.uleb128 0x2
 187 0050 08       		.byte	0x8
 188 0051 05       		.byte	0x5
 189 0052 00000000 		.4byte	.LASF6
 190 0056 02       		.uleb128 0x2
 191 0057 08       		.byte	0x8
 192 0058 07       		.byte	0x7
 193 0059 66000000 		.4byte	.LASF7
 194 005d 03       		.uleb128 0x3
 195 005e 04       		.byte	0x4
 196 005f 05       		.byte	0x5
 197 0060 696E7400 		.ascii	"int\000"
 198 0064 02       		.uleb128 0x2
 199 0065 04       		.byte	0x4
 200 0066 07       		.byte	0x7
 201 0067 15000000 		.4byte	.LASF8
 202 006b 04       		.uleb128 0x4
 203 006c 4E000000 		.4byte	.LASF9
 204 0070 02       		.byte	0x2
ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 12


 205 0071 3801     		.2byte	0x138
 206 0073 2C000000 		.4byte	0x2c
 207 0077 04       		.uleb128 0x4
 208 0078 0E000000 		.4byte	.LASF10
 209 007c 02       		.byte	0x2
 210 007d 3A01     		.2byte	0x13a
 211 007f 48000000 		.4byte	0x48
 212 0083 02       		.uleb128 0x2
 213 0084 04       		.byte	0x4
 214 0085 04       		.byte	0x4
 215 0086 90000000 		.4byte	.LASF11
 216 008a 02       		.uleb128 0x2
 217 008b 08       		.byte	0x8
 218 008c 04       		.byte	0x4
 219 008d 04010000 		.4byte	.LASF12
 220 0091 02       		.uleb128 0x2
 221 0092 01       		.byte	0x1
 222 0093 08       		.byte	0x8
 223 0094 C9000000 		.4byte	.LASF13
 224 0098 04       		.uleb128 0x4
 225 0099 0B010000 		.4byte	.LASF14
 226 009d 02       		.byte	0x2
 227 009e E401     		.2byte	0x1e4
 228 00a0 A4000000 		.4byte	0xa4
 229 00a4 05       		.uleb128 0x5
 230 00a5 77000000 		.4byte	0x77
 231 00a9 04       		.uleb128 0x4
 232 00aa EA000000 		.4byte	.LASF15
 233 00ae 02       		.byte	0x2
 234 00af F401     		.2byte	0x1f4
 235 00b1 B5000000 		.4byte	0xb5
 236 00b5 06       		.uleb128 0x6
 237 00b6 04       		.byte	0x4
 238 00b7 BB000000 		.4byte	0xbb
 239 00bb 07       		.uleb128 0x7
 240 00bc 02       		.uleb128 0x2
 241 00bd 04       		.byte	0x4
 242 00be 07       		.byte	0x7
 243 00bf 08020000 		.4byte	.LASF16
 244 00c3 08       		.uleb128 0x8
 245 00c4 41000000 		.4byte	.LASF25
 246 00c8 01       		.byte	0x1
 247 00c9 AB       		.byte	0xab
 248 00ca 00000000 		.4byte	.LFB0
 249 00ce 94000000 		.4byte	.LFE0-.LFB0
 250 00d2 01       		.uleb128 0x1
 251 00d3 9C       		.byte	0x9c
 252 00d4 13010000 		.4byte	0x113
 253 00d8 09       		.uleb128 0x9
 254 00d9 2A000000 		.4byte	.LVL0
 255 00dd 36010000 		.4byte	0x136
 256 00e1 EB000000 		.4byte	0xeb
 257 00e5 0A       		.uleb128 0xa
 258 00e6 01       		.uleb128 0x1
 259 00e7 50       		.byte	0x50
 260 00e8 01       		.uleb128 0x1
 261 00e9 3B       		.byte	0x3b
ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 13


 262 00ea 00       		.byte	0
 263 00eb 09       		.uleb128 0x9
 264 00ec 32000000 		.4byte	.LVL1
 265 00f0 47010000 		.4byte	0x147
 266 00f4 03010000 		.4byte	0x103
 267 00f8 0A       		.uleb128 0xa
 268 00f9 01       		.uleb128 0x1
 269 00fa 51       		.byte	0x51
 270 00fb 01       		.uleb128 0x1
 271 00fc 33       		.byte	0x33
 272 00fd 0A       		.uleb128 0xa
 273 00fe 01       		.uleb128 0x1
 274 00ff 50       		.byte	0x50
 275 0100 01       		.uleb128 0x1
 276 0101 3B       		.byte	0x3b
 277 0102 00       		.byte	0
 278 0103 0B       		.uleb128 0xb
 279 0104 3A000000 		.4byte	.LVL2
 280 0108 5D010000 		.4byte	0x15d
 281 010c 0A       		.uleb128 0xa
 282 010d 01       		.uleb128 0x1
 283 010e 50       		.byte	0x50
 284 010f 01       		.uleb128 0x1
 285 0110 3B       		.byte	0x3b
 286 0111 00       		.byte	0
 287 0112 00       		.byte	0
 288 0113 0C       		.uleb128 0xc
 289 0114 CE000000 		.4byte	.LASF17
 290 0118 01       		.byte	0x1
 291 0119 EA       		.byte	0xea
 292 011a 00000000 		.4byte	.LFB1
 293 011e 02000000 		.4byte	.LFE1-.LFB1
 294 0122 01       		.uleb128 0x1
 295 0123 9C       		.byte	0x9c
 296 0124 0D       		.uleb128 0xd
 297 0125 11010000 		.4byte	.LASF18
 298 0129 01       		.byte	0x1
 299 012a 4301     		.2byte	0x143
 300 012c 00000000 		.4byte	.LFB2
 301 0130 02000000 		.4byte	.LFE2-.LFB2
 302 0134 01       		.uleb128 0x1
 303 0135 9C       		.byte	0x9c
 304 0136 0E       		.uleb128 0xe
 305 0137 F7000000 		.4byte	.LASF19
 306 013b 03       		.byte	0x3
 307 013c 51       		.byte	0x51
 308 013d 47010000 		.4byte	0x147
 309 0141 0F       		.uleb128 0xf
 310 0142 6B000000 		.4byte	0x6b
 311 0146 00       		.byte	0
 312 0147 0E       		.uleb128 0xe
 313 0148 30000000 		.4byte	.LASF20
 314 014c 03       		.byte	0x3
 315 014d 4C       		.byte	0x4c
 316 014e 5D010000 		.4byte	0x15d
 317 0152 0F       		.uleb128 0xf
 318 0153 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 14


 319 0157 0F       		.uleb128 0xf
 320 0158 6B000000 		.4byte	0x6b
 321 015c 00       		.byte	0
 322 015d 10       		.uleb128 0x10
 323 015e BA000000 		.4byte	.LASF21
 324 0162 03       		.byte	0x3
 325 0163 49       		.byte	0x49
 326 0164 A9000000 		.4byte	0xa9
 327 0168 0F       		.uleb128 0xf
 328 0169 6B000000 		.4byte	0x6b
 329 016d 0F       		.uleb128 0xf
 330 016e A9000000 		.4byte	0xa9
 331 0172 00       		.byte	0
 332 0173 00       		.byte	0
 333              		.section	.debug_abbrev,"",%progbits
 334              	.Ldebug_abbrev0:
 335 0000 01       		.uleb128 0x1
 336 0001 11       		.uleb128 0x11
 337 0002 01       		.byte	0x1
 338 0003 25       		.uleb128 0x25
 339 0004 0E       		.uleb128 0xe
 340 0005 13       		.uleb128 0x13
 341 0006 0B       		.uleb128 0xb
 342 0007 03       		.uleb128 0x3
 343 0008 0E       		.uleb128 0xe
 344 0009 1B       		.uleb128 0x1b
 345 000a 0E       		.uleb128 0xe
 346 000b 55       		.uleb128 0x55
 347 000c 17       		.uleb128 0x17
 348 000d 11       		.uleb128 0x11
 349 000e 01       		.uleb128 0x1
 350 000f 10       		.uleb128 0x10
 351 0010 17       		.uleb128 0x17
 352 0011 00       		.byte	0
 353 0012 00       		.byte	0
 354 0013 02       		.uleb128 0x2
 355 0014 24       		.uleb128 0x24
 356 0015 00       		.byte	0
 357 0016 0B       		.uleb128 0xb
 358 0017 0B       		.uleb128 0xb
 359 0018 3E       		.uleb128 0x3e
 360 0019 0B       		.uleb128 0xb
 361 001a 03       		.uleb128 0x3
 362 001b 0E       		.uleb128 0xe
 363 001c 00       		.byte	0
 364 001d 00       		.byte	0
 365 001e 03       		.uleb128 0x3
 366 001f 24       		.uleb128 0x24
 367 0020 00       		.byte	0
 368 0021 0B       		.uleb128 0xb
 369 0022 0B       		.uleb128 0xb
 370 0023 3E       		.uleb128 0x3e
 371 0024 0B       		.uleb128 0xb
 372 0025 03       		.uleb128 0x3
 373 0026 08       		.uleb128 0x8
 374 0027 00       		.byte	0
 375 0028 00       		.byte	0
ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 15


 376 0029 04       		.uleb128 0x4
 377 002a 16       		.uleb128 0x16
 378 002b 00       		.byte	0
 379 002c 03       		.uleb128 0x3
 380 002d 0E       		.uleb128 0xe
 381 002e 3A       		.uleb128 0x3a
 382 002f 0B       		.uleb128 0xb
 383 0030 3B       		.uleb128 0x3b
 384 0031 05       		.uleb128 0x5
 385 0032 49       		.uleb128 0x49
 386 0033 13       		.uleb128 0x13
 387 0034 00       		.byte	0
 388 0035 00       		.byte	0
 389 0036 05       		.uleb128 0x5
 390 0037 35       		.uleb128 0x35
 391 0038 00       		.byte	0
 392 0039 49       		.uleb128 0x49
 393 003a 13       		.uleb128 0x13
 394 003b 00       		.byte	0
 395 003c 00       		.byte	0
 396 003d 06       		.uleb128 0x6
 397 003e 0F       		.uleb128 0xf
 398 003f 00       		.byte	0
 399 0040 0B       		.uleb128 0xb
 400 0041 0B       		.uleb128 0xb
 401 0042 49       		.uleb128 0x49
 402 0043 13       		.uleb128 0x13
 403 0044 00       		.byte	0
 404 0045 00       		.byte	0
 405 0046 07       		.uleb128 0x7
 406 0047 15       		.uleb128 0x15
 407 0048 00       		.byte	0
 408 0049 27       		.uleb128 0x27
 409 004a 19       		.uleb128 0x19
 410 004b 00       		.byte	0
 411 004c 00       		.byte	0
 412 004d 08       		.uleb128 0x8
 413 004e 2E       		.uleb128 0x2e
 414 004f 01       		.byte	0x1
 415 0050 3F       		.uleb128 0x3f
 416 0051 19       		.uleb128 0x19
 417 0052 03       		.uleb128 0x3
 418 0053 0E       		.uleb128 0xe
 419 0054 3A       		.uleb128 0x3a
 420 0055 0B       		.uleb128 0xb
 421 0056 3B       		.uleb128 0x3b
 422 0057 0B       		.uleb128 0xb
 423 0058 27       		.uleb128 0x27
 424 0059 19       		.uleb128 0x19
 425 005a 11       		.uleb128 0x11
 426 005b 01       		.uleb128 0x1
 427 005c 12       		.uleb128 0x12
 428 005d 06       		.uleb128 0x6
 429 005e 40       		.uleb128 0x40
 430 005f 18       		.uleb128 0x18
 431 0060 9742     		.uleb128 0x2117
 432 0062 19       		.uleb128 0x19
ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 16


 433 0063 01       		.uleb128 0x1
 434 0064 13       		.uleb128 0x13
 435 0065 00       		.byte	0
 436 0066 00       		.byte	0
 437 0067 09       		.uleb128 0x9
 438 0068 898201   		.uleb128 0x4109
 439 006b 01       		.byte	0x1
 440 006c 11       		.uleb128 0x11
 441 006d 01       		.uleb128 0x1
 442 006e 31       		.uleb128 0x31
 443 006f 13       		.uleb128 0x13
 444 0070 01       		.uleb128 0x1
 445 0071 13       		.uleb128 0x13
 446 0072 00       		.byte	0
 447 0073 00       		.byte	0
 448 0074 0A       		.uleb128 0xa
 449 0075 8A8201   		.uleb128 0x410a
 450 0078 00       		.byte	0
 451 0079 02       		.uleb128 0x2
 452 007a 18       		.uleb128 0x18
 453 007b 9142     		.uleb128 0x2111
 454 007d 18       		.uleb128 0x18
 455 007e 00       		.byte	0
 456 007f 00       		.byte	0
 457 0080 0B       		.uleb128 0xb
 458 0081 898201   		.uleb128 0x4109
 459 0084 01       		.byte	0x1
 460 0085 11       		.uleb128 0x11
 461 0086 01       		.uleb128 0x1
 462 0087 31       		.uleb128 0x31
 463 0088 13       		.uleb128 0x13
 464 0089 00       		.byte	0
 465 008a 00       		.byte	0
 466 008b 0C       		.uleb128 0xc
 467 008c 2E       		.uleb128 0x2e
 468 008d 00       		.byte	0
 469 008e 3F       		.uleb128 0x3f
 470 008f 19       		.uleb128 0x19
 471 0090 03       		.uleb128 0x3
 472 0091 0E       		.uleb128 0xe
 473 0092 3A       		.uleb128 0x3a
 474 0093 0B       		.uleb128 0xb
 475 0094 3B       		.uleb128 0x3b
 476 0095 0B       		.uleb128 0xb
 477 0096 27       		.uleb128 0x27
 478 0097 19       		.uleb128 0x19
 479 0098 11       		.uleb128 0x11
 480 0099 01       		.uleb128 0x1
 481 009a 12       		.uleb128 0x12
 482 009b 06       		.uleb128 0x6
 483 009c 40       		.uleb128 0x40
 484 009d 18       		.uleb128 0x18
 485 009e 9742     		.uleb128 0x2117
 486 00a0 19       		.uleb128 0x19
 487 00a1 00       		.byte	0
 488 00a2 00       		.byte	0
 489 00a3 0D       		.uleb128 0xd
ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 17


 490 00a4 2E       		.uleb128 0x2e
 491 00a5 00       		.byte	0
 492 00a6 3F       		.uleb128 0x3f
 493 00a7 19       		.uleb128 0x19
 494 00a8 03       		.uleb128 0x3
 495 00a9 0E       		.uleb128 0xe
 496 00aa 3A       		.uleb128 0x3a
 497 00ab 0B       		.uleb128 0xb
 498 00ac 3B       		.uleb128 0x3b
 499 00ad 05       		.uleb128 0x5
 500 00ae 27       		.uleb128 0x27
 501 00af 19       		.uleb128 0x19
 502 00b0 11       		.uleb128 0x11
 503 00b1 01       		.uleb128 0x1
 504 00b2 12       		.uleb128 0x12
 505 00b3 06       		.uleb128 0x6
 506 00b4 40       		.uleb128 0x40
 507 00b5 18       		.uleb128 0x18
 508 00b6 9742     		.uleb128 0x2117
 509 00b8 19       		.uleb128 0x19
 510 00b9 00       		.byte	0
 511 00ba 00       		.byte	0
 512 00bb 0E       		.uleb128 0xe
 513 00bc 2E       		.uleb128 0x2e
 514 00bd 01       		.byte	0x1
 515 00be 3F       		.uleb128 0x3f
 516 00bf 19       		.uleb128 0x19
 517 00c0 03       		.uleb128 0x3
 518 00c1 0E       		.uleb128 0xe
 519 00c2 3A       		.uleb128 0x3a
 520 00c3 0B       		.uleb128 0xb
 521 00c4 3B       		.uleb128 0x3b
 522 00c5 0B       		.uleb128 0xb
 523 00c6 27       		.uleb128 0x27
 524 00c7 19       		.uleb128 0x19
 525 00c8 3C       		.uleb128 0x3c
 526 00c9 19       		.uleb128 0x19
 527 00ca 01       		.uleb128 0x1
 528 00cb 13       		.uleb128 0x13
 529 00cc 00       		.byte	0
 530 00cd 00       		.byte	0
 531 00ce 0F       		.uleb128 0xf
 532 00cf 05       		.uleb128 0x5
 533 00d0 00       		.byte	0
 534 00d1 49       		.uleb128 0x49
 535 00d2 13       		.uleb128 0x13
 536 00d3 00       		.byte	0
 537 00d4 00       		.byte	0
 538 00d5 10       		.uleb128 0x10
 539 00d6 2E       		.uleb128 0x2e
 540 00d7 01       		.byte	0x1
 541 00d8 3F       		.uleb128 0x3f
 542 00d9 19       		.uleb128 0x19
 543 00da 03       		.uleb128 0x3
 544 00db 0E       		.uleb128 0xe
 545 00dc 3A       		.uleb128 0x3a
 546 00dd 0B       		.uleb128 0xb
ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 18


 547 00de 3B       		.uleb128 0x3b
 548 00df 0B       		.uleb128 0xb
 549 00e0 27       		.uleb128 0x27
 550 00e1 19       		.uleb128 0x19
 551 00e2 49       		.uleb128 0x49
 552 00e3 13       		.uleb128 0x13
 553 00e4 3C       		.uleb128 0x3c
 554 00e5 19       		.uleb128 0x19
 555 00e6 00       		.byte	0
 556 00e7 00       		.byte	0
 557 00e8 00       		.byte	0
 558              		.section	.debug_aranges,"",%progbits
 559 0000 2C000000 		.4byte	0x2c
 560 0004 0200     		.2byte	0x2
 561 0006 00000000 		.4byte	.Ldebug_info0
 562 000a 04       		.byte	0x4
 563 000b 00       		.byte	0
 564 000c 0000     		.2byte	0
 565 000e 0000     		.2byte	0
 566 0010 00000000 		.4byte	.LFB0
 567 0014 94000000 		.4byte	.LFE0-.LFB0
 568 0018 00000000 		.4byte	.LFB1
 569 001c 02000000 		.4byte	.LFE1-.LFB1
 570 0020 00000000 		.4byte	.LFB2
 571 0024 02000000 		.4byte	.LFE2-.LFB2
 572 0028 00000000 		.4byte	0
 573 002c 00000000 		.4byte	0
 574              		.section	.debug_ranges,"",%progbits
 575              	.Ldebug_ranges0:
 576 0000 00000000 		.4byte	.LFB0
 577 0004 94000000 		.4byte	.LFE0
 578 0008 00000000 		.4byte	.LFB1
 579 000c 02000000 		.4byte	.LFE1
 580 0010 00000000 		.4byte	.LFB2
 581 0014 02000000 		.4byte	.LFE2
 582 0018 00000000 		.4byte	0
 583 001c 00000000 		.4byte	0
 584              		.section	.debug_line,"",%progbits
 585              	.Ldebug_line0:
 586 0000 B9000000 		.section	.debug_str,"MS",%progbits,1
 586      02006900 
 586      00000201 
 586      FB0E0D00 
 586      01010101 
 587              	.LASF6:
 588 0000 6C6F6E67 		.ascii	"long long int\000"
 588      206C6F6E 
 588      6720696E 
 588      7400
 589              	.LASF10:
 590 000e 75696E74 		.ascii	"uint32\000"
 590      333200
 591              	.LASF8:
 592 0015 756E7369 		.ascii	"unsigned int\000"
 592      676E6564 
 592      20696E74 
 592      00
ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 19


 593              	.LASF1:
 594 0022 756E7369 		.ascii	"unsigned char\000"
 594      676E6564 
 594      20636861 
 594      7200
 595              	.LASF20:
 596 0030 4379496E 		.ascii	"CyIntSetPriority\000"
 596      74536574 
 596      5072696F 
 596      72697479 
 596      00
 597              	.LASF25:
 598 0041 53504953 		.ascii	"SPIS_SpiInit\000"
 598      5F537069 
 598      496E6974 
 598      00
 599              	.LASF9:
 600 004e 75696E74 		.ascii	"uint8\000"
 600      3800
 601              	.LASF5:
 602 0054 6C6F6E67 		.ascii	"long unsigned int\000"
 602      20756E73 
 602      69676E65 
 602      6420696E 
 602      7400
 603              	.LASF7:
 604 0066 6C6F6E67 		.ascii	"long long unsigned int\000"
 604      206C6F6E 
 604      6720756E 
 604      7369676E 
 604      65642069 
 605              	.LASF3:
 606 007d 73686F72 		.ascii	"short unsigned int\000"
 606      7420756E 
 606      7369676E 
 606      65642069 
 606      6E7400
 607              	.LASF11:
 608 0090 666C6F61 		.ascii	"float\000"
 608      7400
 609              	.LASF23:
 610 0096 2E5C4765 		.ascii	".\\Generated_Source\\PSoC4\\SPIS_SPI.c\000"
 610      6E657261 
 610      7465645F 
 610      536F7572 
 610      63655C50 
 611              	.LASF21:
 612 00ba 4379496E 		.ascii	"CyIntSetVector\000"
 612      74536574 
 612      56656374 
 612      6F7200
 613              	.LASF13:
 614 00c9 63686172 		.ascii	"char\000"
 614      00
 615              	.LASF17:
 616 00ce 53504953 		.ascii	"SPIS_SpiPostEnable\000"
 616      5F537069 
ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 20


 616      506F7374 
 616      456E6162 
 616      6C6500
 617              	.LASF4:
 618 00e1 6C6F6E67 		.ascii	"long int\000"
 618      20696E74 
 618      00
 619              	.LASF15:
 620 00ea 63796973 		.ascii	"cyisraddress\000"
 620      72616464 
 620      72657373 
 620      00
 621              	.LASF19:
 622 00f7 4379496E 		.ascii	"CyIntDisable\000"
 622      74446973 
 622      61626C65 
 622      00
 623              	.LASF12:
 624 0104 646F7562 		.ascii	"double\000"
 624      6C6500
 625              	.LASF14:
 626 010b 72656733 		.ascii	"reg32\000"
 626      3200
 627              	.LASF18:
 628 0111 53504953 		.ascii	"SPIS_SpiStop\000"
 628      5F537069 
 628      53746F70 
 628      00
 629              	.LASF0:
 630 011e 7369676E 		.ascii	"signed char\000"
 630      65642063 
 630      68617200 
 631              	.LASF22:
 632 012a 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 632      4320342E 
 632      392E3320 
 632      32303135 
 632      30333033 
 633 015d 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m0 -mthumb -g -O"
 633      20726576 
 633      6973696F 
 633      6E203232 
 633      31323230 
 634 0190 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 634      66756E63 
 634      74696F6E 
 634      2D736563 
 634      74696F6E 
 635              	.LASF2:
 636 01b8 73686F72 		.ascii	"short int\000"
 636      7420696E 
 636      7400
 637              	.LASF24:
 638 01c2 433A5C55 		.ascii	"C:\\Users\\Simon\\Documents\\GitHub\\E3PRJ3-Gruppe1"
 638      73657273 
 638      5C53696D 
 638      6F6E5C44 
ARM GAS  C:\Users\Simon\AppData\Local\Temp\ccGW5gxr.s 			page 21


 638      6F63756D 
 639 01f0 5C50536F 		.ascii	"\\PSoC\\PSoC4Master.cydsn\000"
 639      435C5053 
 639      6F43344D 
 639      61737465 
 639      722E6379 
 640              	.LASF16:
 641 0208 73697A65 		.ascii	"sizetype\000"
 641      74797065 
 641      00
 642              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
