\hypertarget{group___r_c_c_ex___i2_c1___clock___source}{}\doxysection{RCCEx I2\+C1 Clock Source}
\label{group___r_c_c_ex___i2_c1___clock___source}\index{RCCEx I2C1 Clock Source@{RCCEx I2C1 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_c1___clock___source_ga2fc90800e3059c5e65977746386f651c}{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+PCLK1}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_c1___clock___source_ga1a04c52a4f4665188e40cd7f4018ea3f}{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df979e472c27a849daca7e0035d416d}{RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C1\+SEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_c1___clock___source_ga5645524b292048cfe127da02ba9b3df7}{RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c667a74f28fff26ae4fe41020825d70}{RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C1\+SEL\+\_\+1}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___i2_c1___clock___source_ga5645524b292048cfe127da02ba9b3df7}\label{group___r_c_c_ex___i2_c1___clock___source_ga5645524b292048cfe127da02ba9b3df7}} 
\index{RCCEx I2C1 Clock Source@{RCCEx I2C1 Clock Source}!RCC\_I2C1CLKSOURCE\_HSI@{RCC\_I2C1CLKSOURCE\_HSI}}
\index{RCC\_I2C1CLKSOURCE\_HSI@{RCC\_I2C1CLKSOURCE\_HSI}!RCCEx I2C1 Clock Source@{RCCEx I2C1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_I2C1CLKSOURCE\_HSI}{RCC\_I2C1CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c667a74f28fff26ae4fe41020825d70}{RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C1\+SEL\+\_\+1}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00448}{448}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___i2_c1___clock___source_ga2fc90800e3059c5e65977746386f651c}\label{group___r_c_c_ex___i2_c1___clock___source_ga2fc90800e3059c5e65977746386f651c}} 
\index{RCCEx I2C1 Clock Source@{RCCEx I2C1 Clock Source}!RCC\_I2C1CLKSOURCE\_PCLK1@{RCC\_I2C1CLKSOURCE\_PCLK1}}
\index{RCC\_I2C1CLKSOURCE\_PCLK1@{RCC\_I2C1CLKSOURCE\_PCLK1}!RCCEx I2C1 Clock Source@{RCCEx I2C1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_I2C1CLKSOURCE\_PCLK1}{RCC\_I2C1CLKSOURCE\_PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+PCLK1~((uint32\+\_\+t)0x00000000U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00446}{446}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___i2_c1___clock___source_ga1a04c52a4f4665188e40cd7f4018ea3f}\label{group___r_c_c_ex___i2_c1___clock___source_ga1a04c52a4f4665188e40cd7f4018ea3f}} 
\index{RCCEx I2C1 Clock Source@{RCCEx I2C1 Clock Source}!RCC\_I2C1CLKSOURCE\_SYSCLK@{RCC\_I2C1CLKSOURCE\_SYSCLK}}
\index{RCC\_I2C1CLKSOURCE\_SYSCLK@{RCC\_I2C1CLKSOURCE\_SYSCLK}!RCCEx I2C1 Clock Source@{RCCEx I2C1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_I2C1CLKSOURCE\_SYSCLK}{RCC\_I2C1CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+I2\+C1\+CLKSOURCE\+\_\+\+SYSCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df979e472c27a849daca7e0035d416d}{RCC\+\_\+\+DCKCFGR2\+\_\+\+I2\+C1\+SEL\+\_\+0}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00447}{447}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

