// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer26_out_dout,
        layer26_out_num_data_valid,
        layer26_out_fifo_cap,
        layer26_out_empty_n,
        layer26_out_read,
        layer6_out_din,
        layer6_out_num_data_valid,
        layer6_out_fifo_cap,
        layer6_out_full_n,
        layer6_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] layer26_out_dout;
input  [4:0] layer26_out_num_data_valid;
input  [4:0] layer26_out_fifo_cap;
input   layer26_out_empty_n;
output   layer26_out_read;
output  [255:0] layer6_out_din;
input  [2:0] layer6_out_num_data_valid;
input  [2:0] layer6_out_fifo_cap;
input   layer6_out_full_n;
output   layer6_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer26_out_read;
reg layer6_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln21_reg_5570;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] and_ln360_reg_5687;
reg   [0:0] and_ln360_reg_5687_pp0_iter3_reg;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln21_fu_396_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_83;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_82;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_81;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_80;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_79;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_78;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_77;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_76;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_75;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_74;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_73;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_72;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_71;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_70;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_43;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_42;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_41;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_40;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_39;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_38;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_37;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_36;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_35;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_34;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_33;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_32;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_31;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_30;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_335;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_336;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_337;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_338;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_339;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_340;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_341;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_342;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_343;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_344;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_345;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_346;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_95;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_94;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_93;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_92;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_91;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_90;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_89;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_87;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_86;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_85;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_84;
reg   [31:0] sX_5;
reg   [31:0] pX_5;
reg    layer26_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer6_out_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln21_reg_5570_pp0_iter1_reg;
wire   [0:0] icmp_ln360_3_fu_412_p2;
reg   [0:0] icmp_ln360_3_reg_5574;
wire   [0:0] icmp_ln384_fu_424_p2;
reg   [0:0] icmp_ln384_reg_5579;
wire   [15:0] a_V_246_fu_447_p1;
reg   [15:0] a_V_246_reg_5583;
reg   [15:0] a_V_261_reg_5589;
reg   [15:0] a_V_248_reg_5594;
reg   [15:0] a_V_249_reg_5600;
reg   [15:0] a_V_250_reg_5606;
reg   [15:0] a_V_251_reg_5612;
reg   [15:0] a_V_252_reg_5618;
reg   [15:0] a_V_253_reg_5623;
reg   [15:0] a_V_254_reg_5629;
reg   [15:0] a_V_255_reg_5635;
reg   [15:0] a_V_256_reg_5641;
reg   [15:0] a_V_257_reg_5646;
reg   [15:0] a_V_258_reg_5652;
reg   [15:0] a_V_259_reg_5658;
reg   [15:0] a_V_220_reg_5664;
reg   [15:0] a_V_224_reg_5670;
reg   [15:0] a_V_229_reg_5676;
reg   [15:0] a_V_244_reg_5682;
wire   [0:0] and_ln360_fu_811_p2;
reg   [0:0] and_ln360_reg_5687_pp0_iter2_reg;
reg   [15:0] mult_V_192_reg_5691;
reg   [15:0] mult_V_269_reg_5696;
reg   [15:0] mult_V_304_reg_5701;
reg   [15:0] mult_V_317_reg_5706;
wire   [15:0] add_ln813_282_fu_1248_p2;
reg   [15:0] add_ln813_282_reg_5711;
wire   [15:0] add_ln813_289_fu_1254_p2;
reg   [15:0] add_ln813_289_reg_5716;
wire   [15:0] add_ln813_304_fu_1260_p2;
reg   [15:0] add_ln813_304_reg_5721;
wire   [15:0] add_ln813_320_fu_1266_p2;
reg   [15:0] add_ln813_320_reg_5726;
wire   [15:0] add_ln813_367_fu_1272_p2;
reg   [15:0] add_ln813_367_reg_5731;
wire   [15:0] add_ln813_383_fu_1278_p2;
reg   [15:0] add_ln813_383_reg_5736;
wire   [15:0] add_ln813_399_fu_1290_p2;
reg   [15:0] add_ln813_399_reg_5741;
wire   [15:0] add_ln813_284_fu_4874_p2;
reg   [15:0] add_ln813_284_reg_5746;
wire   [15:0] add_ln813_291_fu_4909_p2;
reg   [15:0] add_ln813_291_reg_5751;
wire   [15:0] add_ln813_295_fu_4927_p2;
reg   [15:0] add_ln813_295_reg_5756;
wire   [15:0] add_ln813_298_fu_4945_p2;
reg   [15:0] add_ln813_298_reg_5761;
wire   [15:0] add_ln813_306_fu_4980_p2;
reg   [15:0] add_ln813_306_reg_5766;
wire   [15:0] add_ln813_309_fu_4986_p2;
reg   [15:0] add_ln813_309_reg_5771;
wire   [15:0] add_ln813_310_fu_4992_p2;
reg   [15:0] add_ln813_310_reg_5776;
wire   [15:0] add_ln813_314_fu_5010_p2;
reg   [15:0] add_ln813_314_reg_5781;
wire   [15:0] add_ln813_322_fu_5045_p2;
reg   [15:0] add_ln813_322_reg_5786;
wire   [15:0] add_ln813_326_fu_5063_p2;
reg   [15:0] add_ln813_326_reg_5791;
wire   [15:0] add_ln813_329_fu_5081_p2;
reg   [15:0] add_ln813_329_reg_5796;
wire   [15:0] add_ln813_337_fu_5121_p2;
reg   [15:0] add_ln813_337_reg_5801;
wire   [15:0] add_ln813_343_fu_5139_p2;
reg   [15:0] add_ln813_343_reg_5806;
wire   [15:0] add_ln813_346_fu_5157_p2;
reg   [15:0] add_ln813_346_reg_5811;
wire   [15:0] add_ln813_354_fu_5197_p2;
reg   [15:0] add_ln813_354_reg_5816;
wire   [15:0] add_ln813_358_fu_5215_p2;
reg   [15:0] add_ln813_358_reg_5821;
wire   [15:0] add_ln813_361_fu_5233_p2;
reg   [15:0] add_ln813_361_reg_5826;
wire   [15:0] add_ln813_369_fu_5268_p2;
reg   [15:0] add_ln813_369_reg_5831;
wire   [15:0] add_ln813_372_fu_5274_p2;
reg   [15:0] add_ln813_372_reg_5836;
wire   [15:0] add_ln813_373_fu_5280_p2;
reg   [15:0] add_ln813_373_reg_5841;
wire   [15:0] add_ln813_377_fu_5298_p2;
reg   [15:0] add_ln813_377_reg_5846;
wire   [15:0] add_ln813_385_fu_5333_p2;
reg   [15:0] add_ln813_385_reg_5851;
wire   [15:0] add_ln813_389_fu_5351_p2;
reg   [15:0] add_ln813_389_reg_5856;
wire   [15:0] add_ln813_392_fu_5369_p2;
reg   [15:0] add_ln813_392_reg_5861;
wire   [15:0] add_ln813_401_fu_5404_p2;
reg   [15:0] add_ln813_401_reg_5866;
wire   [15:0] add_ln813_308_fu_5423_p2;
reg   [15:0] add_ln813_308_reg_5871;
wire   [15:0] add_ln813_339_fu_5452_p2;
reg   [15:0] add_ln813_339_reg_5876;
wire   [15:0] add_ln813_404_fu_5511_p2;
reg   [15:0] add_ln813_404_reg_5881;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_381_p4;
wire   [31:0] select_ln391_fu_1302_p3;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_reg_377;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_377;
wire   [15:0] a_V_247_fu_471_p4;
wire   [15:0] a_V_260_fu_451_p4;
wire   [31:0] add_ln384_fu_418_p2;
reg   [3:0] i_iw_05_fu_360;
wire   [3:0] i_iw_11_fu_402_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i_iw;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln360_fu_805_p2;
wire   [20:0] shl_ln1273_s_fu_816_p3;
wire   [20:0] r_V_452_fu_824_p2;
wire   [20:0] shl_ln1273_227_fu_840_p3;
wire   [20:0] r_V_478_fu_848_p2;
wire   [20:0] shl_ln1273_230_fu_864_p3;
wire   [20:0] r_V_484_fu_872_p2;
wire   [20:0] shl_ln1273_243_fu_888_p3;
wire   [20:0] r_V_510_fu_896_p2;
wire   [20:0] shl_ln1273_246_fu_912_p3;
wire   [20:0] r_V_516_fu_920_p2;
wire   [20:0] shl_ln1273_259_fu_936_p3;
wire   [20:0] r_V_542_fu_944_p2;
wire   [20:0] shl_ln1273_262_fu_960_p3;
wire   [20:0] r_V_548_fu_968_p2;
wire   [20:0] shl_ln1273_275_fu_984_p3;
wire   [20:0] r_V_574_fu_992_p2;
wire   [20:0] shl_ln1273_278_fu_1008_p3;
wire   [20:0] r_V_580_fu_1016_p2;
wire   [20:0] shl_ln1273_291_fu_1032_p3;
wire   [20:0] r_V_606_fu_1040_p2;
wire   [20:0] shl_ln1273_294_fu_1056_p3;
wire   [20:0] r_V_612_fu_1064_p2;
wire   [20:0] shl_ln1273_307_fu_1080_p3;
wire   [20:0] r_V_638_fu_1088_p2;
wire   [20:0] shl_ln1273_310_fu_1104_p3;
wire   [20:0] r_V_644_fu_1112_p2;
wire   [20:0] shl_ln1273_315_fu_1128_p3;
wire   [20:0] r_V_654_fu_1136_p2;
wire   [20:0] shl_ln1273_319_fu_1152_p3;
wire   [20:0] r_V_662_fu_1160_p2;
wire   [20:0] shl_ln1273_324_fu_1176_p3;
wire   [20:0] r_V_672_fu_1184_p2;
wire   [20:0] shl_ln1273_326_fu_1200_p3;
wire   [20:0] r_V_676_fu_1208_p2;
wire   [20:0] shl_ln1273_339_fu_1224_p3;
wire   [20:0] r_V_702_fu_1232_p2;
wire   [15:0] mult_V_297_fu_1166_p4;
wire   [15:0] mult_V_288_fu_1118_p4;
wire   [15:0] mult_V_293_fu_1142_p4;
wire   [15:0] mult_V_272_fu_1070_p4;
wire   [15:0] mult_V_285_fu_1094_p4;
wire   [15:0] mult_V_240_fu_974_p4;
wire   [15:0] mult_V_253_fu_998_p4;
wire   [15:0] mult_V_256_fu_1022_p4;
wire   [15:0] mult_V_205_fu_854_p4;
wire   [15:0] mult_V_208_fu_878_p4;
wire   [15:0] mult_V_221_fu_902_p4;
wire   [15:0] mult_V_224_fu_926_p4;
wire   [15:0] mult_V_302_fu_1190_p4;
wire   [15:0] add_ln813_398_fu_1284_p2;
wire   [15:0] mult_V_237_fu_950_p4;
wire   [31:0] add_ln391_fu_1296_p2;
wire   [20:0] shl_ln_fu_2223_p3;
wire   [20:0] r_V_450_fu_2231_p2;
wire   [20:0] shl_ln1273_215_fu_2247_p3;
wire   [20:0] r_V_454_fu_2255_p2;
wire   [20:0] shl_ln1273_216_fu_2271_p3;
wire   [20:0] r_V_456_fu_2279_p2;
wire   [20:0] shl_ln1273_217_fu_2295_p3;
wire   [20:0] r_V_458_fu_2303_p2;
wire   [20:0] shl_ln1273_218_fu_2319_p3;
wire   [20:0] r_V_460_fu_2327_p2;
wire   [20:0] shl_ln1273_219_fu_2343_p3;
wire   [20:0] r_V_462_fu_2351_p2;
wire   [20:0] shl_ln1273_220_fu_2367_p3;
wire   [20:0] r_V_464_fu_2375_p2;
wire   [20:0] shl_ln1273_221_fu_2391_p3;
wire   [20:0] r_V_466_fu_2399_p2;
wire   [20:0] shl_ln1273_222_fu_2415_p3;
wire   [20:0] r_V_468_fu_2423_p2;
wire   [20:0] shl_ln1273_223_fu_2439_p3;
wire   [20:0] r_V_470_fu_2447_p2;
wire   [20:0] shl_ln1273_224_fu_2463_p3;
wire   [20:0] r_V_472_fu_2471_p2;
wire   [20:0] shl_ln1273_225_fu_2487_p3;
wire   [20:0] r_V_474_fu_2495_p2;
wire   [20:0] shl_ln1273_226_fu_2511_p3;
wire   [20:0] r_V_476_fu_2519_p2;
wire   [20:0] shl_ln1273_228_fu_2535_p3;
wire   [20:0] r_V_480_fu_2543_p2;
wire   [20:0] shl_ln1273_229_fu_2559_p3;
wire   [20:0] r_V_482_fu_2567_p2;
wire   [20:0] shl_ln1273_231_fu_2583_p3;
wire   [20:0] r_V_486_fu_2591_p2;
wire   [20:0] shl_ln1273_232_fu_2607_p3;
wire   [20:0] r_V_488_fu_2615_p2;
wire   [20:0] shl_ln1273_233_fu_2631_p3;
wire   [20:0] r_V_490_fu_2639_p2;
wire   [20:0] shl_ln1273_234_fu_2655_p3;
wire   [20:0] r_V_492_fu_2663_p2;
wire   [20:0] shl_ln1273_235_fu_2679_p3;
wire   [20:0] r_V_494_fu_2687_p2;
wire   [20:0] shl_ln1273_236_fu_2703_p3;
wire   [20:0] r_V_496_fu_2711_p2;
wire   [20:0] shl_ln1273_237_fu_2727_p3;
wire   [20:0] r_V_498_fu_2735_p2;
wire   [20:0] shl_ln1273_238_fu_2751_p3;
wire   [20:0] r_V_500_fu_2759_p2;
wire   [20:0] shl_ln1273_239_fu_2775_p3;
wire   [20:0] r_V_502_fu_2783_p2;
wire   [20:0] shl_ln1273_240_fu_2799_p3;
wire   [20:0] r_V_504_fu_2807_p2;
wire   [20:0] shl_ln1273_241_fu_2823_p3;
wire   [20:0] r_V_506_fu_2831_p2;
wire   [20:0] shl_ln1273_242_fu_2847_p3;
wire   [20:0] r_V_508_fu_2855_p2;
wire   [20:0] shl_ln1273_244_fu_2871_p3;
wire   [20:0] r_V_512_fu_2879_p2;
wire   [20:0] shl_ln1273_245_fu_2895_p3;
wire   [20:0] r_V_514_fu_2903_p2;
wire   [20:0] shl_ln1273_247_fu_2919_p3;
wire   [20:0] r_V_518_fu_2927_p2;
wire   [20:0] shl_ln1273_248_fu_2943_p3;
wire   [20:0] r_V_520_fu_2951_p2;
wire   [20:0] shl_ln1273_249_fu_2967_p3;
wire   [20:0] r_V_522_fu_2975_p2;
wire   [20:0] shl_ln1273_250_fu_2991_p3;
wire   [20:0] r_V_524_fu_2999_p2;
wire   [20:0] shl_ln1273_251_fu_3015_p3;
wire   [20:0] r_V_526_fu_3023_p2;
wire   [20:0] shl_ln1273_252_fu_3039_p3;
wire   [20:0] r_V_528_fu_3047_p2;
wire   [20:0] shl_ln1273_253_fu_3063_p3;
wire   [20:0] r_V_530_fu_3071_p2;
wire   [20:0] shl_ln1273_254_fu_3087_p3;
wire   [20:0] r_V_532_fu_3095_p2;
wire   [20:0] shl_ln1273_255_fu_3111_p3;
wire   [20:0] r_V_534_fu_3119_p2;
wire   [20:0] shl_ln1273_256_fu_3135_p3;
wire   [20:0] r_V_536_fu_3143_p2;
wire   [20:0] shl_ln1273_257_fu_3159_p3;
wire   [20:0] r_V_538_fu_3167_p2;
wire   [20:0] shl_ln1273_258_fu_3183_p3;
wire   [20:0] r_V_540_fu_3191_p2;
wire   [20:0] shl_ln1273_260_fu_3207_p3;
wire   [20:0] r_V_544_fu_3215_p2;
wire   [20:0] shl_ln1273_261_fu_3231_p3;
wire   [20:0] r_V_546_fu_3239_p2;
wire   [20:0] shl_ln1273_263_fu_3255_p3;
wire   [20:0] r_V_550_fu_3263_p2;
wire   [20:0] shl_ln1273_264_fu_3279_p3;
wire   [20:0] r_V_552_fu_3287_p2;
wire   [20:0] shl_ln1273_265_fu_3303_p3;
wire   [20:0] r_V_554_fu_3311_p2;
wire   [20:0] shl_ln1273_266_fu_3327_p3;
wire   [20:0] r_V_556_fu_3335_p2;
wire   [20:0] shl_ln1273_267_fu_3351_p3;
wire   [20:0] r_V_558_fu_3359_p2;
wire   [20:0] shl_ln1273_268_fu_3375_p3;
wire   [20:0] r_V_560_fu_3383_p2;
wire   [20:0] shl_ln1273_269_fu_3399_p3;
wire   [20:0] r_V_562_fu_3407_p2;
wire   [20:0] shl_ln1273_270_fu_3423_p3;
wire   [20:0] r_V_564_fu_3431_p2;
wire   [20:0] shl_ln1273_271_fu_3447_p3;
wire   [20:0] r_V_566_fu_3455_p2;
wire   [20:0] shl_ln1273_272_fu_3471_p3;
wire   [20:0] r_V_568_fu_3479_p2;
wire   [20:0] shl_ln1273_273_fu_3495_p3;
wire   [20:0] r_V_570_fu_3503_p2;
wire   [20:0] shl_ln1273_274_fu_3519_p3;
wire   [20:0] r_V_572_fu_3527_p2;
wire   [20:0] shl_ln1273_276_fu_3543_p3;
wire   [20:0] r_V_576_fu_3551_p2;
wire   [20:0] shl_ln1273_277_fu_3567_p3;
wire   [20:0] r_V_578_fu_3575_p2;
wire   [20:0] shl_ln1273_279_fu_3591_p3;
wire   [20:0] r_V_582_fu_3599_p2;
wire   [20:0] shl_ln1273_280_fu_3615_p3;
wire   [20:0] r_V_584_fu_3623_p2;
wire   [20:0] shl_ln1273_281_fu_3639_p3;
wire   [20:0] r_V_586_fu_3647_p2;
wire   [20:0] shl_ln1273_282_fu_3663_p3;
wire   [20:0] r_V_588_fu_3671_p2;
wire   [20:0] shl_ln1273_283_fu_3687_p3;
wire   [20:0] r_V_590_fu_3695_p2;
wire   [20:0] shl_ln1273_284_fu_3711_p3;
wire   [20:0] r_V_592_fu_3719_p2;
wire   [20:0] shl_ln1273_285_fu_3735_p3;
wire   [20:0] r_V_594_fu_3743_p2;
wire   [20:0] shl_ln1273_286_fu_3759_p3;
wire   [20:0] r_V_596_fu_3767_p2;
wire   [20:0] shl_ln1273_287_fu_3783_p3;
wire   [20:0] r_V_598_fu_3791_p2;
wire   [20:0] shl_ln1273_288_fu_3807_p3;
wire   [20:0] r_V_600_fu_3815_p2;
wire   [20:0] shl_ln1273_289_fu_3831_p3;
wire   [20:0] r_V_602_fu_3839_p2;
wire   [20:0] shl_ln1273_290_fu_3855_p3;
wire   [20:0] r_V_604_fu_3863_p2;
wire   [20:0] shl_ln1273_292_fu_3879_p3;
wire   [20:0] r_V_608_fu_3887_p2;
wire   [20:0] shl_ln1273_293_fu_3903_p3;
wire   [20:0] r_V_610_fu_3911_p2;
wire   [20:0] shl_ln1273_295_fu_3927_p3;
wire   [20:0] r_V_614_fu_3935_p2;
wire   [20:0] shl_ln1273_296_fu_3951_p3;
wire   [20:0] r_V_616_fu_3959_p2;
wire   [20:0] shl_ln1273_297_fu_3975_p3;
wire   [20:0] r_V_618_fu_3983_p2;
wire   [20:0] shl_ln1273_298_fu_3999_p3;
wire   [20:0] r_V_620_fu_4007_p2;
wire   [20:0] shl_ln1273_299_fu_4023_p3;
wire   [20:0] r_V_622_fu_4030_p2;
wire   [20:0] shl_ln1273_300_fu_4046_p3;
wire   [20:0] r_V_624_fu_4054_p2;
wire   [20:0] shl_ln1273_301_fu_4070_p3;
wire   [20:0] r_V_626_fu_4078_p2;
wire   [20:0] shl_ln1273_302_fu_4094_p3;
wire   [20:0] r_V_628_fu_4102_p2;
wire   [20:0] shl_ln1273_303_fu_4118_p3;
wire   [20:0] r_V_630_fu_4125_p2;
wire   [20:0] shl_ln1273_304_fu_4141_p3;
wire   [20:0] r_V_632_fu_4149_p2;
wire   [20:0] shl_ln1273_305_fu_4165_p3;
wire   [20:0] r_V_634_fu_4173_p2;
wire   [20:0] shl_ln1273_306_fu_4189_p3;
wire   [20:0] r_V_636_fu_4197_p2;
wire   [20:0] shl_ln1273_308_fu_4213_p3;
wire   [20:0] r_V_640_fu_4220_p2;
wire   [20:0] shl_ln1273_309_fu_4236_p3;
wire   [20:0] r_V_642_fu_4244_p2;
wire   [20:0] shl_ln1273_311_fu_4260_p3;
wire   [20:0] r_V_646_fu_4268_p2;
wire   [20:0] shl_ln1273_312_fu_4284_p3;
wire   [20:0] r_V_648_fu_4292_p2;
wire   [20:0] shl_ln1273_313_fu_4308_p3;
wire   [20:0] r_V_650_fu_4316_p2;
wire   [20:0] shl_ln1273_314_fu_4332_p3;
wire   [20:0] r_V_652_fu_4340_p2;
wire   [20:0] shl_ln1273_316_fu_4356_p3;
wire   [20:0] r_V_656_fu_4364_p2;
wire   [20:0] shl_ln1273_317_fu_4380_p3;
wire   [20:0] r_V_658_fu_4388_p2;
wire   [20:0] shl_ln1273_318_fu_4404_p3;
wire   [20:0] r_V_660_fu_4412_p2;
wire   [20:0] shl_ln1273_320_fu_4428_p3;
wire   [20:0] r_V_664_fu_4436_p2;
wire   [20:0] shl_ln1273_321_fu_4452_p3;
wire   [20:0] r_V_666_fu_4460_p2;
wire   [20:0] shl_ln1273_322_fu_4476_p3;
wire   [20:0] r_V_668_fu_4484_p2;
wire   [20:0] shl_ln1273_323_fu_4500_p3;
wire   [20:0] r_V_670_fu_4507_p2;
wire   [20:0] shl_ln1273_325_fu_4523_p3;
wire   [20:0] r_V_674_fu_4530_p2;
wire   [20:0] shl_ln1273_327_fu_4546_p3;
wire   [20:0] r_V_678_fu_4553_p2;
wire   [20:0] shl_ln1273_328_fu_4569_p3;
wire   [20:0] r_V_680_fu_4576_p2;
wire   [20:0] shl_ln1273_329_fu_4592_p3;
wire   [20:0] r_V_682_fu_4599_p2;
wire   [20:0] shl_ln1273_330_fu_4615_p3;
wire   [20:0] r_V_684_fu_4622_p2;
wire   [20:0] shl_ln1273_331_fu_4638_p3;
wire   [20:0] r_V_686_fu_4645_p2;
wire   [20:0] shl_ln1273_332_fu_4661_p3;
wire   [20:0] r_V_688_fu_4668_p2;
wire   [20:0] shl_ln1273_333_fu_4684_p3;
wire   [20:0] r_V_690_fu_4691_p2;
wire   [20:0] shl_ln1273_334_fu_4707_p3;
wire   [20:0] r_V_692_fu_4714_p2;
wire   [20:0] shl_ln1273_335_fu_4730_p3;
wire   [20:0] r_V_694_fu_4737_p2;
wire   [20:0] shl_ln1273_336_fu_4753_p3;
wire   [20:0] r_V_696_fu_4760_p2;
wire   [20:0] shl_ln1273_337_fu_4776_p3;
wire   [20:0] r_V_698_fu_4783_p2;
wire   [20:0] shl_ln1273_338_fu_4799_p3;
wire   [20:0] r_V_700_fu_4806_p2;
wire   [20:0] shl_ln1273_340_fu_4822_p3;
wire   [20:0] r_V_704_fu_4829_p2;
wire   [15:0] mult_V_301_fu_4513_p4;
wire   [15:0] mult_V_300_fu_4490_p4;
wire   [15:0] mult_V_299_fu_4466_p4;
wire   [15:0] mult_V_296_fu_4418_p4;
wire   [15:0] add_ln813_279_fu_4851_p2;
wire   [15:0] add_ln813_fu_4845_p2;
wire   [15:0] mult_V_295_fu_4394_p4;
wire   [15:0] mult_V_298_fu_4442_p4;
wire   [15:0] add_ln813_281_fu_4863_p2;
wire   [15:0] add_ln813_283_fu_4869_p2;
wire   [15:0] add_ln813_280_fu_4857_p2;
wire   [15:0] mult_V_287_fu_4250_p4;
wire   [15:0] mult_V_290_fu_4298_p4;
wire   [15:0] mult_V_289_fu_4274_p4;
wire   [15:0] mult_V_292_fu_4346_p4;
wire   [15:0] add_ln813_286_fu_4886_p2;
wire   [15:0] add_ln813_285_fu_4880_p2;
wire   [15:0] mult_V_291_fu_4322_p4;
wire   [15:0] mult_V_294_fu_4370_p4;
wire   [15:0] add_ln813_288_fu_4898_p2;
wire   [15:0] add_ln813_290_fu_4904_p2;
wire   [15:0] add_ln813_287_fu_4892_p2;
wire   [15:0] mult_V_271_fu_3917_p4;
wire   [15:0] mult_V_274_fu_3965_p4;
wire   [15:0] mult_V_273_fu_3941_p4;
wire   [15:0] mult_V_276_fu_4013_p4;
wire   [15:0] add_ln813_294_fu_4921_p2;
wire   [15:0] add_ln813_293_fu_4915_p2;
wire   [15:0] mult_V_275_fu_3989_p4;
wire   [15:0] mult_V_278_fu_4060_p4;
wire   [15:0] mult_V_277_fu_4036_p4;
wire   [15:0] mult_V_280_fu_4108_p4;
wire   [15:0] add_ln813_297_fu_4939_p2;
wire   [15:0] add_ln813_296_fu_4933_p2;
wire   [15:0] mult_V_279_fu_4084_p4;
wire   [15:0] mult_V_282_fu_4155_p4;
wire   [15:0] mult_V_281_fu_4131_p4;
wire   [15:0] mult_V_284_fu_4203_p4;
wire   [15:0] add_ln813_301_fu_4957_p2;
wire   [15:0] add_ln813_300_fu_4951_p2;
wire   [15:0] mult_V_283_fu_4179_p4;
wire   [15:0] mult_V_286_fu_4226_p4;
wire   [15:0] add_ln813_303_fu_4969_p2;
wire   [15:0] add_ln813_305_fu_4975_p2;
wire   [15:0] add_ln813_302_fu_4963_p2;
wire   [15:0] mult_V_239_fu_3245_p4;
wire   [15:0] mult_V_242_fu_3293_p4;
wire   [15:0] mult_V_241_fu_3269_p4;
wire   [15:0] mult_V_244_fu_3341_p4;
wire   [15:0] mult_V_243_fu_3317_p4;
wire   [15:0] mult_V_246_fu_3389_p4;
wire   [15:0] mult_V_245_fu_3365_p4;
wire   [15:0] mult_V_248_fu_3437_p4;
wire   [15:0] add_ln813_313_fu_5004_p2;
wire   [15:0] add_ln813_312_fu_4998_p2;
wire   [15:0] mult_V_247_fu_3413_p4;
wire   [15:0] mult_V_250_fu_3485_p4;
wire   [15:0] mult_V_249_fu_3461_p4;
wire   [15:0] mult_V_252_fu_3533_p4;
wire   [15:0] add_ln813_317_fu_5022_p2;
wire   [15:0] add_ln813_316_fu_5016_p2;
wire   [15:0] mult_V_251_fu_3509_p4;
wire   [15:0] mult_V_254_fu_3557_p4;
wire   [15:0] add_ln813_319_fu_5034_p2;
wire   [15:0] add_ln813_321_fu_5040_p2;
wire   [15:0] add_ln813_318_fu_5028_p2;
wire   [15:0] mult_V_255_fu_3581_p4;
wire   [15:0] mult_V_258_fu_3629_p4;
wire   [15:0] mult_V_257_fu_3605_p4;
wire   [15:0] mult_V_260_fu_3677_p4;
wire   [15:0] add_ln813_325_fu_5057_p2;
wire   [15:0] add_ln813_324_fu_5051_p2;
wire   [15:0] mult_V_259_fu_3653_p4;
wire   [15:0] mult_V_262_fu_3725_p4;
wire   [15:0] mult_V_261_fu_3701_p4;
wire   [15:0] mult_V_264_fu_3773_p4;
wire   [15:0] add_ln813_328_fu_5075_p2;
wire   [15:0] add_ln813_327_fu_5069_p2;
wire   [15:0] mult_V_263_fu_3749_p4;
wire   [15:0] mult_V_266_fu_3821_p4;
wire   [15:0] mult_V_265_fu_3797_p4;
wire   [15:0] mult_V_268_fu_3869_p4;
wire   [15:0] add_ln813_332_fu_5093_p2;
wire   [15:0] add_ln813_331_fu_5087_p2;
wire   [15:0] mult_V_267_fu_3845_p4;
wire   [15:0] mult_V_270_fu_3893_p4;
wire   [15:0] add_ln813_335_fu_5111_p2;
wire   [15:0] add_ln813_334_fu_5105_p2;
wire   [15:0] add_ln813_336_fu_5115_p2;
wire   [15:0] add_ln813_333_fu_5099_p2;
wire   [15:0] mult_V_303_fu_4536_p4;
wire   [15:0] mult_V_306_fu_4582_p4;
wire   [15:0] mult_V_305_fu_4559_p4;
wire   [15:0] mult_V_308_fu_4628_p4;
wire   [15:0] add_ln813_342_fu_5133_p2;
wire   [15:0] add_ln813_341_fu_5127_p2;
wire   [15:0] mult_V_307_fu_4605_p4;
wire   [15:0] mult_V_310_fu_4674_p4;
wire   [15:0] mult_V_309_fu_4651_p4;
wire   [15:0] mult_V_312_fu_4720_p4;
wire   [15:0] add_ln813_345_fu_5151_p2;
wire   [15:0] add_ln813_344_fu_5145_p2;
wire   [15:0] mult_V_311_fu_4697_p4;
wire   [15:0] mult_V_314_fu_4766_p4;
wire   [15:0] mult_V_313_fu_4743_p4;
wire   [15:0] mult_V_316_fu_4812_p4;
wire   [15:0] add_ln813_349_fu_5169_p2;
wire   [15:0] add_ln813_348_fu_5163_p2;
wire   [15:0] mult_V_315_fu_4789_p4;
wire   [15:0] mult_V_318_fu_4835_p4;
wire   [15:0] add_ln813_352_fu_5187_p2;
wire   [15:0] add_ln813_351_fu_5181_p2;
wire   [15:0] add_ln813_353_fu_5191_p2;
wire   [15:0] add_ln813_350_fu_5175_p2;
wire   [15:0] mult_V_fu_2237_p4;
wire   [15:0] mult_V_194_fu_2285_p4;
wire   [15:0] mult_V_193_fu_2261_p4;
wire   [15:0] mult_V_196_fu_2333_p4;
wire   [15:0] add_ln813_357_fu_5209_p2;
wire   [15:0] add_ln813_356_fu_5203_p2;
wire   [15:0] mult_V_195_fu_2309_p4;
wire   [15:0] mult_V_198_fu_2381_p4;
wire   [15:0] mult_V_197_fu_2357_p4;
wire   [15:0] mult_V_200_fu_2429_p4;
wire   [15:0] add_ln813_360_fu_5227_p2;
wire   [15:0] add_ln813_359_fu_5221_p2;
wire   [15:0] mult_V_199_fu_2405_p4;
wire   [15:0] mult_V_202_fu_2477_p4;
wire   [15:0] mult_V_201_fu_2453_p4;
wire   [15:0] mult_V_204_fu_2525_p4;
wire   [15:0] add_ln813_364_fu_5245_p2;
wire   [15:0] add_ln813_363_fu_5239_p2;
wire   [15:0] mult_V_203_fu_2501_p4;
wire   [15:0] mult_V_206_fu_2549_p4;
wire   [15:0] add_ln813_366_fu_5257_p2;
wire   [15:0] add_ln813_368_fu_5263_p2;
wire   [15:0] add_ln813_365_fu_5251_p2;
wire   [15:0] mult_V_207_fu_2573_p4;
wire   [15:0] mult_V_210_fu_2621_p4;
wire   [15:0] mult_V_209_fu_2597_p4;
wire   [15:0] mult_V_212_fu_2669_p4;
wire   [15:0] mult_V_211_fu_2645_p4;
wire   [15:0] mult_V_214_fu_2717_p4;
wire   [15:0] mult_V_213_fu_2693_p4;
wire   [15:0] mult_V_216_fu_2765_p4;
wire   [15:0] add_ln813_376_fu_5292_p2;
wire   [15:0] add_ln813_375_fu_5286_p2;
wire   [15:0] mult_V_215_fu_2741_p4;
wire   [15:0] mult_V_218_fu_2813_p4;
wire   [15:0] mult_V_217_fu_2789_p4;
wire   [15:0] mult_V_220_fu_2861_p4;
wire   [15:0] add_ln813_380_fu_5310_p2;
wire   [15:0] add_ln813_379_fu_5304_p2;
wire   [15:0] mult_V_219_fu_2837_p4;
wire   [15:0] mult_V_222_fu_2885_p4;
wire   [15:0] add_ln813_382_fu_5322_p2;
wire   [15:0] add_ln813_384_fu_5328_p2;
wire   [15:0] add_ln813_381_fu_5316_p2;
wire   [15:0] mult_V_223_fu_2909_p4;
wire   [15:0] mult_V_226_fu_2957_p4;
wire   [15:0] mult_V_225_fu_2933_p4;
wire   [15:0] mult_V_228_fu_3005_p4;
wire   [15:0] add_ln813_388_fu_5345_p2;
wire   [15:0] add_ln813_387_fu_5339_p2;
wire   [15:0] mult_V_227_fu_2981_p4;
wire   [15:0] mult_V_230_fu_3053_p4;
wire   [15:0] mult_V_229_fu_3029_p4;
wire   [15:0] mult_V_232_fu_3101_p4;
wire   [15:0] add_ln813_391_fu_5363_p2;
wire   [15:0] add_ln813_390_fu_5357_p2;
wire   [15:0] mult_V_231_fu_3077_p4;
wire   [15:0] mult_V_234_fu_3149_p4;
wire   [15:0] mult_V_233_fu_3125_p4;
wire   [15:0] mult_V_236_fu_3197_p4;
wire   [15:0] add_ln813_395_fu_5381_p2;
wire   [15:0] add_ln813_394_fu_5375_p2;
wire   [15:0] mult_V_235_fu_3173_p4;
wire   [15:0] mult_V_238_fu_3221_p4;
wire   [15:0] add_ln813_397_fu_5393_p2;
wire   [15:0] add_ln813_400_fu_5399_p2;
wire   [15:0] add_ln813_396_fu_5387_p2;
wire   [15:0] add_ln813_299_fu_5414_p2;
wire   [15:0] add_ln813_307_fu_5418_p2;
wire   [15:0] add_ln813_292_fu_5410_p2;
wire   [15:0] add_ln813_311_fu_5429_p2;
wire   [15:0] add_ln813_315_fu_5433_p2;
wire   [15:0] add_ln813_330_fu_5443_p2;
wire   [15:0] add_ln813_338_fu_5447_p2;
wire   [15:0] add_ln813_323_fu_5438_p2;
wire   [15:0] add_ln813_347_fu_5458_p2;
wire   [15:0] add_ln813_362_fu_5467_p2;
wire   [15:0] add_ln813_370_fu_5471_p2;
wire   [15:0] add_ln813_355_fu_5462_p2;
wire   [15:0] add_ln813_374_fu_5482_p2;
wire   [15:0] add_ln813_378_fu_5486_p2;
wire   [15:0] add_ln813_393_fu_5496_p2;
wire   [15:0] add_ln813_402_fu_5500_p2;
wire   [15:0] add_ln813_386_fu_5491_p2;
wire   [15:0] add_ln813_403_fu_5505_p2;
wire   [15:0] add_ln813_371_fu_5476_p2;
wire   [15:0] add_ln813_340_fu_5517_p2;
wire   [15:0] res_out_V_fu_5521_p2;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_386;
reg    ap_condition_639;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_83 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_82 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_81 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_80 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_79 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_78 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_77 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_76 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_75 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_74 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_73 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_72 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_71 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_70 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_43 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_42 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_41 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_40 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_39 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_38 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_37 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_36 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_35 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_34 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_33 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_32 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_31 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_30 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_335 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_336 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_337 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_338 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_339 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_340 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_341 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_342 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_343 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_344 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_345 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_346 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_95 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_94 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_93 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_92 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_91 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_90 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_89 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_87 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_86 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_85 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_84 = 16'd0;
#0 sX_5 = 32'd0;
#0 pX_5 = 32'd0;
end

alveo_hls4ml_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_386)) begin
        if (((icmp_ln21_fu_396_p2 == 1'd0) & (icmp_ln384_fu_424_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_377 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_377 <= ap_phi_reg_pp0_iter0_storemerge_reg_377;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_386)) begin
        if ((icmp_ln21_fu_396_p2 == 1'd0)) begin
            i_iw_05_fu_360 <= i_iw_11_fu_402_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_iw_05_fu_360 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_639)) begin
        if ((icmp_ln384_fu_424_p2 == 1'd1)) begin
            pX_5 <= 32'd0;
        end else if ((icmp_ln384_fu_424_p2 == 1'd0)) begin
            pX_5 <= add_ln384_fu_418_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln21_reg_5570 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_V_220_reg_5664 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_337;
        a_V_224_reg_5670 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_341;
        a_V_229_reg_5676 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_346;
        a_V_244_reg_5682 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_85;
        a_V_246_reg_5583 <= a_V_246_fu_447_p1;
        a_V_248_reg_5594 <= {{layer26_out_dout[47:32]}};
        a_V_249_reg_5600 <= {{layer26_out_dout[63:48]}};
        a_V_250_reg_5606 <= {{layer26_out_dout[79:64]}};
        a_V_251_reg_5612 <= {{layer26_out_dout[95:80]}};
        a_V_252_reg_5618 <= {{layer26_out_dout[111:96]}};
        a_V_253_reg_5623 <= {{layer26_out_dout[127:112]}};
        a_V_254_reg_5629 <= {{layer26_out_dout[143:128]}};
        a_V_255_reg_5635 <= {{layer26_out_dout[159:144]}};
        a_V_256_reg_5641 <= {{layer26_out_dout[175:160]}};
        a_V_257_reg_5646 <= {{layer26_out_dout[191:176]}};
        a_V_258_reg_5652 <= {{layer26_out_dout[207:192]}};
        a_V_259_reg_5658 <= {{layer26_out_dout[223:208]}};
        a_V_261_reg_5589 <= {{layer26_out_dout[255:240]}};
        and_ln360_reg_5687 <= and_ln360_fu_811_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln360_fu_811_p2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln813_282_reg_5711 <= add_ln813_282_fu_1248_p2;
        add_ln813_289_reg_5716 <= add_ln813_289_fu_1254_p2;
        add_ln813_304_reg_5721 <= add_ln813_304_fu_1260_p2;
        add_ln813_320_reg_5726 <= add_ln813_320_fu_1266_p2;
        add_ln813_367_reg_5731 <= add_ln813_367_fu_1272_p2;
        add_ln813_383_reg_5736 <= add_ln813_383_fu_1278_p2;
        add_ln813_399_reg_5741 <= add_ln813_399_fu_1290_p2;
        mult_V_192_reg_5691 <= {{r_V_452_fu_824_p2[20:5]}};
        mult_V_269_reg_5696 <= {{r_V_606_fu_1040_p2[20:5]}};
        mult_V_304_reg_5701 <= {{r_V_676_fu_1208_p2[20:5]}};
        mult_V_317_reg_5706 <= {{r_V_702_fu_1232_p2[20:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln360_reg_5687))) begin
        add_ln813_284_reg_5746 <= add_ln813_284_fu_4874_p2;
        add_ln813_291_reg_5751 <= add_ln813_291_fu_4909_p2;
        add_ln813_295_reg_5756 <= add_ln813_295_fu_4927_p2;
        add_ln813_298_reg_5761 <= add_ln813_298_fu_4945_p2;
        add_ln813_306_reg_5766 <= add_ln813_306_fu_4980_p2;
        add_ln813_309_reg_5771 <= add_ln813_309_fu_4986_p2;
        add_ln813_310_reg_5776 <= add_ln813_310_fu_4992_p2;
        add_ln813_314_reg_5781 <= add_ln813_314_fu_5010_p2;
        add_ln813_322_reg_5786 <= add_ln813_322_fu_5045_p2;
        add_ln813_326_reg_5791 <= add_ln813_326_fu_5063_p2;
        add_ln813_329_reg_5796 <= add_ln813_329_fu_5081_p2;
        add_ln813_337_reg_5801 <= add_ln813_337_fu_5121_p2;
        add_ln813_343_reg_5806 <= add_ln813_343_fu_5139_p2;
        add_ln813_346_reg_5811 <= add_ln813_346_fu_5157_p2;
        add_ln813_354_reg_5816 <= add_ln813_354_fu_5197_p2;
        add_ln813_358_reg_5821 <= add_ln813_358_fu_5215_p2;
        add_ln813_361_reg_5826 <= add_ln813_361_fu_5233_p2;
        add_ln813_369_reg_5831 <= add_ln813_369_fu_5268_p2;
        add_ln813_372_reg_5836 <= add_ln813_372_fu_5274_p2;
        add_ln813_373_reg_5841 <= add_ln813_373_fu_5280_p2;
        add_ln813_377_reg_5846 <= add_ln813_377_fu_5298_p2;
        add_ln813_385_reg_5851 <= add_ln813_385_fu_5333_p2;
        add_ln813_389_reg_5856 <= add_ln813_389_fu_5351_p2;
        add_ln813_392_reg_5861 <= add_ln813_392_fu_5369_p2;
        add_ln813_401_reg_5866 <= add_ln813_401_fu_5404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln360_reg_5687_pp0_iter2_reg))) begin
        add_ln813_308_reg_5871 <= add_ln813_308_fu_5423_p2;
        add_ln813_339_reg_5876 <= add_ln813_339_fu_5452_p2;
        add_ln813_404_reg_5881 <= add_ln813_404_fu_5511_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln360_reg_5687_pp0_iter2_reg <= and_ln360_reg_5687;
        and_ln360_reg_5687_pp0_iter3_reg <= and_ln360_reg_5687_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln21_reg_5570 <= icmp_ln21_fu_396_p2;
        icmp_ln21_reg_5570_pp0_iter1_reg <= icmp_ln21_reg_5570;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_fu_396_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln360_3_reg_5574 <= icmp_ln360_3_fu_412_p2;
        icmp_ln384_reg_5579 <= icmp_ln384_fu_424_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln21_reg_5570_pp0_iter1_reg == 1'd0))) begin
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_340;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_339;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_338;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13 <= a_V_220_reg_5664;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_336;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_335;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_30 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_31 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_32 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_33 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_335 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_95;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_336 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_94;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_338 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_92;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_339 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_91;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_340 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_90;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_342 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_343 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_87;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_344 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_86;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_35 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_36 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_38 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_39 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4 <= a_V_229_reg_5676;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_40 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_41 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_42 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_43 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_30;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_31;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_32;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_33;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_35;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_36;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_38;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_39;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_40;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_41;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_42;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_43;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_344;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_343;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_70 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_71 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_72 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_73 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_74 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_75 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_76 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_77 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_78 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_79 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_342;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_80 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_81 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_83 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_86 <= a_V_259_reg_5658;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_87 <= a_V_258_reg_5652;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88 <= a_V_257_reg_5646;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9 <= a_V_224_reg_5670;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_90 <= a_V_255_reg_5635;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_91 <= a_V_254_reg_5629;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_92 <= a_V_253_reg_5623;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_94 <= a_V_251_reg_5612;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_95 <= a_V_250_reg_5606;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96 <= a_V_249_reg_5600;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97 <= a_V_248_reg_5594;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99 <= a_V_246_reg_5583;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln21_reg_5570 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_337 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_93;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_34 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_341 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_89;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_345 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_85;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_346 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_84;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_37 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_345;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_34;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_37;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_82 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_84 <= {{layer26_out_dout[255:240]}};
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_85 <= {{layer26_out_dout[239:224]}};
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_89 <= {{layer26_out_dout[175:160]}};
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_93 <= {{layer26_out_dout[111:96]}};
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98 <= {{layer26_out_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sX_5 <= ap_phi_mux_storemerge_phi_fu_381_p4;
    end
end

always @ (*) begin
    if (((icmp_ln21_fu_396_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln21_reg_5570 == 1'd0) & (icmp_ln384_reg_5579 == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_381_p4 = select_ln391_fu_1302_p3;
    end else begin
        ap_phi_mux_storemerge_phi_fu_381_p4 = ap_phi_reg_pp0_iter1_storemerge_reg_377;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_iw = 4'd0;
    end else begin
        ap_sig_allocacmp_i_iw = i_iw_05_fu_360;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln21_reg_5570 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer26_out_blk_n = layer26_out_empty_n;
    end else begin
        layer26_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln21_reg_5570 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer26_out_read = 1'b1;
    end else begin
        layer26_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln360_reg_5687_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        layer6_out_blk_n = layer6_out_full_n;
    end else begin
        layer6_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln360_reg_5687_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        layer6_out_write = 1'b1;
    end else begin
        layer6_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_V_246_fu_447_p1 = layer26_out_dout[15:0];

assign a_V_247_fu_471_p4 = {{layer26_out_dout[31:16]}};

assign a_V_260_fu_451_p4 = {{layer26_out_dout[239:224]}};

assign add_ln384_fu_418_p2 = (pX_5 + 32'd1);

assign add_ln391_fu_1296_p2 = (sX_5 + 32'd1);

assign add_ln813_279_fu_4851_p2 = (mult_V_299_fu_4466_p4 + mult_V_296_fu_4418_p4);

assign add_ln813_280_fu_4857_p2 = (add_ln813_279_fu_4851_p2 + add_ln813_fu_4845_p2);

assign add_ln813_281_fu_4863_p2 = (mult_V_295_fu_4394_p4 + mult_V_298_fu_4442_p4);

assign add_ln813_282_fu_1248_p2 = (mult_V_297_fu_1166_p4 + mult_V_288_fu_1118_p4);

assign add_ln813_283_fu_4869_p2 = (add_ln813_282_reg_5711 + add_ln813_281_fu_4863_p2);

assign add_ln813_284_fu_4874_p2 = (add_ln813_283_fu_4869_p2 + add_ln813_280_fu_4857_p2);

assign add_ln813_285_fu_4880_p2 = (mult_V_287_fu_4250_p4 + mult_V_290_fu_4298_p4);

assign add_ln813_286_fu_4886_p2 = (mult_V_289_fu_4274_p4 + mult_V_292_fu_4346_p4);

assign add_ln813_287_fu_4892_p2 = (add_ln813_286_fu_4886_p2 + add_ln813_285_fu_4880_p2);

assign add_ln813_288_fu_4898_p2 = (mult_V_291_fu_4322_p4 + mult_V_294_fu_4370_p4);

assign add_ln813_289_fu_1254_p2 = (mult_V_293_fu_1142_p4 + mult_V_272_fu_1070_p4);

assign add_ln813_290_fu_4904_p2 = (add_ln813_289_reg_5716 + add_ln813_288_fu_4898_p2);

assign add_ln813_291_fu_4909_p2 = (add_ln813_290_fu_4904_p2 + add_ln813_287_fu_4892_p2);

assign add_ln813_292_fu_5410_p2 = (add_ln813_291_reg_5751 + add_ln813_284_reg_5746);

assign add_ln813_293_fu_4915_p2 = (mult_V_271_fu_3917_p4 + mult_V_274_fu_3965_p4);

assign add_ln813_294_fu_4921_p2 = (mult_V_273_fu_3941_p4 + mult_V_276_fu_4013_p4);

assign add_ln813_295_fu_4927_p2 = (add_ln813_294_fu_4921_p2 + add_ln813_293_fu_4915_p2);

assign add_ln813_296_fu_4933_p2 = (mult_V_275_fu_3989_p4 + mult_V_278_fu_4060_p4);

assign add_ln813_297_fu_4939_p2 = (mult_V_277_fu_4036_p4 + mult_V_280_fu_4108_p4);

assign add_ln813_298_fu_4945_p2 = (add_ln813_297_fu_4939_p2 + add_ln813_296_fu_4933_p2);

assign add_ln813_299_fu_5414_p2 = (add_ln813_298_reg_5761 + add_ln813_295_reg_5756);

assign add_ln813_300_fu_4951_p2 = (mult_V_279_fu_4084_p4 + mult_V_282_fu_4155_p4);

assign add_ln813_301_fu_4957_p2 = (mult_V_281_fu_4131_p4 + mult_V_284_fu_4203_p4);

assign add_ln813_302_fu_4963_p2 = (add_ln813_301_fu_4957_p2 + add_ln813_300_fu_4951_p2);

assign add_ln813_303_fu_4969_p2 = (mult_V_283_fu_4179_p4 + mult_V_286_fu_4226_p4);

assign add_ln813_304_fu_1260_p2 = (mult_V_285_fu_1094_p4 + mult_V_240_fu_974_p4);

assign add_ln813_305_fu_4975_p2 = (add_ln813_304_reg_5721 + add_ln813_303_fu_4969_p2);

assign add_ln813_306_fu_4980_p2 = (add_ln813_305_fu_4975_p2 + add_ln813_302_fu_4963_p2);

assign add_ln813_307_fu_5418_p2 = (add_ln813_306_reg_5766 + add_ln813_299_fu_5414_p2);

assign add_ln813_308_fu_5423_p2 = (add_ln813_307_fu_5418_p2 + add_ln813_292_fu_5410_p2);

assign add_ln813_309_fu_4986_p2 = (mult_V_239_fu_3245_p4 + mult_V_242_fu_3293_p4);

assign add_ln813_310_fu_4992_p2 = (mult_V_241_fu_3269_p4 + mult_V_244_fu_3341_p4);

assign add_ln813_311_fu_5429_p2 = (add_ln813_310_reg_5776 + add_ln813_309_reg_5771);

assign add_ln813_312_fu_4998_p2 = (mult_V_243_fu_3317_p4 + mult_V_246_fu_3389_p4);

assign add_ln813_313_fu_5004_p2 = (mult_V_245_fu_3365_p4 + mult_V_248_fu_3437_p4);

assign add_ln813_314_fu_5010_p2 = (add_ln813_313_fu_5004_p2 + add_ln813_312_fu_4998_p2);

assign add_ln813_315_fu_5433_p2 = (add_ln813_314_reg_5781 + add_ln813_311_fu_5429_p2);

assign add_ln813_316_fu_5016_p2 = (mult_V_247_fu_3413_p4 + mult_V_250_fu_3485_p4);

assign add_ln813_317_fu_5022_p2 = (mult_V_249_fu_3461_p4 + mult_V_252_fu_3533_p4);

assign add_ln813_318_fu_5028_p2 = (add_ln813_317_fu_5022_p2 + add_ln813_316_fu_5016_p2);

assign add_ln813_319_fu_5034_p2 = (mult_V_251_fu_3509_p4 + mult_V_254_fu_3557_p4);

assign add_ln813_320_fu_1266_p2 = (mult_V_253_fu_998_p4 + mult_V_256_fu_1022_p4);

assign add_ln813_321_fu_5040_p2 = (add_ln813_320_reg_5726 + add_ln813_319_fu_5034_p2);

assign add_ln813_322_fu_5045_p2 = (add_ln813_321_fu_5040_p2 + add_ln813_318_fu_5028_p2);

assign add_ln813_323_fu_5438_p2 = (add_ln813_322_reg_5786 + add_ln813_315_fu_5433_p2);

assign add_ln813_324_fu_5051_p2 = (mult_V_255_fu_3581_p4 + mult_V_258_fu_3629_p4);

assign add_ln813_325_fu_5057_p2 = (mult_V_257_fu_3605_p4 + mult_V_260_fu_3677_p4);

assign add_ln813_326_fu_5063_p2 = (add_ln813_325_fu_5057_p2 + add_ln813_324_fu_5051_p2);

assign add_ln813_327_fu_5069_p2 = (mult_V_259_fu_3653_p4 + mult_V_262_fu_3725_p4);

assign add_ln813_328_fu_5075_p2 = (mult_V_261_fu_3701_p4 + mult_V_264_fu_3773_p4);

assign add_ln813_329_fu_5081_p2 = (add_ln813_328_fu_5075_p2 + add_ln813_327_fu_5069_p2);

assign add_ln813_330_fu_5443_p2 = (add_ln813_329_reg_5796 + add_ln813_326_reg_5791);

assign add_ln813_331_fu_5087_p2 = (mult_V_263_fu_3749_p4 + mult_V_266_fu_3821_p4);

assign add_ln813_332_fu_5093_p2 = (mult_V_265_fu_3797_p4 + mult_V_268_fu_3869_p4);

assign add_ln813_333_fu_5099_p2 = (add_ln813_332_fu_5093_p2 + add_ln813_331_fu_5087_p2);

assign add_ln813_334_fu_5105_p2 = (mult_V_267_fu_3845_p4 + mult_V_270_fu_3893_p4);

assign add_ln813_335_fu_5111_p2 = (mult_V_269_reg_5696 + mult_V_304_reg_5701);

assign add_ln813_336_fu_5115_p2 = (add_ln813_335_fu_5111_p2 + add_ln813_334_fu_5105_p2);

assign add_ln813_337_fu_5121_p2 = (add_ln813_336_fu_5115_p2 + add_ln813_333_fu_5099_p2);

assign add_ln813_338_fu_5447_p2 = (add_ln813_337_reg_5801 + add_ln813_330_fu_5443_p2);

assign add_ln813_339_fu_5452_p2 = (add_ln813_338_fu_5447_p2 + add_ln813_323_fu_5438_p2);

assign add_ln813_340_fu_5517_p2 = (add_ln813_339_reg_5876 + add_ln813_308_reg_5871);

assign add_ln813_341_fu_5127_p2 = (mult_V_303_fu_4536_p4 + mult_V_306_fu_4582_p4);

assign add_ln813_342_fu_5133_p2 = (mult_V_305_fu_4559_p4 + mult_V_308_fu_4628_p4);

assign add_ln813_343_fu_5139_p2 = (add_ln813_342_fu_5133_p2 + add_ln813_341_fu_5127_p2);

assign add_ln813_344_fu_5145_p2 = (mult_V_307_fu_4605_p4 + mult_V_310_fu_4674_p4);

assign add_ln813_345_fu_5151_p2 = (mult_V_309_fu_4651_p4 + mult_V_312_fu_4720_p4);

assign add_ln813_346_fu_5157_p2 = (add_ln813_345_fu_5151_p2 + add_ln813_344_fu_5145_p2);

assign add_ln813_347_fu_5458_p2 = (add_ln813_346_reg_5811 + add_ln813_343_reg_5806);

assign add_ln813_348_fu_5163_p2 = (mult_V_311_fu_4697_p4 + mult_V_314_fu_4766_p4);

assign add_ln813_349_fu_5169_p2 = (mult_V_313_fu_4743_p4 + mult_V_316_fu_4812_p4);

assign add_ln813_350_fu_5175_p2 = (add_ln813_349_fu_5169_p2 + add_ln813_348_fu_5163_p2);

assign add_ln813_351_fu_5181_p2 = (mult_V_315_fu_4789_p4 + mult_V_318_fu_4835_p4);

assign add_ln813_352_fu_5187_p2 = (mult_V_317_reg_5706 + mult_V_192_reg_5691);

assign add_ln813_353_fu_5191_p2 = (add_ln813_352_fu_5187_p2 + add_ln813_351_fu_5181_p2);

assign add_ln813_354_fu_5197_p2 = (add_ln813_353_fu_5191_p2 + add_ln813_350_fu_5175_p2);

assign add_ln813_355_fu_5462_p2 = (add_ln813_354_reg_5816 + add_ln813_347_fu_5458_p2);

assign add_ln813_356_fu_5203_p2 = (mult_V_fu_2237_p4 + mult_V_194_fu_2285_p4);

assign add_ln813_357_fu_5209_p2 = (mult_V_193_fu_2261_p4 + mult_V_196_fu_2333_p4);

assign add_ln813_358_fu_5215_p2 = (add_ln813_357_fu_5209_p2 + add_ln813_356_fu_5203_p2);

assign add_ln813_359_fu_5221_p2 = (mult_V_195_fu_2309_p4 + mult_V_198_fu_2381_p4);

assign add_ln813_360_fu_5227_p2 = (mult_V_197_fu_2357_p4 + mult_V_200_fu_2429_p4);

assign add_ln813_361_fu_5233_p2 = (add_ln813_360_fu_5227_p2 + add_ln813_359_fu_5221_p2);

assign add_ln813_362_fu_5467_p2 = (add_ln813_361_reg_5826 + add_ln813_358_reg_5821);

assign add_ln813_363_fu_5239_p2 = (mult_V_199_fu_2405_p4 + mult_V_202_fu_2477_p4);

assign add_ln813_364_fu_5245_p2 = (mult_V_201_fu_2453_p4 + mult_V_204_fu_2525_p4);

assign add_ln813_365_fu_5251_p2 = (add_ln813_364_fu_5245_p2 + add_ln813_363_fu_5239_p2);

assign add_ln813_366_fu_5257_p2 = (mult_V_203_fu_2501_p4 + mult_V_206_fu_2549_p4);

assign add_ln813_367_fu_1272_p2 = (mult_V_205_fu_854_p4 + mult_V_208_fu_878_p4);

assign add_ln813_368_fu_5263_p2 = (add_ln813_367_reg_5731 + add_ln813_366_fu_5257_p2);

assign add_ln813_369_fu_5268_p2 = (add_ln813_368_fu_5263_p2 + add_ln813_365_fu_5251_p2);

assign add_ln813_370_fu_5471_p2 = (add_ln813_369_reg_5831 + add_ln813_362_fu_5467_p2);

assign add_ln813_371_fu_5476_p2 = (add_ln813_370_fu_5471_p2 + add_ln813_355_fu_5462_p2);

assign add_ln813_372_fu_5274_p2 = (mult_V_207_fu_2573_p4 + mult_V_210_fu_2621_p4);

assign add_ln813_373_fu_5280_p2 = (mult_V_209_fu_2597_p4 + mult_V_212_fu_2669_p4);

assign add_ln813_374_fu_5482_p2 = (add_ln813_373_reg_5841 + add_ln813_372_reg_5836);

assign add_ln813_375_fu_5286_p2 = (mult_V_211_fu_2645_p4 + mult_V_214_fu_2717_p4);

assign add_ln813_376_fu_5292_p2 = (mult_V_213_fu_2693_p4 + mult_V_216_fu_2765_p4);

assign add_ln813_377_fu_5298_p2 = (add_ln813_376_fu_5292_p2 + add_ln813_375_fu_5286_p2);

assign add_ln813_378_fu_5486_p2 = (add_ln813_377_reg_5846 + add_ln813_374_fu_5482_p2);

assign add_ln813_379_fu_5304_p2 = (mult_V_215_fu_2741_p4 + mult_V_218_fu_2813_p4);

assign add_ln813_380_fu_5310_p2 = (mult_V_217_fu_2789_p4 + mult_V_220_fu_2861_p4);

assign add_ln813_381_fu_5316_p2 = (add_ln813_380_fu_5310_p2 + add_ln813_379_fu_5304_p2);

assign add_ln813_382_fu_5322_p2 = (mult_V_219_fu_2837_p4 + mult_V_222_fu_2885_p4);

assign add_ln813_383_fu_1278_p2 = (mult_V_221_fu_902_p4 + mult_V_224_fu_926_p4);

assign add_ln813_384_fu_5328_p2 = (add_ln813_383_reg_5736 + add_ln813_382_fu_5322_p2);

assign add_ln813_385_fu_5333_p2 = (add_ln813_384_fu_5328_p2 + add_ln813_381_fu_5316_p2);

assign add_ln813_386_fu_5491_p2 = (add_ln813_385_reg_5851 + add_ln813_378_fu_5486_p2);

assign add_ln813_387_fu_5339_p2 = (mult_V_223_fu_2909_p4 + mult_V_226_fu_2957_p4);

assign add_ln813_388_fu_5345_p2 = (mult_V_225_fu_2933_p4 + mult_V_228_fu_3005_p4);

assign add_ln813_389_fu_5351_p2 = (add_ln813_388_fu_5345_p2 + add_ln813_387_fu_5339_p2);

assign add_ln813_390_fu_5357_p2 = (mult_V_227_fu_2981_p4 + mult_V_230_fu_3053_p4);

assign add_ln813_391_fu_5363_p2 = (mult_V_229_fu_3029_p4 + mult_V_232_fu_3101_p4);

assign add_ln813_392_fu_5369_p2 = (add_ln813_391_fu_5363_p2 + add_ln813_390_fu_5357_p2);

assign add_ln813_393_fu_5496_p2 = (add_ln813_392_reg_5861 + add_ln813_389_reg_5856);

assign add_ln813_394_fu_5375_p2 = (mult_V_231_fu_3077_p4 + mult_V_234_fu_3149_p4);

assign add_ln813_395_fu_5381_p2 = (mult_V_233_fu_3125_p4 + mult_V_236_fu_3197_p4);

assign add_ln813_396_fu_5387_p2 = (add_ln813_395_fu_5381_p2 + add_ln813_394_fu_5375_p2);

assign add_ln813_397_fu_5393_p2 = (mult_V_235_fu_3173_p4 + mult_V_238_fu_3221_p4);

assign add_ln813_398_fu_1284_p2 = ($signed(mult_V_302_fu_1190_p4) + $signed(16'd64512));

assign add_ln813_399_fu_1290_p2 = (add_ln813_398_fu_1284_p2 + mult_V_237_fu_950_p4);

assign add_ln813_400_fu_5399_p2 = (add_ln813_399_reg_5741 + add_ln813_397_fu_5393_p2);

assign add_ln813_401_fu_5404_p2 = (add_ln813_400_fu_5399_p2 + add_ln813_396_fu_5387_p2);

assign add_ln813_402_fu_5500_p2 = (add_ln813_401_reg_5866 + add_ln813_393_fu_5496_p2);

assign add_ln813_403_fu_5505_p2 = (add_ln813_402_fu_5500_p2 + add_ln813_386_fu_5491_p2);

assign add_ln813_404_fu_5511_p2 = (add_ln813_403_fu_5505_p2 + add_ln813_371_fu_5476_p2);

assign add_ln813_fu_4845_p2 = (mult_V_301_fu_4513_p4 + mult_V_300_fu_4490_p4);

assign and_ln360_fu_811_p2 = (icmp_ln360_fu_805_p2 & icmp_ln360_3_reg_5574);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((1'd1 == and_ln360_reg_5687_pp0_iter3_reg) & (layer6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((icmp_ln21_reg_5570 == 1'd0) & (layer26_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((1'd1 == and_ln360_reg_5687_pp0_iter3_reg) & (layer6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((icmp_ln21_reg_5570 == 1'd0) & (layer26_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((1'd1 == and_ln360_reg_5687_pp0_iter3_reg) & (layer6_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((icmp_ln21_reg_5570 == 1'd0) & (layer26_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((icmp_ln21_reg_5570 == 1'd0) & (layer26_out_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((1'd1 == and_ln360_reg_5687_pp0_iter3_reg) & (layer6_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_386 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_639 = ((icmp_ln21_fu_396_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_reg_377 = 'bx;

assign ap_ready = internal_ap_ready;

assign i_iw_11_fu_402_p2 = (ap_sig_allocacmp_i_iw + 4'd1);

assign icmp_ln21_fu_396_p2 = ((ap_sig_allocacmp_i_iw == 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln360_3_fu_412_p2 = (($signed(pX_5) > $signed(32'd6)) ? 1'b1 : 1'b0);

assign icmp_ln360_fu_805_p2 = ((sX_5 == 32'd7) ? 1'b1 : 1'b0);

assign icmp_ln384_fu_424_p2 = ((add_ln384_fu_418_p2 == 32'd11) ? 1'b1 : 1'b0);

assign layer6_out_din = {{{{{{{{{{{{{{{{res_out_V_fu_5521_p2}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}};

assign mult_V_193_fu_2261_p4 = {{r_V_454_fu_2255_p2[20:5]}};

assign mult_V_194_fu_2285_p4 = {{r_V_456_fu_2279_p2[20:5]}};

assign mult_V_195_fu_2309_p4 = {{r_V_458_fu_2303_p2[20:5]}};

assign mult_V_196_fu_2333_p4 = {{r_V_460_fu_2327_p2[20:5]}};

assign mult_V_197_fu_2357_p4 = {{r_V_462_fu_2351_p2[20:5]}};

assign mult_V_198_fu_2381_p4 = {{r_V_464_fu_2375_p2[20:5]}};

assign mult_V_199_fu_2405_p4 = {{r_V_466_fu_2399_p2[20:5]}};

assign mult_V_200_fu_2429_p4 = {{r_V_468_fu_2423_p2[20:5]}};

assign mult_V_201_fu_2453_p4 = {{r_V_470_fu_2447_p2[20:5]}};

assign mult_V_202_fu_2477_p4 = {{r_V_472_fu_2471_p2[20:5]}};

assign mult_V_203_fu_2501_p4 = {{r_V_474_fu_2495_p2[20:5]}};

assign mult_V_204_fu_2525_p4 = {{r_V_476_fu_2519_p2[20:5]}};

assign mult_V_205_fu_854_p4 = {{r_V_478_fu_848_p2[20:5]}};

assign mult_V_206_fu_2549_p4 = {{r_V_480_fu_2543_p2[20:5]}};

assign mult_V_207_fu_2573_p4 = {{r_V_482_fu_2567_p2[20:5]}};

assign mult_V_208_fu_878_p4 = {{r_V_484_fu_872_p2[20:5]}};

assign mult_V_209_fu_2597_p4 = {{r_V_486_fu_2591_p2[20:5]}};

assign mult_V_210_fu_2621_p4 = {{r_V_488_fu_2615_p2[20:5]}};

assign mult_V_211_fu_2645_p4 = {{r_V_490_fu_2639_p2[20:5]}};

assign mult_V_212_fu_2669_p4 = {{r_V_492_fu_2663_p2[20:5]}};

assign mult_V_213_fu_2693_p4 = {{r_V_494_fu_2687_p2[20:5]}};

assign mult_V_214_fu_2717_p4 = {{r_V_496_fu_2711_p2[20:5]}};

assign mult_V_215_fu_2741_p4 = {{r_V_498_fu_2735_p2[20:5]}};

assign mult_V_216_fu_2765_p4 = {{r_V_500_fu_2759_p2[20:5]}};

assign mult_V_217_fu_2789_p4 = {{r_V_502_fu_2783_p2[20:5]}};

assign mult_V_218_fu_2813_p4 = {{r_V_504_fu_2807_p2[20:5]}};

assign mult_V_219_fu_2837_p4 = {{r_V_506_fu_2831_p2[20:5]}};

assign mult_V_220_fu_2861_p4 = {{r_V_508_fu_2855_p2[20:5]}};

assign mult_V_221_fu_902_p4 = {{r_V_510_fu_896_p2[20:5]}};

assign mult_V_222_fu_2885_p4 = {{r_V_512_fu_2879_p2[20:5]}};

assign mult_V_223_fu_2909_p4 = {{r_V_514_fu_2903_p2[20:5]}};

assign mult_V_224_fu_926_p4 = {{r_V_516_fu_920_p2[20:5]}};

assign mult_V_225_fu_2933_p4 = {{r_V_518_fu_2927_p2[20:5]}};

assign mult_V_226_fu_2957_p4 = {{r_V_520_fu_2951_p2[20:5]}};

assign mult_V_227_fu_2981_p4 = {{r_V_522_fu_2975_p2[20:5]}};

assign mult_V_228_fu_3005_p4 = {{r_V_524_fu_2999_p2[20:5]}};

assign mult_V_229_fu_3029_p4 = {{r_V_526_fu_3023_p2[20:5]}};

assign mult_V_230_fu_3053_p4 = {{r_V_528_fu_3047_p2[20:5]}};

assign mult_V_231_fu_3077_p4 = {{r_V_530_fu_3071_p2[20:5]}};

assign mult_V_232_fu_3101_p4 = {{r_V_532_fu_3095_p2[20:5]}};

assign mult_V_233_fu_3125_p4 = {{r_V_534_fu_3119_p2[20:5]}};

assign mult_V_234_fu_3149_p4 = {{r_V_536_fu_3143_p2[20:5]}};

assign mult_V_235_fu_3173_p4 = {{r_V_538_fu_3167_p2[20:5]}};

assign mult_V_236_fu_3197_p4 = {{r_V_540_fu_3191_p2[20:5]}};

assign mult_V_237_fu_950_p4 = {{r_V_542_fu_944_p2[20:5]}};

assign mult_V_238_fu_3221_p4 = {{r_V_544_fu_3215_p2[20:5]}};

assign mult_V_239_fu_3245_p4 = {{r_V_546_fu_3239_p2[20:5]}};

assign mult_V_240_fu_974_p4 = {{r_V_548_fu_968_p2[20:5]}};

assign mult_V_241_fu_3269_p4 = {{r_V_550_fu_3263_p2[20:5]}};

assign mult_V_242_fu_3293_p4 = {{r_V_552_fu_3287_p2[20:5]}};

assign mult_V_243_fu_3317_p4 = {{r_V_554_fu_3311_p2[20:5]}};

assign mult_V_244_fu_3341_p4 = {{r_V_556_fu_3335_p2[20:5]}};

assign mult_V_245_fu_3365_p4 = {{r_V_558_fu_3359_p2[20:5]}};

assign mult_V_246_fu_3389_p4 = {{r_V_560_fu_3383_p2[20:5]}};

assign mult_V_247_fu_3413_p4 = {{r_V_562_fu_3407_p2[20:5]}};

assign mult_V_248_fu_3437_p4 = {{r_V_564_fu_3431_p2[20:5]}};

assign mult_V_249_fu_3461_p4 = {{r_V_566_fu_3455_p2[20:5]}};

assign mult_V_250_fu_3485_p4 = {{r_V_568_fu_3479_p2[20:5]}};

assign mult_V_251_fu_3509_p4 = {{r_V_570_fu_3503_p2[20:5]}};

assign mult_V_252_fu_3533_p4 = {{r_V_572_fu_3527_p2[20:5]}};

assign mult_V_253_fu_998_p4 = {{r_V_574_fu_992_p2[20:5]}};

assign mult_V_254_fu_3557_p4 = {{r_V_576_fu_3551_p2[20:5]}};

assign mult_V_255_fu_3581_p4 = {{r_V_578_fu_3575_p2[20:5]}};

assign mult_V_256_fu_1022_p4 = {{r_V_580_fu_1016_p2[20:5]}};

assign mult_V_257_fu_3605_p4 = {{r_V_582_fu_3599_p2[20:5]}};

assign mult_V_258_fu_3629_p4 = {{r_V_584_fu_3623_p2[20:5]}};

assign mult_V_259_fu_3653_p4 = {{r_V_586_fu_3647_p2[20:5]}};

assign mult_V_260_fu_3677_p4 = {{r_V_588_fu_3671_p2[20:5]}};

assign mult_V_261_fu_3701_p4 = {{r_V_590_fu_3695_p2[20:5]}};

assign mult_V_262_fu_3725_p4 = {{r_V_592_fu_3719_p2[20:5]}};

assign mult_V_263_fu_3749_p4 = {{r_V_594_fu_3743_p2[20:5]}};

assign mult_V_264_fu_3773_p4 = {{r_V_596_fu_3767_p2[20:5]}};

assign mult_V_265_fu_3797_p4 = {{r_V_598_fu_3791_p2[20:5]}};

assign mult_V_266_fu_3821_p4 = {{r_V_600_fu_3815_p2[20:5]}};

assign mult_V_267_fu_3845_p4 = {{r_V_602_fu_3839_p2[20:5]}};

assign mult_V_268_fu_3869_p4 = {{r_V_604_fu_3863_p2[20:5]}};

assign mult_V_270_fu_3893_p4 = {{r_V_608_fu_3887_p2[20:5]}};

assign mult_V_271_fu_3917_p4 = {{r_V_610_fu_3911_p2[20:5]}};

assign mult_V_272_fu_1070_p4 = {{r_V_612_fu_1064_p2[20:5]}};

assign mult_V_273_fu_3941_p4 = {{r_V_614_fu_3935_p2[20:5]}};

assign mult_V_274_fu_3965_p4 = {{r_V_616_fu_3959_p2[20:5]}};

assign mult_V_275_fu_3989_p4 = {{r_V_618_fu_3983_p2[20:5]}};

assign mult_V_276_fu_4013_p4 = {{r_V_620_fu_4007_p2[20:5]}};

assign mult_V_277_fu_4036_p4 = {{r_V_622_fu_4030_p2[20:5]}};

assign mult_V_278_fu_4060_p4 = {{r_V_624_fu_4054_p2[20:5]}};

assign mult_V_279_fu_4084_p4 = {{r_V_626_fu_4078_p2[20:5]}};

assign mult_V_280_fu_4108_p4 = {{r_V_628_fu_4102_p2[20:5]}};

assign mult_V_281_fu_4131_p4 = {{r_V_630_fu_4125_p2[20:5]}};

assign mult_V_282_fu_4155_p4 = {{r_V_632_fu_4149_p2[20:5]}};

assign mult_V_283_fu_4179_p4 = {{r_V_634_fu_4173_p2[20:5]}};

assign mult_V_284_fu_4203_p4 = {{r_V_636_fu_4197_p2[20:5]}};

assign mult_V_285_fu_1094_p4 = {{r_V_638_fu_1088_p2[20:5]}};

assign mult_V_286_fu_4226_p4 = {{r_V_640_fu_4220_p2[20:5]}};

assign mult_V_287_fu_4250_p4 = {{r_V_642_fu_4244_p2[20:5]}};

assign mult_V_288_fu_1118_p4 = {{r_V_644_fu_1112_p2[20:5]}};

assign mult_V_289_fu_4274_p4 = {{r_V_646_fu_4268_p2[20:5]}};

assign mult_V_290_fu_4298_p4 = {{r_V_648_fu_4292_p2[20:5]}};

assign mult_V_291_fu_4322_p4 = {{r_V_650_fu_4316_p2[20:5]}};

assign mult_V_292_fu_4346_p4 = {{r_V_652_fu_4340_p2[20:5]}};

assign mult_V_293_fu_1142_p4 = {{r_V_654_fu_1136_p2[20:5]}};

assign mult_V_294_fu_4370_p4 = {{r_V_656_fu_4364_p2[20:5]}};

assign mult_V_295_fu_4394_p4 = {{r_V_658_fu_4388_p2[20:5]}};

assign mult_V_296_fu_4418_p4 = {{r_V_660_fu_4412_p2[20:5]}};

assign mult_V_297_fu_1166_p4 = {{r_V_662_fu_1160_p2[20:5]}};

assign mult_V_298_fu_4442_p4 = {{r_V_664_fu_4436_p2[20:5]}};

assign mult_V_299_fu_4466_p4 = {{r_V_666_fu_4460_p2[20:5]}};

assign mult_V_300_fu_4490_p4 = {{r_V_668_fu_4484_p2[20:5]}};

assign mult_V_301_fu_4513_p4 = {{r_V_670_fu_4507_p2[20:5]}};

assign mult_V_302_fu_1190_p4 = {{r_V_672_fu_1184_p2[20:5]}};

assign mult_V_303_fu_4536_p4 = {{r_V_674_fu_4530_p2[20:5]}};

assign mult_V_305_fu_4559_p4 = {{r_V_678_fu_4553_p2[20:5]}};

assign mult_V_306_fu_4582_p4 = {{r_V_680_fu_4576_p2[20:5]}};

assign mult_V_307_fu_4605_p4 = {{r_V_682_fu_4599_p2[20:5]}};

assign mult_V_308_fu_4628_p4 = {{r_V_684_fu_4622_p2[20:5]}};

assign mult_V_309_fu_4651_p4 = {{r_V_686_fu_4645_p2[20:5]}};

assign mult_V_310_fu_4674_p4 = {{r_V_688_fu_4668_p2[20:5]}};

assign mult_V_311_fu_4697_p4 = {{r_V_690_fu_4691_p2[20:5]}};

assign mult_V_312_fu_4720_p4 = {{r_V_692_fu_4714_p2[20:5]}};

assign mult_V_313_fu_4743_p4 = {{r_V_694_fu_4737_p2[20:5]}};

assign mult_V_314_fu_4766_p4 = {{r_V_696_fu_4760_p2[20:5]}};

assign mult_V_315_fu_4789_p4 = {{r_V_698_fu_4783_p2[20:5]}};

assign mult_V_316_fu_4812_p4 = {{r_V_700_fu_4806_p2[20:5]}};

assign mult_V_318_fu_4835_p4 = {{r_V_704_fu_4829_p2[20:5]}};

assign mult_V_fu_2237_p4 = {{r_V_450_fu_2231_p2[20:5]}};

assign r_V_450_fu_2231_p2 = (21'd0 - shl_ln_fu_2223_p3);

assign r_V_452_fu_824_p2 = (21'd0 - shl_ln1273_s_fu_816_p3);

assign r_V_454_fu_2255_p2 = (21'd0 - shl_ln1273_215_fu_2247_p3);

assign r_V_456_fu_2279_p2 = (21'd0 - shl_ln1273_216_fu_2271_p3);

assign r_V_458_fu_2303_p2 = (21'd0 - shl_ln1273_217_fu_2295_p3);

assign r_V_460_fu_2327_p2 = (21'd0 - shl_ln1273_218_fu_2319_p3);

assign r_V_462_fu_2351_p2 = (21'd0 - shl_ln1273_219_fu_2343_p3);

assign r_V_464_fu_2375_p2 = (21'd0 - shl_ln1273_220_fu_2367_p3);

assign r_V_466_fu_2399_p2 = (21'd0 - shl_ln1273_221_fu_2391_p3);

assign r_V_468_fu_2423_p2 = (21'd0 - shl_ln1273_222_fu_2415_p3);

assign r_V_470_fu_2447_p2 = (21'd0 - shl_ln1273_223_fu_2439_p3);

assign r_V_472_fu_2471_p2 = (21'd0 - shl_ln1273_224_fu_2463_p3);

assign r_V_474_fu_2495_p2 = (21'd0 - shl_ln1273_225_fu_2487_p3);

assign r_V_476_fu_2519_p2 = (21'd0 - shl_ln1273_226_fu_2511_p3);

assign r_V_478_fu_848_p2 = (21'd0 - shl_ln1273_227_fu_840_p3);

assign r_V_480_fu_2543_p2 = (21'd0 - shl_ln1273_228_fu_2535_p3);

assign r_V_482_fu_2567_p2 = (21'd0 - shl_ln1273_229_fu_2559_p3);

assign r_V_484_fu_872_p2 = (21'd0 - shl_ln1273_230_fu_864_p3);

assign r_V_486_fu_2591_p2 = (21'd0 - shl_ln1273_231_fu_2583_p3);

assign r_V_488_fu_2615_p2 = (21'd0 - shl_ln1273_232_fu_2607_p3);

assign r_V_490_fu_2639_p2 = (21'd0 - shl_ln1273_233_fu_2631_p3);

assign r_V_492_fu_2663_p2 = (21'd0 - shl_ln1273_234_fu_2655_p3);

assign r_V_494_fu_2687_p2 = (21'd0 - shl_ln1273_235_fu_2679_p3);

assign r_V_496_fu_2711_p2 = (21'd0 - shl_ln1273_236_fu_2703_p3);

assign r_V_498_fu_2735_p2 = (21'd0 - shl_ln1273_237_fu_2727_p3);

assign r_V_500_fu_2759_p2 = (21'd0 - shl_ln1273_238_fu_2751_p3);

assign r_V_502_fu_2783_p2 = (21'd0 - shl_ln1273_239_fu_2775_p3);

assign r_V_504_fu_2807_p2 = (21'd0 - shl_ln1273_240_fu_2799_p3);

assign r_V_506_fu_2831_p2 = (21'd0 - shl_ln1273_241_fu_2823_p3);

assign r_V_508_fu_2855_p2 = (21'd0 - shl_ln1273_242_fu_2847_p3);

assign r_V_510_fu_896_p2 = (21'd0 - shl_ln1273_243_fu_888_p3);

assign r_V_512_fu_2879_p2 = (21'd0 - shl_ln1273_244_fu_2871_p3);

assign r_V_514_fu_2903_p2 = (21'd0 - shl_ln1273_245_fu_2895_p3);

assign r_V_516_fu_920_p2 = (21'd0 - shl_ln1273_246_fu_912_p3);

assign r_V_518_fu_2927_p2 = (21'd0 - shl_ln1273_247_fu_2919_p3);

assign r_V_520_fu_2951_p2 = (21'd0 - shl_ln1273_248_fu_2943_p3);

assign r_V_522_fu_2975_p2 = (21'd0 - shl_ln1273_249_fu_2967_p3);

assign r_V_524_fu_2999_p2 = (21'd0 - shl_ln1273_250_fu_2991_p3);

assign r_V_526_fu_3023_p2 = (21'd0 - shl_ln1273_251_fu_3015_p3);

assign r_V_528_fu_3047_p2 = (21'd0 - shl_ln1273_252_fu_3039_p3);

assign r_V_530_fu_3071_p2 = (21'd0 - shl_ln1273_253_fu_3063_p3);

assign r_V_532_fu_3095_p2 = (21'd0 - shl_ln1273_254_fu_3087_p3);

assign r_V_534_fu_3119_p2 = (21'd0 - shl_ln1273_255_fu_3111_p3);

assign r_V_536_fu_3143_p2 = (21'd0 - shl_ln1273_256_fu_3135_p3);

assign r_V_538_fu_3167_p2 = (21'd0 - shl_ln1273_257_fu_3159_p3);

assign r_V_540_fu_3191_p2 = (21'd0 - shl_ln1273_258_fu_3183_p3);

assign r_V_542_fu_944_p2 = (21'd0 - shl_ln1273_259_fu_936_p3);

assign r_V_544_fu_3215_p2 = (21'd0 - shl_ln1273_260_fu_3207_p3);

assign r_V_546_fu_3239_p2 = (21'd0 - shl_ln1273_261_fu_3231_p3);

assign r_V_548_fu_968_p2 = (21'd0 - shl_ln1273_262_fu_960_p3);

assign r_V_550_fu_3263_p2 = (21'd0 - shl_ln1273_263_fu_3255_p3);

assign r_V_552_fu_3287_p2 = (21'd0 - shl_ln1273_264_fu_3279_p3);

assign r_V_554_fu_3311_p2 = (21'd0 - shl_ln1273_265_fu_3303_p3);

assign r_V_556_fu_3335_p2 = (21'd0 - shl_ln1273_266_fu_3327_p3);

assign r_V_558_fu_3359_p2 = (21'd0 - shl_ln1273_267_fu_3351_p3);

assign r_V_560_fu_3383_p2 = (21'd0 - shl_ln1273_268_fu_3375_p3);

assign r_V_562_fu_3407_p2 = (21'd0 - shl_ln1273_269_fu_3399_p3);

assign r_V_564_fu_3431_p2 = (21'd0 - shl_ln1273_270_fu_3423_p3);

assign r_V_566_fu_3455_p2 = (21'd0 - shl_ln1273_271_fu_3447_p3);

assign r_V_568_fu_3479_p2 = (21'd0 - shl_ln1273_272_fu_3471_p3);

assign r_V_570_fu_3503_p2 = (21'd0 - shl_ln1273_273_fu_3495_p3);

assign r_V_572_fu_3527_p2 = (21'd0 - shl_ln1273_274_fu_3519_p3);

assign r_V_574_fu_992_p2 = (21'd0 - shl_ln1273_275_fu_984_p3);

assign r_V_576_fu_3551_p2 = (21'd0 - shl_ln1273_276_fu_3543_p3);

assign r_V_578_fu_3575_p2 = (21'd0 - shl_ln1273_277_fu_3567_p3);

assign r_V_580_fu_1016_p2 = (21'd0 - shl_ln1273_278_fu_1008_p3);

assign r_V_582_fu_3599_p2 = (21'd0 - shl_ln1273_279_fu_3591_p3);

assign r_V_584_fu_3623_p2 = (21'd0 - shl_ln1273_280_fu_3615_p3);

assign r_V_586_fu_3647_p2 = (21'd0 - shl_ln1273_281_fu_3639_p3);

assign r_V_588_fu_3671_p2 = (21'd0 - shl_ln1273_282_fu_3663_p3);

assign r_V_590_fu_3695_p2 = (21'd0 - shl_ln1273_283_fu_3687_p3);

assign r_V_592_fu_3719_p2 = (21'd0 - shl_ln1273_284_fu_3711_p3);

assign r_V_594_fu_3743_p2 = (21'd0 - shl_ln1273_285_fu_3735_p3);

assign r_V_596_fu_3767_p2 = (21'd0 - shl_ln1273_286_fu_3759_p3);

assign r_V_598_fu_3791_p2 = (21'd0 - shl_ln1273_287_fu_3783_p3);

assign r_V_600_fu_3815_p2 = (21'd0 - shl_ln1273_288_fu_3807_p3);

assign r_V_602_fu_3839_p2 = (21'd0 - shl_ln1273_289_fu_3831_p3);

assign r_V_604_fu_3863_p2 = (21'd0 - shl_ln1273_290_fu_3855_p3);

assign r_V_606_fu_1040_p2 = (21'd0 - shl_ln1273_291_fu_1032_p3);

assign r_V_608_fu_3887_p2 = (21'd0 - shl_ln1273_292_fu_3879_p3);

assign r_V_610_fu_3911_p2 = (21'd0 - shl_ln1273_293_fu_3903_p3);

assign r_V_612_fu_1064_p2 = (21'd0 - shl_ln1273_294_fu_1056_p3);

assign r_V_614_fu_3935_p2 = (21'd0 - shl_ln1273_295_fu_3927_p3);

assign r_V_616_fu_3959_p2 = (21'd0 - shl_ln1273_296_fu_3951_p3);

assign r_V_618_fu_3983_p2 = (21'd0 - shl_ln1273_297_fu_3975_p3);

assign r_V_620_fu_4007_p2 = (21'd0 - shl_ln1273_298_fu_3999_p3);

assign r_V_622_fu_4030_p2 = (21'd0 - shl_ln1273_299_fu_4023_p3);

assign r_V_624_fu_4054_p2 = (21'd0 - shl_ln1273_300_fu_4046_p3);

assign r_V_626_fu_4078_p2 = (21'd0 - shl_ln1273_301_fu_4070_p3);

assign r_V_628_fu_4102_p2 = (21'd0 - shl_ln1273_302_fu_4094_p3);

assign r_V_630_fu_4125_p2 = (21'd0 - shl_ln1273_303_fu_4118_p3);

assign r_V_632_fu_4149_p2 = (21'd0 - shl_ln1273_304_fu_4141_p3);

assign r_V_634_fu_4173_p2 = (21'd0 - shl_ln1273_305_fu_4165_p3);

assign r_V_636_fu_4197_p2 = (21'd0 - shl_ln1273_306_fu_4189_p3);

assign r_V_638_fu_1088_p2 = (21'd0 - shl_ln1273_307_fu_1080_p3);

assign r_V_640_fu_4220_p2 = (21'd0 - shl_ln1273_308_fu_4213_p3);

assign r_V_642_fu_4244_p2 = (21'd0 - shl_ln1273_309_fu_4236_p3);

assign r_V_644_fu_1112_p2 = (21'd0 - shl_ln1273_310_fu_1104_p3);

assign r_V_646_fu_4268_p2 = (21'd0 - shl_ln1273_311_fu_4260_p3);

assign r_V_648_fu_4292_p2 = (21'd0 - shl_ln1273_312_fu_4284_p3);

assign r_V_650_fu_4316_p2 = (21'd0 - shl_ln1273_313_fu_4308_p3);

assign r_V_652_fu_4340_p2 = (21'd0 - shl_ln1273_314_fu_4332_p3);

assign r_V_654_fu_1136_p2 = (21'd0 - shl_ln1273_315_fu_1128_p3);

assign r_V_656_fu_4364_p2 = (21'd0 - shl_ln1273_316_fu_4356_p3);

assign r_V_658_fu_4388_p2 = (21'd0 - shl_ln1273_317_fu_4380_p3);

assign r_V_660_fu_4412_p2 = (21'd0 - shl_ln1273_318_fu_4404_p3);

assign r_V_662_fu_1160_p2 = (21'd0 - shl_ln1273_319_fu_1152_p3);

assign r_V_664_fu_4436_p2 = (21'd0 - shl_ln1273_320_fu_4428_p3);

assign r_V_666_fu_4460_p2 = (21'd0 - shl_ln1273_321_fu_4452_p3);

assign r_V_668_fu_4484_p2 = (21'd0 - shl_ln1273_322_fu_4476_p3);

assign r_V_670_fu_4507_p2 = (21'd0 - shl_ln1273_323_fu_4500_p3);

assign r_V_672_fu_1184_p2 = (21'd0 - shl_ln1273_324_fu_1176_p3);

assign r_V_674_fu_4530_p2 = (21'd0 - shl_ln1273_325_fu_4523_p3);

assign r_V_676_fu_1208_p2 = (21'd0 - shl_ln1273_326_fu_1200_p3);

assign r_V_678_fu_4553_p2 = (21'd0 - shl_ln1273_327_fu_4546_p3);

assign r_V_680_fu_4576_p2 = (21'd0 - shl_ln1273_328_fu_4569_p3);

assign r_V_682_fu_4599_p2 = (21'd0 - shl_ln1273_329_fu_4592_p3);

assign r_V_684_fu_4622_p2 = (21'd0 - shl_ln1273_330_fu_4615_p3);

assign r_V_686_fu_4645_p2 = (21'd0 - shl_ln1273_331_fu_4638_p3);

assign r_V_688_fu_4668_p2 = (21'd0 - shl_ln1273_332_fu_4661_p3);

assign r_V_690_fu_4691_p2 = (21'd0 - shl_ln1273_333_fu_4684_p3);

assign r_V_692_fu_4714_p2 = (21'd0 - shl_ln1273_334_fu_4707_p3);

assign r_V_694_fu_4737_p2 = (21'd0 - shl_ln1273_335_fu_4730_p3);

assign r_V_696_fu_4760_p2 = (21'd0 - shl_ln1273_336_fu_4753_p3);

assign r_V_698_fu_4783_p2 = (21'd0 - shl_ln1273_337_fu_4776_p3);

assign r_V_700_fu_4806_p2 = (21'd0 - shl_ln1273_338_fu_4799_p3);

assign r_V_702_fu_1232_p2 = (21'd0 - shl_ln1273_339_fu_1224_p3);

assign r_V_704_fu_4829_p2 = (21'd0 - shl_ln1273_340_fu_4822_p3);

assign res_out_V_fu_5521_p2 = (add_ln813_404_reg_5881 + add_ln813_340_fu_5517_p2);

assign select_ln391_fu_1302_p3 = ((icmp_ln360_fu_805_p2[0:0] == 1'b1) ? 32'd7 : add_ln391_fu_1296_p2);

assign shl_ln1273_215_fu_2247_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_81}, {5'd0}};

assign shl_ln1273_216_fu_2271_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_80}, {5'd0}};

assign shl_ln1273_217_fu_2295_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_79}, {5'd0}};

assign shl_ln1273_218_fu_2319_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_78}, {5'd0}};

assign shl_ln1273_219_fu_2343_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_77}, {5'd0}};

assign shl_ln1273_220_fu_2367_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_76}, {5'd0}};

assign shl_ln1273_221_fu_2391_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_75}, {5'd0}};

assign shl_ln1273_222_fu_2415_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_74}, {5'd0}};

assign shl_ln1273_223_fu_2439_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_73}, {5'd0}};

assign shl_ln1273_224_fu_2463_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_72}, {5'd0}};

assign shl_ln1273_225_fu_2487_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_71}, {5'd0}};

assign shl_ln1273_226_fu_2511_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_70}, {5'd0}};

assign shl_ln1273_227_fu_840_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69}, {5'd0}};

assign shl_ln1273_228_fu_2535_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68}, {5'd0}};

assign shl_ln1273_229_fu_2559_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67}, {5'd0}};

assign shl_ln1273_230_fu_864_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66}, {5'd0}};

assign shl_ln1273_231_fu_2583_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65}, {5'd0}};

assign shl_ln1273_232_fu_2607_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64}, {5'd0}};

assign shl_ln1273_233_fu_2631_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63}, {5'd0}};

assign shl_ln1273_234_fu_2655_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62}, {5'd0}};

assign shl_ln1273_235_fu_2679_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61}, {5'd0}};

assign shl_ln1273_236_fu_2703_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60}, {5'd0}};

assign shl_ln1273_237_fu_2727_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59}, {5'd0}};

assign shl_ln1273_238_fu_2751_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58}, {5'd0}};

assign shl_ln1273_239_fu_2775_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57}, {5'd0}};

assign shl_ln1273_240_fu_2799_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56}, {5'd0}};

assign shl_ln1273_241_fu_2823_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55}, {5'd0}};

assign shl_ln1273_242_fu_2847_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54}, {5'd0}};

assign shl_ln1273_243_fu_888_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53}, {5'd0}};

assign shl_ln1273_244_fu_2871_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52}, {5'd0}};

assign shl_ln1273_245_fu_2895_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51}, {5'd0}};

assign shl_ln1273_246_fu_912_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50}, {5'd0}};

assign shl_ln1273_247_fu_2919_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49}, {5'd0}};

assign shl_ln1273_248_fu_2943_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48}, {5'd0}};

assign shl_ln1273_249_fu_2967_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47}, {5'd0}};

assign shl_ln1273_250_fu_2991_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46}, {5'd0}};

assign shl_ln1273_251_fu_3015_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45}, {5'd0}};

assign shl_ln1273_252_fu_3039_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44}, {5'd0}};

assign shl_ln1273_253_fu_3063_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_43}, {5'd0}};

assign shl_ln1273_254_fu_3087_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_42}, {5'd0}};

assign shl_ln1273_255_fu_3111_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_41}, {5'd0}};

assign shl_ln1273_256_fu_3135_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_40}, {5'd0}};

assign shl_ln1273_257_fu_3159_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_39}, {5'd0}};

assign shl_ln1273_258_fu_3183_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_38}, {5'd0}};

assign shl_ln1273_259_fu_936_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_37}, {5'd0}};

assign shl_ln1273_260_fu_3207_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_36}, {5'd0}};

assign shl_ln1273_261_fu_3231_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_35}, {5'd0}};

assign shl_ln1273_262_fu_960_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_34}, {5'd0}};

assign shl_ln1273_263_fu_3255_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_33}, {5'd0}};

assign shl_ln1273_264_fu_3279_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_32}, {5'd0}};

assign shl_ln1273_265_fu_3303_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_31}, {5'd0}};

assign shl_ln1273_266_fu_3327_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_30}, {5'd0}};

assign shl_ln1273_267_fu_3351_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29}, {5'd0}};

assign shl_ln1273_268_fu_3375_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28}, {5'd0}};

assign shl_ln1273_269_fu_3399_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27}, {5'd0}};

assign shl_ln1273_270_fu_3423_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26}, {5'd0}};

assign shl_ln1273_271_fu_3447_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25}, {5'd0}};

assign shl_ln1273_272_fu_3471_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24}, {5'd0}};

assign shl_ln1273_273_fu_3495_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23}, {5'd0}};

assign shl_ln1273_274_fu_3519_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22}, {5'd0}};

assign shl_ln1273_275_fu_984_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21}, {5'd0}};

assign shl_ln1273_276_fu_3543_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20}, {5'd0}};

assign shl_ln1273_277_fu_3567_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19}, {5'd0}};

assign shl_ln1273_278_fu_1008_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18}, {5'd0}};

assign shl_ln1273_279_fu_3591_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17}, {5'd0}};

assign shl_ln1273_280_fu_3615_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16}, {5'd0}};

assign shl_ln1273_281_fu_3639_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15}, {5'd0}};

assign shl_ln1273_282_fu_3663_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14}, {5'd0}};

assign shl_ln1273_283_fu_3687_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13}, {5'd0}};

assign shl_ln1273_284_fu_3711_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12}, {5'd0}};

assign shl_ln1273_285_fu_3735_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11}, {5'd0}};

assign shl_ln1273_286_fu_3759_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10}, {5'd0}};

assign shl_ln1273_287_fu_3783_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9}, {5'd0}};

assign shl_ln1273_288_fu_3807_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8}, {5'd0}};

assign shl_ln1273_289_fu_3831_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7}, {5'd0}};

assign shl_ln1273_290_fu_3855_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6}, {5'd0}};

assign shl_ln1273_291_fu_1032_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5}, {5'd0}};

assign shl_ln1273_292_fu_3879_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4}, {5'd0}};

assign shl_ln1273_293_fu_3903_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3}, {5'd0}};

assign shl_ln1273_294_fu_1056_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2}, {5'd0}};

assign shl_ln1273_295_fu_3927_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1}, {5'd0}};

assign shl_ln1273_296_fu_3951_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9}, {5'd0}};

assign shl_ln1273_297_fu_3975_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_335}, {5'd0}};

assign shl_ln1273_298_fu_3999_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_336}, {5'd0}};

assign shl_ln1273_299_fu_4023_p3 = {{a_V_220_reg_5664}, {5'd0}};

assign shl_ln1273_300_fu_4046_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_338}, {5'd0}};

assign shl_ln1273_301_fu_4070_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_339}, {5'd0}};

assign shl_ln1273_302_fu_4094_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_340}, {5'd0}};

assign shl_ln1273_303_fu_4118_p3 = {{a_V_224_reg_5670}, {5'd0}};

assign shl_ln1273_304_fu_4141_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_342}, {5'd0}};

assign shl_ln1273_305_fu_4165_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_343}, {5'd0}};

assign shl_ln1273_306_fu_4189_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_344}, {5'd0}};

assign shl_ln1273_307_fu_1080_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_345}, {5'd0}};

assign shl_ln1273_308_fu_4213_p3 = {{a_V_229_reg_5676}, {5'd0}};

assign shl_ln1273_309_fu_4236_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99}, {5'd0}};

assign shl_ln1273_310_fu_1104_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98}, {5'd0}};

assign shl_ln1273_311_fu_4260_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97}, {5'd0}};

assign shl_ln1273_312_fu_4284_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96}, {5'd0}};

assign shl_ln1273_313_fu_4308_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_95}, {5'd0}};

assign shl_ln1273_314_fu_4332_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_94}, {5'd0}};

assign shl_ln1273_315_fu_1128_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_93}, {5'd0}};

assign shl_ln1273_316_fu_4356_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_92}, {5'd0}};

assign shl_ln1273_317_fu_4380_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_91}, {5'd0}};

assign shl_ln1273_318_fu_4404_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_90}, {5'd0}};

assign shl_ln1273_319_fu_1152_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_89}, {5'd0}};

assign shl_ln1273_320_fu_4428_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88}, {5'd0}};

assign shl_ln1273_321_fu_4452_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_87}, {5'd0}};

assign shl_ln1273_322_fu_4476_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_86}, {5'd0}};

assign shl_ln1273_323_fu_4500_p3 = {{a_V_244_reg_5682}, {5'd0}};

assign shl_ln1273_324_fu_1176_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_84}, {5'd0}};

assign shl_ln1273_325_fu_4523_p3 = {{a_V_246_reg_5583}, {5'd0}};

assign shl_ln1273_326_fu_1200_p3 = {{a_V_247_fu_471_p4}, {5'd0}};

assign shl_ln1273_327_fu_4546_p3 = {{a_V_248_reg_5594}, {5'd0}};

assign shl_ln1273_328_fu_4569_p3 = {{a_V_249_reg_5600}, {5'd0}};

assign shl_ln1273_329_fu_4592_p3 = {{a_V_250_reg_5606}, {5'd0}};

assign shl_ln1273_330_fu_4615_p3 = {{a_V_251_reg_5612}, {5'd0}};

assign shl_ln1273_331_fu_4638_p3 = {{a_V_252_reg_5618}, {5'd0}};

assign shl_ln1273_332_fu_4661_p3 = {{a_V_253_reg_5623}, {5'd0}};

assign shl_ln1273_333_fu_4684_p3 = {{a_V_254_reg_5629}, {5'd0}};

assign shl_ln1273_334_fu_4707_p3 = {{a_V_255_reg_5635}, {5'd0}};

assign shl_ln1273_335_fu_4730_p3 = {{a_V_256_reg_5641}, {5'd0}};

assign shl_ln1273_336_fu_4753_p3 = {{a_V_257_reg_5646}, {5'd0}};

assign shl_ln1273_337_fu_4776_p3 = {{a_V_258_reg_5652}, {5'd0}};

assign shl_ln1273_338_fu_4799_p3 = {{a_V_259_reg_5658}, {5'd0}};

assign shl_ln1273_339_fu_1224_p3 = {{a_V_260_fu_451_p4}, {5'd0}};

assign shl_ln1273_340_fu_4822_p3 = {{a_V_261_reg_5589}, {5'd0}};

assign shl_ln1273_s_fu_816_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_82}, {5'd0}};

assign shl_ln_fu_2223_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_83}, {5'd0}};

assign start_out = real_start;

endmodule //alveo_hls4ml_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s
