# ğŸ¥¤ Verilog FSM - Vending Machine

This project implements a Finite State Machine (FSM) in Verilog to simulate a simple vending machine.  
It accepts 5 NT and 10 NT coins. When the total reaches **15 NT or more**, it outputs a drink (`out = 1`).

---

## ğŸ“ Files Included

| File                     | Description                                    |
|--------------------------|------------------------------------------------|
| `vending_fsm.v`          | Verilog module implementing the FSM logic     |
| `vending_fsm_tb.v`       | Testbench for simulating the FSM behavior     |
| `vending_fsm.vcd`        | VCD waveform file for GTKWave / ModelSim      |
| `monitor_log.txt`        | Simulation output log (text)                  |
| `wave_vending_fsm_tb.png`| ğŸ“· Waveform screenshot from ModelSim          |
| `RTL_vending_fsm.pdf`    | ğŸ“˜ RTL schematic (generated by Quartus)       |

---

## ğŸ§  FSM Description

### ğŸ’° Input Coins
- `in5 = 1`: Insert 5 NT
- `in10 = 1`: Insert 10 NT  
(*Only one input active at a time*)

### ğŸ¯ Output
- `out = 1` when total coin â‰¥ 15 NT â†’ vend a drink!

### ğŸ“ˆ State Transitions

| Current State | Input    | Next State | Output |
|---------------|----------|------------|--------|
| S0 (0 NT)     | in5      | S5         | 0      |
| S0            | in10     | S10        | 0      |
| S5 (5 NT)     | in5      | S10        | 0      |
| S5            | in10     | S0         | 1 âœ…   |
| S10 (10 NT)   | in5      | S0         | 1 âœ…   |
| S10           | in10     | S0         | 1 âœ…   |

---

## ğŸ“· Waveform

This waveform was captured in **ModelSim**, showing state transitions and output when inserting coins:

![Waveform Output](wave_vending_fsm_tb.png)

---

## ğŸ§© RTL Schematic

Generated in **Quartus**, this RTL (Register Transfer Level) diagram shows how the FSM logic is implemented in hardware:

[ğŸ“˜ View RTL FSM Diagram (PDF)](RTL_vending_fsm.pdf)

---

## ğŸ”§ Tools Used

- **Quartus Prime** â€“ RTL design & schematic generation  
- **ModelSim** â€“ Simulation and waveform viewing  
- **Verilog HDL** â€“ Hardware description language

---

## âœ… Example Tests

- Insert `5 âœ 10` â†’ out = 1
- Insert `10 âœ 5` â†’ out = 1
- Insert `10 âœ 10` â†’ out = 1
