{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648802901536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648802901542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 01 16:48:21 2022 " "Processing started: Fri Apr 01 16:48:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648802901542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648802901542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm_saler -c fsm_saler " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm_saler -c fsm_saler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648802901542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648802901836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648802901837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/fsm_saler/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/fsm_saler/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648802910153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648802910153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/fsm_saler/rtl/beep_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/fsm_saler/rtl/beep_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_driver " "Found entity 1: beep_driver" {  } { { "../rtl/beep_driver.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/beep_driver.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648802910158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648802910158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/fsm_saler/rtl/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/fsm_saler/rtl/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_driver " "Found entity 1: seg_driver" {  } { { "../rtl/seg_driver.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/seg_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648802910162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648802910162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/fsm_saler/rtl/fsm_saler.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/fsm_saler/rtl/fsm_saler.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_saler " "Found entity 1: fsm_saler" {  } { { "../rtl/fsm_saler.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/fsm_saler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648802910168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648802910168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/fsm_saler/rtl/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/fsm_saler/rtl/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../rtl/control.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648802910172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648802910172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm_saler " "Elaborating entity \"fsm_saler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648802910219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:u_key_filter " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:u_key_filter\"" {  } { { "../rtl/fsm_saler.v" "u_key_filter" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/fsm_saler.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648802910224 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 key_filter.v(124) " "Verilog HDL assignment warning at key_filter.v(124): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/key_filter.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/key_filter.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648802910226 "|fsm_saler|key_filter:u_key_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:u_control " "Elaborating entity \"control\" for hierarchy \"control:u_control\"" {  } { { "../rtl/fsm_saler.v" "u_control" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/fsm_saler.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648802910228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 control.v(143) " "Verilog HDL assignment warning at control.v(143): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/control.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648802910229 "|fsm_saler|control:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(163) " "Verilog HDL assignment warning at control.v(163): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/control.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648802910230 "|fsm_saler|control:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 control.v(209) " "Verilog HDL assignment warning at control.v(209): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/control.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648802910230 "|fsm_saler|control:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 control.v(210) " "Verilog HDL assignment warning at control.v(210): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/control.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648802910230 "|fsm_saler|control:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(223) " "Verilog HDL assignment warning at control.v(223): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/control.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648802910230 "|fsm_saler|control:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(224) " "Verilog HDL assignment warning at control.v(224): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/control.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648802910230 "|fsm_saler|control:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(225) " "Verilog HDL assignment warning at control.v(225): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/control.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648802910231 "|fsm_saler|control:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 control.v(233) " "Verilog HDL assignment warning at control.v(233): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/control.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648802910231 "|fsm_saler|control:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 control.v(236) " "Verilog HDL assignment warning at control.v(236): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/control.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648802910231 "|fsm_saler|control:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(243) " "Verilog HDL assignment warning at control.v(243): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/control.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648802910231 "|fsm_saler|control:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(244) " "Verilog HDL assignment warning at control.v(244): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/control.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648802910231 "|fsm_saler|control:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(245) " "Verilog HDL assignment warning at control.v(245): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/control.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648802910231 "|fsm_saler|control:u_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_driver seg_driver:u_seg_driver " "Elaborating entity \"seg_driver\" for hierarchy \"seg_driver:u_seg_driver\"" {  } { { "../rtl/fsm_saler.v" "u_seg_driver" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/fsm_saler.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648802910266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 seg_driver.v(46) " "Verilog HDL assignment warning at seg_driver.v(46): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/seg_driver.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/seg_driver.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648802910268 "|fsm_saler|seg_driver:u_seg_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_driver beep_driver:u_beep_driver " "Elaborating entity \"beep_driver\" for hierarchy \"beep_driver:u_beep_driver\"" {  } { { "../rtl/fsm_saler.v" "u_beep_driver" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/fsm_saler.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648802910270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 beep_driver.v(35) " "Verilog HDL assignment warning at beep_driver.v(35): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/beep_driver.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/beep_driver.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648802910271 "|fsm_saler|beep_driver:u_beep_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 beep_driver.v(56) " "Verilog HDL assignment warning at beep_driver.v(56): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/beep_driver.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/beep_driver.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648802910271 "|fsm_saler|beep_driver:u_beep_driver"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control:u_control\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control:u_control\|Div1\"" {  } { { "../rtl/control.v" "Div1" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 225 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648802910532 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control:u_control\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control:u_control\|Div0\"" {  } { { "../rtl/control.v" "Div0" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 224 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648802910532 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control:u_control\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control:u_control\|Mod1\"" {  } { { "../rtl/control.v" "Mod1" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 224 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648802910532 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control:u_control\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control:u_control\|Div2\"" {  } { { "../rtl/control.v" "Div2" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 244 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648802910532 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control:u_control\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control:u_control\|Mod3\"" {  } { { "../rtl/control.v" "Mod3" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 244 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648802910532 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control:u_control\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control:u_control\|Mod2\"" {  } { { "../rtl/control.v" "Mod2" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648802910532 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control:u_control\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control:u_control\|Mod0\"" {  } { { "../rtl/control.v" "Mod0" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 223 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648802910532 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control:u_control\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control:u_control\|Div3\"" {  } { { "../rtl/control.v" "Div3" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 245 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648802910532 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1648802910532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u_control\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"control:u_control\|lpm_divide:Div1\"" {  } { { "../rtl/control.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 225 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648802910577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u_control\|lpm_divide:Div1 " "Instantiated megafunction \"control:u_control\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648802910577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648802910577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648802910577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648802910577 ""}  } { { "../rtl/control.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 225 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648802910577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/TX/Desktop/fsm_saler/prj/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648802910615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648802910615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/TX/Desktop/fsm_saler/prj/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648802910632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648802910632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/TX/Desktop/fsm_saler/prj/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648802910651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648802910651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/TX/Desktop/fsm_saler/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648802910693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648802910693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/TX/Desktop/fsm_saler/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648802910738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648802910738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u_control\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"control:u_control\|lpm_divide:Div0\"" {  } { { "../rtl/control.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 224 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648802910750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u_control\|lpm_divide:Div0 " "Instantiated megafunction \"control:u_control\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648802910750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648802910750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648802910750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648802910750 ""}  } { { "../rtl/control.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 224 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648802910750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/TX/Desktop/fsm_saler/prj/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648802910788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648802910788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/TX/Desktop/fsm_saler/prj/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648802910804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648802910804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/TX/Desktop/fsm_saler/prj/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648802910826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648802910826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:u_control\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"control:u_control\|lpm_divide:Mod1\"" {  } { { "../rtl/control.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 224 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648802910842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:u_control\|lpm_divide:Mod1 " "Instantiated megafunction \"control:u_control\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648802910843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648802910843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648802910843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648802910843 ""}  } { { "../rtl/control.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 224 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648802910843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/TX/Desktop/fsm_saler/prj/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648802910879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648802910879 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/seg_driver.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/seg_driver.v" 62 -1 0 } } { "../rtl/seg_driver.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/seg_driver.v" 92 -1 0 } } { "../rtl/beep_driver.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/beep_driver.v" 13 -1 0 } } { "../rtl/key_filter.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/key_filter.v" 47 -1 0 } } { "../rtl/control.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/control.v" 179 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1648802911134 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1648802911134 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[7\] VCC " "Pin \"seg_data\[7\]\" is stuck at VCC" {  } { { "../rtl/fsm_saler.v" "" { Text "C:/Users/TX/Desktop/fsm_saler/rtl/fsm_saler.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648802911231 "|fsm_saler|seg_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648802911231 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648802911316 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648802911847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648802911847 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "711 " "Implemented 711 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648802911923 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648802911923 ""} { "Info" "ICUT_CUT_TM_LCELLS" "687 " "Implemented 687 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648802911923 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648802911923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648802911936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 01 16:48:31 2022 " "Processing ended: Fri Apr 01 16:48:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648802911936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648802911936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648802911936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648802911936 ""}
