set ::env(PROJECT_NAME) lxp32
set ::env(DESIGN_TOP) lxp32c_top
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/lxp32/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/lxp32/rtl/lxp32c_top.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
