//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-22781540
// Cuda compilation tools, release 9.0, V9.0.176
// Based on LLVM 3.4svn
//

.version 6.0
.target sm_30
.address_size 64

	// .globl	_Z9r2c_naivePK4unitPii
.const .align 4 .b8 myperm[24];
// _Z7r2c_modPKiPii$__cuda_local_var_34684_33_non_const_x has been demoted
// _Z7r2c_litPKiPii$__cuda_local_var_34715_62_non_const_x has been demoted
// _Z7r2c_litPKiPii$__cuda_local_var_34716_33_non_const_perm has been demoted
// _Z11r2c_lit_regPKiPii$__cuda_local_var_34750_62_non_const_x has been demoted
// _Z20r2c_lit_reg_strengthPKiPii$__cuda_local_var_34811_62_non_const_x has been demoted
// _Z13r2c_lit_constPKiPii$__cuda_local_var_34883_62_non_const_x has been demoted

.visible .entry _Z9r2c_naivePK4unitPii(
	.param .u64 _Z9r2c_naivePK4unitPii_param_0,
	.param .u64 _Z9r2c_naivePK4unitPii_param_1,
	.param .u32 _Z9r2c_naivePK4unitPii_param_2
)
{
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z9r2c_naivePK4unitPii_param_0];
	ld.param.u64 	%rd2, [_Z9r2c_naivePK4unitPii_param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mad.lo.s32 	%r4, %r3, %r2, %r1;
	mul.wide.s32 	%rd4, %r4, 24;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r5, [%rd5];
	ld.global.u32 	%r6, [%rd5+4];
	add.s32 	%r7, %r6, %r5;
	ld.global.u32 	%r8, [%rd5+8];
	add.s32 	%r9, %r8, %r7;
	ld.global.u32 	%r10, [%rd5+12];
	add.s32 	%r11, %r10, %r9;
	ld.global.u32 	%r12, [%rd5+16];
	add.s32 	%r13, %r12, %r11;
	ld.global.u32 	%r14, [%rd5+20];
	add.s32 	%r15, %r14, %r13;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r4, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.u32 	[%rd8], %r15;
	ret;
}

	// .globl	_Z7r2c_bugPK4int2Pii
.visible .entry _Z7r2c_bugPK4int2Pii(
	.param .u64 _Z7r2c_bugPK4int2Pii_param_0,
	.param .u64 _Z7r2c_bugPK4int2Pii_param_1,
	.param .u32 _Z7r2c_bugPK4int2Pii_param_2
)
{
	.reg .pred 	%p<10>;
	.reg .b32 	%r<61>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z7r2c_bugPK4int2Pii_param_0];
	ld.param.u64 	%rd2, [_Z7r2c_bugPK4int2Pii_param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	mov.u32 	%r3, %tid.x;
	and.b32  	%r4, %r3, 31;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mad.lo.s32 	%r7, %r6, %r5, %r3;
	sub.s32 	%r8, %r7, %r4;
	mov.u32 	%r2, 1;
	// inline asm
	{ .reg .pred p; setp.ne.u32 p, %r2, 0; vote.ballot.b32 %r1, p; } 
	// inline asm
	mul.lo.s32 	%r9, %r8, 6;
	shr.u32 	%r10, %r9, 31;
	add.s32 	%r11, %r9, %r10;
	shr.s32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r4;
	mul.wide.s32 	%rd4, %r13, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.v2.u32 	{%r14, %r15}, [%rd5];
	ld.global.v2.u32 	{%r18, %r19}, [%rd5+256];
	ld.global.v2.u32 	{%r22, %r23}, [%rd5+512];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.lo.s32 	%r26, %r4, 3;
	add.s32 	%r27, %r26, 2;
	add.s32 	%r28, %r26, 1;
	mul.wide.u32 	%rd7, %r4, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64	%r29, %rd8;
	mul.lo.s32 	%r30, %r29, 3;
	sub.s32 	%r31, %r4, %r30;
	and.b32  	%r32, %r31, 1;
	setp.eq.b32	%p2, %r32, 0;
	//setp.eq.b32	%p1, %r32, 1;
	//not.pred 	%p2, %p1;
	selp.b32	%r33, %r14, %r18, %p2;
	selp.b32	%r34, %r15, %r19, %p2;
	selp.b32	%r35, %r18, %r22, %p2;
	selp.b32	%r36, %r19, %r23, %p2;
	selp.b32	%r37, %r22, %r14, %p2;
	selp.b32	%r38, %r23, %r15, %p2;
	and.b32  	%r39, %r26, 31;
	and.b32  	%r40, %r27, 31;
	and.b32  	%r41, %r28, 31;
	and.b32  	%r42, %r31, 2;
	setp.eq.s32	%p3, %r42, 0;
	selp.b32	%r43, %r33, %r37, %p3;
	selp.b32	%r44, %r34, %r38, %p3;
	selp.b32	%r45, %r35, %r33, %p3;
	selp.b32	%r46, %r36, %r34, %p3;
	selp.b32	%r47, %r37, %r35, %p3;
	selp.b32	%r48, %r38, %r36, %p3;
	mov.u32 	%r49, 31;
	shfl.sync.idx.b32 	%r50|%p4, %r43, %r39, %r49, %r1;
	shfl.sync.idx.b32 	%r51|%p5, %r44, %r39, %r49, %r1;
	add.s32 	%r52, %r51, %r50;
	shfl.sync.idx.b32 	%r53|%p6, %r45, %r40, %r49, %r1;
	add.s32 	%r54, %r52, %r53;
	shfl.sync.idx.b32 	%r55|%p7, %r46, %r40, %r49, %r1;
	add.s32 	%r56, %r54, %r55;
	shfl.sync.idx.b32 	%r57|%p8, %r47, %r41, %r49, %r1;
	add.s32 	%r58, %r56, %r57;
	shfl.sync.idx.b32 	%r59|%p9, %r48, %r41, %r49, %r1;
	add.s32 	%r60, %r58, %r59;
	mul.wide.u32 	%rd9, %r7, 4;
	add.s64 	%rd10, %rd6, %rd9;
	st.global.u32 	[%rd10], %r60;
	ret;
}

	// .globl	_Z7r2c_modPKiPii
.visible .entry _Z7r2c_modPKiPii(
	.param .u64 _Z7r2c_modPKiPii_param_0,
	.param .u64 _Z7r2c_modPKiPii_param_1,
	.param .u32 _Z7r2c_modPKiPii_param_2
)
{
	.reg .pred 	%p<19>;
	.reg .b32 	%r<207>;
	.reg .b64 	%rd<23>;
	// demoted variable
	.shared .align 4 .b8 _Z7r2c_modPKiPii$__cuda_local_var_34684_33_non_const_x[6144];

	ld.param.u64 	%rd1, [_Z7r2c_modPKiPii_param_0];
	ld.param.u64 	%rd2, [_Z7r2c_modPKiPii_param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	mov.u32 	%r3, %tid.x;
	and.b32  	%r4, %r3, -32;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mul.lo.s32 	%r7, %r6, %r5;
	add.s32 	%r8, %r7, %r4;
	and.b32  	%r9, %r3, 31;
	mov.u32 	%r2, 1;
	// inline asm
	{ .reg .pred p; setp.ne.u32 p, %r2, 0; vote.ballot.b32 %r1, p; } 
	// inline asm
	mad.lo.s32 	%r10, %r8, 6, %r9;
	mul.wide.s32 	%rd4, %r10, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r11, [%rd5];
	mov.u32 	%r12, _Z7r2c_modPKiPii$__cuda_local_var_34684_33_non_const_x;
	mad.lo.s32 	%r13, %r3, 24, %r12;
	st.shared.u32 	[%r13], %r11;
	add.s32 	%r14, %r10, 32;
	mul.wide.s32 	%rd6, %r14, 4;
	add.s64 	%rd7, %rd3, %rd6;
	ld.global.u32 	%r15, [%rd7];
	ld.global.u32 	%r16, [%rd7+128];
	ld.global.u32 	%r17, [%rd7+256];
	ld.global.u32 	%r18, [%rd7+384];
	ld.global.u32 	%r19, [%rd7+512];
	st.shared.u32 	[%r13+4], %r15;
	st.shared.u32 	[%r13+8], %r16;
	st.shared.u32 	[%r13+12], %r17;
	st.shared.u32 	[%r13+16], %r18;
	st.shared.u32 	[%r13+20], %r19;
	bfe.u32 	%r20, %r3, 4, 1;
	mul.lo.s32 	%r21, %r9, 6;
	cvta.to.global.u64 	%rd8, %rd2;
	sub.s32 	%r22, %r2, %r9;
	mul.hi.s32 	%r23, %r22, 715827883;
	shr.u32 	%r24, %r23, 31;
	add.s32 	%r25, %r23, %r24;
	mul.lo.s32 	%r26, %r25, 6;
	sub.s32 	%r27, %r22, %r26;
	setp.lt.s32	%p1, %r27, 0;
	add.s32 	%r28, %r27, 6;
	selp.b32	%r29, %r28, %r27, %p1;
	shr.u32 	%r30, %r29, 31;
	add.s32 	%r31, %r29, %r30;
	shr.s32 	%r32, %r31, 1;
	mad.lo.s32 	%r33, %r9, -3, %r32;
	mul.hi.s32 	%r34, %r33, 715827883;
	shr.u32 	%r35, %r34, 31;
	add.s32 	%r36, %r34, %r35;
	mul.lo.s32 	%r37, %r36, 6;
	sub.s32 	%r38, %r33, %r37;
	setp.lt.s32	%p2, %r38, 0;
	add.s32 	%r39, %r38, 6;
	selp.b32	%r40, %r39, %r38, %p2;
	mul.wide.u32 	%rd9, %r20, -1431655765;
	shr.u64 	%rd10, %rd9, 34;
	cvt.u32.u64	%r41, %rd10;
	mul.lo.s32 	%r42, %r41, 6;
	sub.s32 	%r43, %r20, %r42;
	add.s32 	%r44, %r43, %r21;
	and.b32  	%r45, %r44, 31;
	shl.b32 	%r46, %r40, 2;
	add.s32 	%r47, %r13, %r46;
	ld.shared.u32 	%r48, [%r47];
	mov.u32 	%r49, 31;
	shfl.sync.idx.b32 	%r50|%p3, %r48, %r45, %r49, %r1;
	mov.u32 	%r51, 2;
	sub.s32 	%r52, %r51, %r9;
	mul.hi.s32 	%r53, %r52, 715827883;
	shr.u32 	%r54, %r53, 31;
	add.s32 	%r55, %r53, %r54;
	mul.lo.s32 	%r56, %r55, 6;
	sub.s32 	%r57, %r52, %r56;
	setp.lt.s32	%p4, %r57, 0;
	add.s32 	%r58, %r57, 6;
	selp.b32	%r59, %r58, %r57, %p4;
	shr.u32 	%r60, %r59, 31;
	add.s32 	%r61, %r59, %r60;
	shr.s32 	%r62, %r61, 1;
	mad.lo.s32 	%r63, %r22, 3, %r62;
	mul.hi.s32 	%r64, %r63, 715827883;
	shr.u32 	%r65, %r64, 31;
	add.s32 	%r66, %r64, %r65;
	mul.lo.s32 	%r67, %r66, 6;
	sub.s32 	%r68, %r63, %r67;
	setp.lt.s32	%p5, %r68, 0;
	add.s32 	%r69, %r68, 6;
	selp.b32	%r70, %r69, %r68, %p5;
	add.s32 	%r71, %r20, 1;
	mul.wide.u32 	%rd11, %r71, -1431655765;
	shr.u64 	%rd12, %rd11, 34;
	cvt.u32.u64	%r72, %rd12;
	mul.lo.s32 	%r73, %r72, 6;
	sub.s32 	%r74, %r71, %r73;
	add.s32 	%r75, %r74, %r21;
	and.b32  	%r76, %r75, 31;
	shl.b32 	%r77, %r70, 2;
	add.s32 	%r78, %r13, %r77;
	ld.shared.u32 	%r79, [%r78];
	shfl.sync.idx.b32 	%r80|%p6, %r79, %r76, %r49, %r1;
	add.s32 	%r81, %r80, %r50;
	mov.u32 	%r82, 3;
	sub.s32 	%r83, %r82, %r9;
	mul.hi.s32 	%r84, %r83, 715827883;
	shr.u32 	%r85, %r84, 31;
	add.s32 	%r86, %r84, %r85;
	mul.lo.s32 	%r87, %r86, 6;
	sub.s32 	%r88, %r83, %r87;
	setp.lt.s32	%p7, %r88, 0;
	add.s32 	%r89, %r88, 6;
	selp.b32	%r90, %r89, %r88, %p7;
	shr.u32 	%r91, %r90, 31;
	add.s32 	%r92, %r90, %r91;
	shr.s32 	%r93, %r92, 1;
	mad.lo.s32 	%r94, %r52, 3, %r93;
	mul.hi.s32 	%r95, %r94, 715827883;
	shr.u32 	%r96, %r95, 31;
	add.s32 	%r97, %r95, %r96;
	mul.lo.s32 	%r98, %r97, 6;
	sub.s32 	%r99, %r94, %r98;
	setp.lt.s32	%p8, %r99, 0;
	add.s32 	%r100, %r99, 6;
	selp.b32	%r101, %r100, %r99, %p8;
	add.s32 	%r102, %r20, 2;
	mul.wide.u32 	%rd13, %r102, -1431655765;
	shr.u64 	%rd14, %rd13, 34;
	cvt.u32.u64	%r103, %rd14;
	mul.lo.s32 	%r104, %r103, 6;
	sub.s32 	%r105, %r102, %r104;
	add.s32 	%r106, %r105, %r21;
	and.b32  	%r107, %r106, 31;
	shl.b32 	%r108, %r101, 2;
	add.s32 	%r109, %r13, %r108;
	ld.shared.u32 	%r110, [%r109];
	shfl.sync.idx.b32 	%r111|%p9, %r110, %r107, %r49, %r1;
	add.s32 	%r112, %r111, %r81;
	mov.u32 	%r113, 4;
	sub.s32 	%r114, %r113, %r9;
	mul.hi.s32 	%r115, %r114, 715827883;
	shr.u32 	%r116, %r115, 31;
	add.s32 	%r117, %r115, %r116;
	mul.lo.s32 	%r118, %r117, 6;
	sub.s32 	%r119, %r114, %r118;
	setp.lt.s32	%p10, %r119, 0;
	add.s32 	%r120, %r119, 6;
	selp.b32	%r121, %r120, %r119, %p10;
	shr.u32 	%r122, %r121, 31;
	add.s32 	%r123, %r121, %r122;
	shr.s32 	%r124, %r123, 1;
	mad.lo.s32 	%r125, %r83, 3, %r124;
	mul.hi.s32 	%r126, %r125, 715827883;
	shr.u32 	%r127, %r126, 31;
	add.s32 	%r128, %r126, %r127;
	mul.lo.s32 	%r129, %r128, 6;
	sub.s32 	%r130, %r125, %r129;
	setp.lt.s32	%p11, %r130, 0;
	add.s32 	%r131, %r130, 6;
	selp.b32	%r132, %r131, %r130, %p11;
	add.s32 	%r133, %r20, 3;
	mul.wide.u32 	%rd15, %r133, -1431655765;
	shr.u64 	%rd16, %rd15, 34;
	cvt.u32.u64	%r134, %rd16;
	mul.lo.s32 	%r135, %r134, 6;
	sub.s32 	%r136, %r133, %r135;
	add.s32 	%r137, %r136, %r21;
	and.b32  	%r138, %r137, 31;
	shl.b32 	%r139, %r132, 2;
	add.s32 	%r140, %r13, %r139;
	ld.shared.u32 	%r141, [%r140];
	shfl.sync.idx.b32 	%r142|%p12, %r141, %r138, %r49, %r1;
	add.s32 	%r143, %r142, %r112;
	mov.u32 	%r144, 5;
	sub.s32 	%r145, %r144, %r9;
	mul.hi.s32 	%r146, %r145, 715827883;
	shr.u32 	%r147, %r146, 31;
	add.s32 	%r148, %r146, %r147;
	mul.lo.s32 	%r149, %r148, 6;
	sub.s32 	%r150, %r145, %r149;
	setp.lt.s32	%p13, %r150, 0;
	add.s32 	%r151, %r150, 6;
	selp.b32	%r152, %r151, %r150, %p13;
	shr.u32 	%r153, %r152, 31;
	add.s32 	%r154, %r152, %r153;
	shr.s32 	%r155, %r154, 1;
	mad.lo.s32 	%r156, %r114, 3, %r155;
	mul.hi.s32 	%r157, %r156, 715827883;
	shr.u32 	%r158, %r157, 31;
	add.s32 	%r159, %r157, %r158;
	mul.lo.s32 	%r160, %r159, 6;
	sub.s32 	%r161, %r156, %r160;
	setp.lt.s32	%p14, %r161, 0;
	add.s32 	%r162, %r161, 6;
	selp.b32	%r163, %r162, %r161, %p14;
	add.s32 	%r164, %r20, 4;
	mul.wide.u32 	%rd17, %r164, -1431655765;
	shr.u64 	%rd18, %rd17, 34;
	cvt.u32.u64	%r165, %rd18;
	mul.lo.s32 	%r166, %r165, 6;
	sub.s32 	%r167, %r164, %r166;
	add.s32 	%r168, %r167, %r21;
	and.b32  	%r169, %r168, 31;
	shl.b32 	%r170, %r163, 2;
	add.s32 	%r171, %r13, %r170;
	ld.shared.u32 	%r172, [%r171];
	shfl.sync.idx.b32 	%r173|%p15, %r172, %r169, %r49, %r1;
	add.s32 	%r174, %r173, %r143;
	mov.u32 	%r175, 6;
	sub.s32 	%r176, %r175, %r9;
	mul.hi.s32 	%r177, %r176, 715827883;
	shr.u32 	%r178, %r177, 31;
	add.s32 	%r179, %r177, %r178;
	mul.lo.s32 	%r180, %r179, 6;
	sub.s32 	%r181, %r176, %r180;
	setp.lt.s32	%p16, %r181, 0;
	add.s32 	%r182, %r181, 6;
	selp.b32	%r183, %r182, %r181, %p16;
	shr.u32 	%r184, %r183, 31;
	add.s32 	%r185, %r183, %r184;
	shr.s32 	%r186, %r185, 1;
	mad.lo.s32 	%r187, %r145, 3, %r186;
	mul.hi.s32 	%r188, %r187, 715827883;
	shr.u32 	%r189, %r188, 31;
	add.s32 	%r190, %r188, %r189;
	mul.lo.s32 	%r191, %r190, 6;
	sub.s32 	%r192, %r187, %r191;
	setp.lt.s32	%p17, %r192, 0;
	add.s32 	%r193, %r192, 6;
	selp.b32	%r194, %r193, %r192, %p17;
	add.s32 	%r195, %r20, 5;
	mul.wide.u32 	%rd19, %r195, -1431655765;
	shr.u64 	%rd20, %rd19, 34;
	cvt.u32.u64	%r196, %rd20;
	mul.lo.s32 	%r197, %r196, 6;
	sub.s32 	%r198, %r195, %r197;
	add.s32 	%r199, %r198, %r21;
	and.b32  	%r200, %r199, 31;
	shl.b32 	%r201, %r194, 2;
	add.s32 	%r202, %r13, %r201;
	ld.shared.u32 	%r203, [%r202];
	shfl.sync.idx.b32 	%r204|%p18, %r203, %r200, %r49, %r1;
	add.s32 	%r205, %r204, %r174;
	add.s32 	%r206, %r7, %r3;
	mul.wide.u32 	%rd21, %r206, 4;
	add.s64 	%rd22, %rd8, %rd21;
	st.global.u32 	[%rd22], %r205;
	ret;
}

	// .globl	_Z7r2c_litPKiPii
.visible .entry _Z7r2c_litPKiPii(
	.param .u64 _Z7r2c_litPKiPii_param_0,
	.param .u64 _Z7r2c_litPKiPii_param_1,
	.param .u32 _Z7r2c_litPKiPii_param_2
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<137>;
	.reg .b64 	%rd<41>;
	// demoted variable
	.shared .align 16 .b8 _Z7r2c_litPKiPii$__cuda_local_var_34715_62_non_const_x[6144];
	// demoted variable
	.shared .align 4 .b8 _Z7r2c_litPKiPii$__cuda_local_var_34716_33_non_const_perm[24];

	ld.param.u64 	%rd1, [_Z7r2c_litPKiPii_param_0];
	ld.param.u64 	%rd2, [_Z7r2c_litPKiPii_param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	mov.u32 	%r3, %tid.x;
	and.b32  	%r4, %r3, -32;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mul.lo.s32 	%r7, %r6, %r5;
	add.s32 	%r8, %r7, %r4;
	and.b32  	%r9, %r3, 31;
	mov.u32 	%r10, _Z7r2c_litPKiPii$__cuda_local_var_34716_33_non_const_perm;
	mov.u64 	%rd4, 4;
	st.shared.u32 	[_Z7r2c_litPKiPii$__cuda_local_var_34716_33_non_const_perm+4], %rd4;
	mov.u64 	%rd5, 0;
	st.shared.u32 	[_Z7r2c_litPKiPii$__cuda_local_var_34716_33_non_const_perm], %rd5;
	mov.u64 	%rd6, 5;
	st.shared.u32 	[_Z7r2c_litPKiPii$__cuda_local_var_34716_33_non_const_perm+12], %rd6;
	mov.u64 	%rd7, 1;
	st.shared.u32 	[_Z7r2c_litPKiPii$__cuda_local_var_34716_33_non_const_perm+8], %rd7;
	mov.u64 	%rd8, 3;
	st.shared.u32 	[_Z7r2c_litPKiPii$__cuda_local_var_34716_33_non_const_perm+20], %rd8;
	mov.u64 	%rd9, 2;
	st.shared.u32 	[_Z7r2c_litPKiPii$__cuda_local_var_34716_33_non_const_perm+16], %rd9;
	mov.u32 	%r2, 1;
	// inline asm
	{ .reg .pred p; setp.ne.u32 p, %r2, 0; vote.ballot.b32 %r1, p; } 
	// inline asm
	mad.lo.s32 	%r11, %r8, 6, %r9;
	mul.wide.s32 	%rd10, %r11, 4;
	add.s64 	%rd11, %rd3, %rd10;
	ld.global.u32 	%r12, [%rd11];
	mov.u32 	%r13, _Z7r2c_litPKiPii$__cuda_local_var_34715_62_non_const_x;
	mad.lo.s32 	%r14, %r3, 24, %r13;
	st.shared.u32 	[%r14], %r12;
	add.s32 	%r15, %r11, 32;
	mul.wide.s32 	%rd12, %r15, 4;
	add.s64 	%rd13, %rd3, %rd12;
	ld.global.u32 	%r16, [%rd13];
	ld.global.u32 	%r17, [%rd13+256];
	ld.global.u32 	%r18, [%rd13+128];
	ld.global.u32 	%r19, [%rd13+512];
	ld.global.u32 	%r20, [%rd13+384];
	st.shared.u32 	[%r14+4], %r16;
	st.shared.v2.u32 	[%r14+8], {%r18, %r17};
	st.shared.v2.u32 	[%r14+16], {%r20, %r19};
	mov.u32 	%r21, 36;
	sub.s32 	%r22, %r21, %r9;
	bfe.u32 	%r23, %r3, 4, 1;
	mul.lo.s32 	%r24, %r9, 6;
	cvta.to.global.u64 	%rd14, %rd2;
	mul.wide.u32 	%rd15, %r22, -1431655765;
	shr.u64 	%rd16, %rd15, 34;
	cvt.u32.u64	%r25, %rd16;
	mul.lo.s32 	%r26, %r25, 6;
	sub.s32 	%r27, %r22, %r26;
	mul.wide.u32 	%rd17, %r23, -1431655765;
	shr.u64 	%rd18, %rd17, 34;
	cvt.u32.u64	%r28, %rd18;
	mul.lo.s32 	%r29, %r28, 6;
	sub.s32 	%r30, %r23, %r29;
	add.s32 	%r31, %r30, %r24;
	and.b32  	%r32, %r31, 31;
	shl.b32 	%r33, %r27, 2;
	add.s32 	%r34, %r10, %r33;
	ld.shared.u32 	%r35, [%r34];
	shl.b32 	%r36, %r35, 2;
	add.s32 	%r37, %r14, %r36;
	ld.shared.u32 	%r38, [%r37];
	mov.u32 	%r39, 31;
	shfl.sync.idx.b32 	%r40|%p1, %r38, %r32, %r39, %r1;
	mov.u32 	%r41, 37;
	sub.s32 	%r42, %r41, %r9;
	mul.wide.u32 	%rd19, %r42, -1431655765;
	shr.u64 	%rd20, %rd19, 34;
	cvt.u32.u64	%r43, %rd20;
	mul.lo.s32 	%r44, %r43, 6;
	sub.s32 	%r45, %r42, %r44;
	add.s32 	%r46, %r23, 1;
	mul.wide.u32 	%rd21, %r46, -1431655765;
	shr.u64 	%rd22, %rd21, 34;
	cvt.u32.u64	%r47, %rd22;
	mul.lo.s32 	%r48, %r47, 6;
	sub.s32 	%r49, %r46, %r48;
	add.s32 	%r50, %r49, %r24;
	and.b32  	%r51, %r50, 31;
	shl.b32 	%r52, %r45, 2;
	add.s32 	%r53, %r10, %r52;
	ld.shared.u32 	%r54, [%r53];
	shl.b32 	%r55, %r54, 2;
	add.s32 	%r56, %r14, %r55;
	ld.shared.u32 	%r57, [%r56];
	shfl.sync.idx.b32 	%r58|%p2, %r57, %r51, %r39, %r1;
	add.s32 	%r59, %r58, %r40;
	mov.u32 	%r60, 38;
	sub.s32 	%r61, %r60, %r9;
	mul.wide.u32 	%rd23, %r61, -1431655765;
	shr.u64 	%rd24, %rd23, 34;
	cvt.u32.u64	%r62, %rd24;
	mul.lo.s32 	%r63, %r62, 6;
	sub.s32 	%r64, %r61, %r63;
	add.s32 	%r65, %r23, 2;
	mul.wide.u32 	%rd25, %r65, -1431655765;
	shr.u64 	%rd26, %rd25, 34;
	cvt.u32.u64	%r66, %rd26;
	mul.lo.s32 	%r67, %r66, 6;
	sub.s32 	%r68, %r65, %r67;
	add.s32 	%r69, %r68, %r24;
	and.b32  	%r70, %r69, 31;
	shl.b32 	%r71, %r64, 2;
	add.s32 	%r72, %r10, %r71;
	ld.shared.u32 	%r73, [%r72];
	shl.b32 	%r74, %r73, 2;
	add.s32 	%r75, %r14, %r74;
	ld.shared.u32 	%r76, [%r75];
	shfl.sync.idx.b32 	%r77|%p3, %r76, %r70, %r39, %r1;
	add.s32 	%r78, %r77, %r59;
	mov.u32 	%r79, 39;
	sub.s32 	%r80, %r79, %r9;
	mul.wide.u32 	%rd27, %r80, -1431655765;
	shr.u64 	%rd28, %rd27, 34;
	cvt.u32.u64	%r81, %rd28;
	mul.lo.s32 	%r82, %r81, 6;
	sub.s32 	%r83, %r80, %r82;
	add.s32 	%r84, %r23, 3;
	mul.wide.u32 	%rd29, %r84, -1431655765;
	shr.u64 	%rd30, %rd29, 34;
	cvt.u32.u64	%r85, %rd30;
	mul.lo.s32 	%r86, %r85, 6;
	sub.s32 	%r87, %r84, %r86;
	add.s32 	%r88, %r87, %r24;
	and.b32  	%r89, %r88, 31;
	shl.b32 	%r90, %r83, 2;
	add.s32 	%r91, %r10, %r90;
	ld.shared.u32 	%r92, [%r91];
	shl.b32 	%r93, %r92, 2;
	add.s32 	%r94, %r14, %r93;
	ld.shared.u32 	%r95, [%r94];
	shfl.sync.idx.b32 	%r96|%p4, %r95, %r89, %r39, %r1;
	add.s32 	%r97, %r96, %r78;
	mov.u32 	%r98, 40;
	sub.s32 	%r99, %r98, %r9;
	mul.wide.u32 	%rd31, %r99, -1431655765;
	shr.u64 	%rd32, %rd31, 34;
	cvt.u32.u64	%r100, %rd32;
	mul.lo.s32 	%r101, %r100, 6;
	sub.s32 	%r102, %r99, %r101;
	add.s32 	%r103, %r23, 4;
	mul.wide.u32 	%rd33, %r103, -1431655765;
	shr.u64 	%rd34, %rd33, 34;
	cvt.u32.u64	%r104, %rd34;
	mul.lo.s32 	%r105, %r104, 6;
	sub.s32 	%r106, %r103, %r105;
	add.s32 	%r107, %r106, %r24;
	and.b32  	%r108, %r107, 31;
	shl.b32 	%r109, %r102, 2;
	add.s32 	%r110, %r10, %r109;
	ld.shared.u32 	%r111, [%r110];
	shl.b32 	%r112, %r111, 2;
	add.s32 	%r113, %r14, %r112;
	ld.shared.u32 	%r114, [%r113];
	shfl.sync.idx.b32 	%r115|%p5, %r114, %r108, %r39, %r1;
	add.s32 	%r116, %r115, %r97;
	mov.u32 	%r117, 41;
	sub.s32 	%r118, %r117, %r9;
	mul.wide.u32 	%rd35, %r118, -1431655765;
	shr.u64 	%rd36, %rd35, 34;
	cvt.u32.u64	%r119, %rd36;
	mul.lo.s32 	%r120, %r119, 6;
	sub.s32 	%r121, %r118, %r120;
	add.s32 	%r122, %r23, 5;
	mul.wide.u32 	%rd37, %r122, -1431655765;
	shr.u64 	%rd38, %rd37, 34;
	cvt.u32.u64	%r123, %rd38;
	mul.lo.s32 	%r124, %r123, 6;
	sub.s32 	%r125, %r122, %r124;
	add.s32 	%r126, %r125, %r24;
	and.b32  	%r127, %r126, 31;
	shl.b32 	%r128, %r121, 2;
	add.s32 	%r129, %r10, %r128;
	ld.shared.u32 	%r130, [%r129];
	shl.b32 	%r131, %r130, 2;
	add.s32 	%r132, %r14, %r131;
	ld.shared.u32 	%r133, [%r132];
	shfl.sync.idx.b32 	%r134|%p6, %r133, %r127, %r39, %r1;
	add.s32 	%r135, %r134, %r116;
	add.s32 	%r136, %r7, %r3;
	mul.wide.u32 	%rd39, %r136, 4;
	add.s64 	%rd40, %rd14, %rd39;
	st.global.u32 	[%rd40], %r135;
	ret;
}

	// .globl	_Z11r2c_lit_regPKiPii
.visible .entry _Z11r2c_lit_regPKiPii(
	.param .u64 _Z11r2c_lit_regPKiPii_param_0,
	.param .u64 _Z11r2c_lit_regPKiPii_param_1,
	.param .u32 _Z11r2c_lit_regPKiPii_param_2
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<137>;
	.reg .b64 	%rd<35>;
	// demoted variable
	.shared .align 16 .b8 _Z11r2c_lit_regPKiPii$__cuda_local_var_34750_62_non_const_x[6144];

	ld.param.u64 	%rd1, [_Z11r2c_lit_regPKiPii_param_0];
	ld.param.u64 	%rd2, [_Z11r2c_lit_regPKiPii_param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	mov.u32 	%r3, %tid.x;
	and.b32  	%r4, %r3, -32;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mul.lo.s32 	%r7, %r6, %r5;
	add.s32 	%r8, %r7, %r4;
	and.b32  	%r9, %r3, 31;
	mov.u32 	%r2, 1;
	// inline asm
	{ .reg .pred p; setp.ne.u32 p, %r2, 0; vote.ballot.b32 %r1, p; } 
	// inline asm
	mad.lo.s32 	%r10, %r8, 6, %r9;
	mul.wide.s32 	%rd4, %r10, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r11, [%rd5];
	mov.u32 	%r12, _Z11r2c_lit_regPKiPii$__cuda_local_var_34750_62_non_const_x;
	mad.lo.s32 	%r13, %r3, 24, %r12;
	st.shared.u32 	[%r13], %r11;
	add.s32 	%r14, %r10, 32;
	mul.wide.s32 	%rd6, %r14, 4;
	add.s64 	%rd7, %rd3, %rd6;
	ld.global.u32 	%r15, [%rd7];
	ld.global.u32 	%r16, [%rd7+256];
	ld.global.u32 	%r17, [%rd7+128];
	ld.global.u32 	%r18, [%rd7+512];
	ld.global.u32 	%r19, [%rd7+384];
	st.shared.u32 	[%r13+4], %r15;
	st.shared.v2.u32 	[%r13+8], {%r17, %r16};
	st.shared.v2.u32 	[%r13+16], {%r19, %r18};
	mov.u32 	%r20, 36;
	sub.s32 	%r21, %r20, %r9;
	bfe.u32 	%r22, %r3, 4, 1;
	mul.lo.s32 	%r23, %r9, 6;
	cvta.to.global.u64 	%rd8, %rd2;
	mul.wide.u32 	%rd9, %r21, -1431655765;
	shr.u64 	%rd10, %rd9, 34;
	cvt.u32.u64	%r24, %rd10;
	mul.lo.s32 	%r25, %r24, 6;
	sub.s32 	%r26, %r21, %r25;
	mul.wide.u32 	%rd11, %r22, -1431655765;
	shr.u64 	%rd12, %rd11, 34;
	cvt.u32.u64	%r27, %rd12;
	mul.lo.s32 	%r28, %r27, 6;
	sub.s32 	%r29, %r22, %r28;
	add.s32 	%r30, %r29, %r23;
	and.b32  	%r31, %r30, 31;
	shl.b32 	%r32, %r26, 2;
	mov.u32 	%r33, 3297600;
	shr.u32 	%r34, %r33, %r32;
	shl.b32 	%r35, %r34, 2;
	and.b32  	%r36, %r35, 28;
	add.s32 	%r37, %r13, %r36;
	ld.shared.u32 	%r38, [%r37];
	mov.u32 	%r39, 31;
	shfl.sync.idx.b32 	%r40|%p1, %r38, %r31, %r39, %r1;
	mov.u32 	%r41, 37;
	sub.s32 	%r42, %r41, %r9;
	mul.wide.u32 	%rd13, %r42, -1431655765;
	shr.u64 	%rd14, %rd13, 34;
	cvt.u32.u64	%r43, %rd14;
	mul.lo.s32 	%r44, %r43, 6;
	sub.s32 	%r45, %r42, %r44;
	add.s32 	%r46, %r22, 1;
	mul.wide.u32 	%rd15, %r46, -1431655765;
	shr.u64 	%rd16, %rd15, 34;
	cvt.u32.u64	%r47, %rd16;
	mul.lo.s32 	%r48, %r47, 6;
	sub.s32 	%r49, %r46, %r48;
	add.s32 	%r50, %r49, %r23;
	and.b32  	%r51, %r50, 31;
	shl.b32 	%r52, %r45, 2;
	shr.u32 	%r53, %r33, %r52;
	shl.b32 	%r54, %r53, 2;
	and.b32  	%r55, %r54, 28;
	add.s32 	%r56, %r13, %r55;
	ld.shared.u32 	%r57, [%r56];
	shfl.sync.idx.b32 	%r58|%p2, %r57, %r51, %r39, %r1;
	add.s32 	%r59, %r58, %r40;
	mov.u32 	%r60, 38;
	sub.s32 	%r61, %r60, %r9;
	mul.wide.u32 	%rd17, %r61, -1431655765;
	shr.u64 	%rd18, %rd17, 34;
	cvt.u32.u64	%r62, %rd18;
	mul.lo.s32 	%r63, %r62, 6;
	sub.s32 	%r64, %r61, %r63;
	add.s32 	%r65, %r22, 2;
	mul.wide.u32 	%rd19, %r65, -1431655765;
	shr.u64 	%rd20, %rd19, 34;
	cvt.u32.u64	%r66, %rd20;
	mul.lo.s32 	%r67, %r66, 6;
	sub.s32 	%r68, %r65, %r67;
	add.s32 	%r69, %r68, %r23;
	and.b32  	%r70, %r69, 31;
	shl.b32 	%r71, %r64, 2;
	shr.u32 	%r72, %r33, %r71;
	shl.b32 	%r73, %r72, 2;
	and.b32  	%r74, %r73, 28;
	add.s32 	%r75, %r13, %r74;
	ld.shared.u32 	%r76, [%r75];
	shfl.sync.idx.b32 	%r77|%p3, %r76, %r70, %r39, %r1;
	add.s32 	%r78, %r77, %r59;
	mov.u32 	%r79, 39;
	sub.s32 	%r80, %r79, %r9;
	mul.wide.u32 	%rd21, %r80, -1431655765;
	shr.u64 	%rd22, %rd21, 34;
	cvt.u32.u64	%r81, %rd22;
	mul.lo.s32 	%r82, %r81, 6;
	sub.s32 	%r83, %r80, %r82;
	add.s32 	%r84, %r22, 3;
	mul.wide.u32 	%rd23, %r84, -1431655765;
	shr.u64 	%rd24, %rd23, 34;
	cvt.u32.u64	%r85, %rd24;
	mul.lo.s32 	%r86, %r85, 6;
	sub.s32 	%r87, %r84, %r86;
	add.s32 	%r88, %r87, %r23;
	and.b32  	%r89, %r88, 31;
	shl.b32 	%r90, %r83, 2;
	shr.u32 	%r91, %r33, %r90;
	shl.b32 	%r92, %r91, 2;
	and.b32  	%r93, %r92, 28;
	add.s32 	%r94, %r13, %r93;
	ld.shared.u32 	%r95, [%r94];
	shfl.sync.idx.b32 	%r96|%p4, %r95, %r89, %r39, %r1;
	add.s32 	%r97, %r96, %r78;
	mov.u32 	%r98, 40;
	sub.s32 	%r99, %r98, %r9;
	mul.wide.u32 	%rd25, %r99, -1431655765;
	shr.u64 	%rd26, %rd25, 34;
	cvt.u32.u64	%r100, %rd26;
	mul.lo.s32 	%r101, %r100, 6;
	sub.s32 	%r102, %r99, %r101;
	add.s32 	%r103, %r22, 4;
	mul.wide.u32 	%rd27, %r103, -1431655765;
	shr.u64 	%rd28, %rd27, 34;
	cvt.u32.u64	%r104, %rd28;
	mul.lo.s32 	%r105, %r104, 6;
	sub.s32 	%r106, %r103, %r105;
	add.s32 	%r107, %r106, %r23;
	and.b32  	%r108, %r107, 31;
	shl.b32 	%r109, %r102, 2;
	shr.u32 	%r110, %r33, %r109;
	shl.b32 	%r111, %r110, 2;
	and.b32  	%r112, %r111, 28;
	add.s32 	%r113, %r13, %r112;
	ld.shared.u32 	%r114, [%r113];
	shfl.sync.idx.b32 	%r115|%p5, %r114, %r108, %r39, %r1;
	add.s32 	%r116, %r115, %r97;
	mov.u32 	%r117, 41;
	sub.s32 	%r118, %r117, %r9;
	mul.wide.u32 	%rd29, %r118, -1431655765;
	shr.u64 	%rd30, %rd29, 34;
	cvt.u32.u64	%r119, %rd30;
	mul.lo.s32 	%r120, %r119, 6;
	sub.s32 	%r121, %r118, %r120;
	add.s32 	%r122, %r22, 5;
	mul.wide.u32 	%rd31, %r122, -1431655765;
	shr.u64 	%rd32, %rd31, 34;
	cvt.u32.u64	%r123, %rd32;
	mul.lo.s32 	%r124, %r123, 6;
	sub.s32 	%r125, %r122, %r124;
	add.s32 	%r126, %r125, %r23;
	and.b32  	%r127, %r126, 31;
	shl.b32 	%r128, %r121, 2;
	shr.u32 	%r129, %r33, %r128;
	shl.b32 	%r130, %r129, 2;
	and.b32  	%r131, %r130, 28;
	add.s32 	%r132, %r13, %r131;
	ld.shared.u32 	%r133, [%r132];
	shfl.sync.idx.b32 	%r134|%p6, %r133, %r127, %r39, %r1;
	add.s32 	%r135, %r134, %r116;
	add.s32 	%r136, %r7, %r3;
	mul.wide.u32 	%rd33, %r136, 4;
	add.s64 	%rd34, %rd8, %rd33;
	st.global.u32 	[%rd34], %r135;
	ret;
}

	// .globl	_Z18r2c_lit_reg_structPKiPii
.visible .entry _Z18r2c_lit_reg_structPKiPii(
	.param .u64 _Z18r2c_lit_reg_structPKiPii_param_0,
	.param .u64 _Z18r2c_lit_reg_structPKiPii_param_1,
	.param .u32 _Z18r2c_lit_reg_structPKiPii_param_2
)
{
	.local .align 8 .b8 	__local_depot5[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .b32 	%r<117>;
	.reg .b64 	%rd<56>;


	mov.u64 	%rd55, __local_depot5;
	cvta.local.u64 	%SP, %rd55;
	ld.param.u64 	%rd1, [_Z18r2c_lit_reg_structPKiPii_param_0];
	ld.param.u64 	%rd2, [_Z18r2c_lit_reg_structPKiPii_param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	add.u64 	%rd4, %SP, 0;
	cvta.to.local.u64 	%rd5, %rd4;
	mov.u32 	%r3, %tid.x;
	and.b32  	%r4, %r3, -32;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mul.lo.s32 	%r7, %r6, %r5;
	add.s32 	%r8, %r7, %r4;
	and.b32  	%r9, %r3, 31;
	mov.u32 	%r2, 1;
	// inline asm
	{ .reg .pred p; setp.ne.u32 p, %r2, 0; vote.ballot.b32 %r1, p; } 
	// inline asm
	mad.lo.s32 	%r10, %r8, 6, %r9;
	mul.wide.s32 	%rd6, %r10, 4;
	add.s64 	%rd7, %rd3, %rd6;
	ld.global.u32 	%r11, [%rd7];
	st.local.u32 	[%rd5], %r11;
	add.s32 	%r12, %r10, 32;
	mul.wide.s32 	%rd8, %r12, 4;
	add.s64 	%rd9, %rd3, %rd8;
	ld.global.u32 	%r13, [%rd9];
	ld.global.u32 	%r14, [%rd9+256];
	ld.global.u32 	%r15, [%rd9+128];
	ld.global.u32 	%r16, [%rd9+512];
	ld.global.u32 	%r17, [%rd9+384];
	st.local.u32 	[%rd5+4], %r13;
	st.local.v2.u32 	[%rd5+8], {%r15, %r14};
	st.local.v2.u32 	[%rd5+16], {%r17, %r16};
	mov.u32 	%r18, 36;
	sub.s32 	%r19, %r18, %r9;
	bfe.u32 	%r20, %r3, 4, 1;
	mul.lo.s32 	%r21, %r9, 6;
	cvta.to.global.u64 	%rd10, %rd2;
	mul.wide.u32 	%rd11, %r19, -1431655765;
	shr.u64 	%rd12, %rd11, 34;
	cvt.u32.u64	%r22, %rd12;
	mul.lo.s32 	%r23, %r22, 6;
	sub.s32 	%r24, %r19, %r23;
	mul.wide.u32 	%rd13, %r20, -1431655765;
	shr.u64 	%rd14, %rd13, 34;
	cvt.u32.u64	%r25, %rd14;
	mul.lo.s32 	%r26, %r25, 6;
	sub.s32 	%r27, %r20, %r26;
	add.s32 	%r28, %r27, %r21;
	and.b32  	%r29, %r28, 31;
	shl.b32 	%r30, %r24, 2;
	mov.u32 	%r31, 3297600;
	shr.u32 	%r32, %r31, %r30;
	mul.wide.u32 	%rd15, %r32, 4;
	and.b64  	%rd16, %rd15, 28;
	add.s64 	%rd17, %rd5, %rd16;
	ld.local.u32 	%r33, [%rd17];
	mov.u32 	%r34, 31;
	shfl.sync.idx.b32 	%r35|%p1, %r33, %r29, %r34, %r1;
	mov.u32 	%r36, 37;
	sub.s32 	%r37, %r36, %r9;
	mul.wide.u32 	%rd18, %r37, -1431655765;
	shr.u64 	%rd19, %rd18, 34;
	cvt.u32.u64	%r38, %rd19;
	mul.lo.s32 	%r39, %r38, 6;
	sub.s32 	%r40, %r37, %r39;
	add.s32 	%r41, %r20, 1;
	mul.wide.u32 	%rd20, %r41, -1431655765;
	shr.u64 	%rd21, %rd20, 34;
	cvt.u32.u64	%r42, %rd21;
	mul.lo.s32 	%r43, %r42, 6;
	sub.s32 	%r44, %r41, %r43;
	add.s32 	%r45, %r44, %r21;
	and.b32  	%r46, %r45, 31;
	shl.b32 	%r47, %r40, 2;
	shr.u32 	%r48, %r31, %r47;
	mul.wide.u32 	%rd22, %r48, 4;
	and.b64  	%rd23, %rd22, 28;
	add.s64 	%rd24, %rd5, %rd23;
	ld.local.u32 	%r49, [%rd24];
	shfl.sync.idx.b32 	%r50|%p2, %r49, %r46, %r34, %r1;
	add.s32 	%r51, %r50, %r35;
	mov.u32 	%r52, 38;
	sub.s32 	%r53, %r52, %r9;
	mul.wide.u32 	%rd25, %r53, -1431655765;
	shr.u64 	%rd26, %rd25, 34;
	cvt.u32.u64	%r54, %rd26;
	mul.lo.s32 	%r55, %r54, 6;
	sub.s32 	%r56, %r53, %r55;
	add.s32 	%r57, %r20, 2;
	mul.wide.u32 	%rd27, %r57, -1431655765;
	shr.u64 	%rd28, %rd27, 34;
	cvt.u32.u64	%r58, %rd28;
	mul.lo.s32 	%r59, %r58, 6;
	sub.s32 	%r60, %r57, %r59;
	add.s32 	%r61, %r60, %r21;
	and.b32  	%r62, %r61, 31;
	shl.b32 	%r63, %r56, 2;
	shr.u32 	%r64, %r31, %r63;
	mul.wide.u32 	%rd29, %r64, 4;
	and.b64  	%rd30, %rd29, 28;
	add.s64 	%rd31, %rd5, %rd30;
	ld.local.u32 	%r65, [%rd31];
	shfl.sync.idx.b32 	%r66|%p3, %r65, %r62, %r34, %r1;
	add.s32 	%r67, %r66, %r51;
	mov.u32 	%r68, 39;
	sub.s32 	%r69, %r68, %r9;
	mul.wide.u32 	%rd32, %r69, -1431655765;
	shr.u64 	%rd33, %rd32, 34;
	cvt.u32.u64	%r70, %rd33;
	mul.lo.s32 	%r71, %r70, 6;
	sub.s32 	%r72, %r69, %r71;
	add.s32 	%r73, %r20, 3;
	mul.wide.u32 	%rd34, %r73, -1431655765;
	shr.u64 	%rd35, %rd34, 34;
	cvt.u32.u64	%r74, %rd35;
	mul.lo.s32 	%r75, %r74, 6;
	sub.s32 	%r76, %r73, %r75;
	add.s32 	%r77, %r76, %r21;
	and.b32  	%r78, %r77, 31;
	shl.b32 	%r79, %r72, 2;
	shr.u32 	%r80, %r31, %r79;
	mul.wide.u32 	%rd36, %r80, 4;
	and.b64  	%rd37, %rd36, 28;
	add.s64 	%rd38, %rd5, %rd37;
	ld.local.u32 	%r81, [%rd38];
	shfl.sync.idx.b32 	%r82|%p4, %r81, %r78, %r34, %r1;
	add.s32 	%r83, %r82, %r67;
	mov.u32 	%r84, 40;
	sub.s32 	%r85, %r84, %r9;
	mul.wide.u32 	%rd39, %r85, -1431655765;
	shr.u64 	%rd40, %rd39, 34;
	cvt.u32.u64	%r86, %rd40;
	mul.lo.s32 	%r87, %r86, 6;
	sub.s32 	%r88, %r85, %r87;
	add.s32 	%r89, %r20, 4;
	mul.wide.u32 	%rd41, %r89, -1431655765;
	shr.u64 	%rd42, %rd41, 34;
	cvt.u32.u64	%r90, %rd42;
	mul.lo.s32 	%r91, %r90, 6;
	sub.s32 	%r92, %r89, %r91;
	add.s32 	%r93, %r92, %r21;
	and.b32  	%r94, %r93, 31;
	shl.b32 	%r95, %r88, 2;
	shr.u32 	%r96, %r31, %r95;
	mul.wide.u32 	%rd43, %r96, 4;
	and.b64  	%rd44, %rd43, 28;
	add.s64 	%rd45, %rd5, %rd44;
	ld.local.u32 	%r97, [%rd45];
	shfl.sync.idx.b32 	%r98|%p5, %r97, %r94, %r34, %r1;
	add.s32 	%r99, %r98, %r83;
	mov.u32 	%r100, 41;
	sub.s32 	%r101, %r100, %r9;
	mul.wide.u32 	%rd46, %r101, -1431655765;
	shr.u64 	%rd47, %rd46, 34;
	cvt.u32.u64	%r102, %rd47;
	mul.lo.s32 	%r103, %r102, 6;
	sub.s32 	%r104, %r101, %r103;
	add.s32 	%r105, %r20, 5;
	mul.wide.u32 	%rd48, %r105, -1431655765;
	shr.u64 	%rd49, %rd48, 34;
	cvt.u32.u64	%r106, %rd49;
	mul.lo.s32 	%r107, %r106, 6;
	sub.s32 	%r108, %r105, %r107;
	add.s32 	%r109, %r108, %r21;
	and.b32  	%r110, %r109, 31;
	shl.b32 	%r111, %r104, 2;
	shr.u32 	%r112, %r31, %r111;
	mul.wide.u32 	%rd50, %r112, 4;
	and.b64  	%rd51, %rd50, 28;
	add.s64 	%rd52, %rd5, %rd51;
	ld.local.u32 	%r113, [%rd52];
	shfl.sync.idx.b32 	%r114|%p6, %r113, %r110, %r34, %r1;
	add.s32 	%r115, %r114, %r99;
	add.s32 	%r116, %r7, %r3;
	mul.wide.u32 	%rd53, %r116, 4;
	add.s64 	%rd54, %rd10, %rd53;
	st.global.u32 	[%rd54], %r115;
	ret;
}

	// .globl	_Z20r2c_lit_reg_strengthPKiPii
.visible .entry _Z20r2c_lit_reg_strengthPKiPii(
	.param .u64 _Z20r2c_lit_reg_strengthPKiPii_param_0,
	.param .u64 _Z20r2c_lit_reg_strengthPKiPii_param_1,
	.param .u32 _Z20r2c_lit_reg_strengthPKiPii_param_2
)
{
	.reg .pred 	%p<12>;
	.reg .b32 	%r<132>;
	.reg .b64 	%rd<11>;
	// demoted variable
	.shared .align 16 .b8 _Z20r2c_lit_reg_strengthPKiPii$__cuda_local_var_34811_62_non_const_x[6144];

	ld.param.u64 	%rd1, [_Z20r2c_lit_reg_strengthPKiPii_param_0];
	ld.param.u64 	%rd2, [_Z20r2c_lit_reg_strengthPKiPii_param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	mov.u32 	%r3, %tid.x;
	and.b32  	%r4, %r3, -32;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mul.lo.s32 	%r7, %r6, %r5;
	add.s32 	%r8, %r7, %r4;
	and.b32  	%r9, %r3, 31;
	mov.u32 	%r2, 1;
	// inline asm
	{ .reg .pred p; setp.ne.u32 p, %r2, 0; vote.ballot.b32 %r1, p; } 
	// inline asm
	mul.lo.s32 	%r10, %r9, 6;
	bfe.u32 	%r11, %r3, 4, 1;
	add.s32 	%r12, %r10, %r11;
	mad.lo.s32 	%r13, %r8, 6, %r9;
	add.s32 	%r14, %r10, 6;
	mul.wide.s32 	%rd4, %r13, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r15, [%rd5];
	mov.u32 	%r16, _Z20r2c_lit_reg_strengthPKiPii$__cuda_local_var_34811_62_non_const_x;
	mad.lo.s32 	%r17, %r3, 24, %r16;
	st.shared.u32 	[%r17], %r15;
	add.s32 	%r18, %r13, 32;
	mul.wide.s32 	%rd6, %r18, 4;
	add.s64 	%rd7, %rd3, %rd6;
	ld.global.u32 	%r19, [%rd7];
	ld.global.u32 	%r20, [%rd7+256];
	ld.global.u32 	%r21, [%rd7+128];
	ld.global.u32 	%r22, [%rd7+512];
	ld.global.u32 	%r23, [%rd7+384];
	st.shared.u32 	[%r17+4], %r19;
	st.shared.v2.u32 	[%r17+8], {%r21, %r20};
	st.shared.v2.u32 	[%r17+16], {%r23, %r22};
	and.b32  	%r24, %r10, 30;
	and.b32  	%r25, %r14, 30;
	and.b32  	%r26, %r12, 31;
	cvta.to.global.u64 	%rd8, %rd2;
	neg.s32 	%r27, %r9;
	mul.hi.s32 	%r28, %r27, 715827883;
	shr.u32 	%r29, %r28, 31;
	add.s32 	%r30, %r28, %r29;
	mul.lo.s32 	%r31, %r30, 6;
	sub.s32 	%r32, %r27, %r31;
	shl.b32 	%r33, %r32, 2;
	mov.u32 	%r34, 3297600;
	shr.u32 	%r35, %r34, %r33;
	shl.b32 	%r36, %r35, 2;
	and.b32  	%r37, %r36, 28;
	add.s32 	%r38, %r17, %r37;
	ld.shared.u32 	%r39, [%r38];
	mov.u32 	%r40, 31;
	shfl.sync.idx.b32 	%r41|%p1, %r39, %r26, %r40, %r1;
	add.s32 	%r42, %r12, 1;
	and.b32  	%r43, %r42, 31;
	setp.eq.s32	%p2, %r43, %r25;
	selp.b32	%r44, %r24, %r43, %p2;
	sub.s32 	%r45, %r2, %r9;
	mul.hi.s32 	%r46, %r45, 715827883;
	shr.u32 	%r47, %r46, 31;
	add.s32 	%r48, %r46, %r47;
	mul.lo.s32 	%r49, %r48, 6;
	sub.s32 	%r50, %r45, %r49;
	shl.b32 	%r51, %r50, 2;
	shr.u32 	%r52, %r34, %r51;
	shl.b32 	%r53, %r52, 2;
	and.b32  	%r54, %r53, 28;
	add.s32 	%r55, %r17, %r54;
	ld.shared.u32 	%r56, [%r55];
	shfl.sync.idx.b32 	%r57|%p3, %r56, %r44, %r40, %r1;
	add.s32 	%r58, %r57, %r41;
	add.s32 	%r59, %r44, 1;
	and.b32  	%r60, %r59, 31;
	setp.eq.s32	%p4, %r60, %r25;
	selp.b32	%r61, %r24, %r60, %p4;
	mov.u32 	%r62, 2;
	sub.s32 	%r63, %r62, %r9;
	mul.hi.s32 	%r64, %r63, 715827883;
	shr.u32 	%r65, %r64, 31;
	add.s32 	%r66, %r64, %r65;
	mul.lo.s32 	%r67, %r66, 6;
	sub.s32 	%r68, %r63, %r67;
	shl.b32 	%r69, %r68, 2;
	shr.u32 	%r70, %r34, %r69;
	shl.b32 	%r71, %r70, 2;
	and.b32  	%r72, %r71, 28;
	add.s32 	%r73, %r17, %r72;
	ld.shared.u32 	%r74, [%r73];
	shfl.sync.idx.b32 	%r75|%p5, %r74, %r61, %r40, %r1;
	add.s32 	%r76, %r75, %r58;
	add.s32 	%r77, %r61, 1;
	and.b32  	%r78, %r77, 31;
	setp.eq.s32	%p6, %r78, %r25;
	selp.b32	%r79, %r24, %r78, %p6;
	mov.u32 	%r80, 3;
	sub.s32 	%r81, %r80, %r9;
	mul.hi.s32 	%r82, %r81, 715827883;
	shr.u32 	%r83, %r82, 31;
	add.s32 	%r84, %r82, %r83;
	mul.lo.s32 	%r85, %r84, 6;
	sub.s32 	%r86, %r81, %r85;
	shl.b32 	%r87, %r86, 2;
	shr.u32 	%r88, %r34, %r87;
	shl.b32 	%r89, %r88, 2;
	and.b32  	%r90, %r89, 28;
	add.s32 	%r91, %r17, %r90;
	ld.shared.u32 	%r92, [%r91];
	shfl.sync.idx.b32 	%r93|%p7, %r92, %r79, %r40, %r1;
	add.s32 	%r94, %r93, %r76;
	add.s32 	%r95, %r79, 1;
	and.b32  	%r96, %r95, 31;
	setp.eq.s32	%p8, %r96, %r25;
	selp.b32	%r97, %r24, %r96, %p8;
	mov.u32 	%r98, 4;
	sub.s32 	%r99, %r98, %r9;
	mul.hi.s32 	%r100, %r99, 715827883;
	shr.u32 	%r101, %r100, 31;
	add.s32 	%r102, %r100, %r101;
	mul.lo.s32 	%r103, %r102, 6;
	sub.s32 	%r104, %r99, %r103;
	shl.b32 	%r105, %r104, 2;
	shr.u32 	%r106, %r34, %r105;
	shl.b32 	%r107, %r106, 2;
	and.b32  	%r108, %r107, 28;
	add.s32 	%r109, %r17, %r108;
	ld.shared.u32 	%r110, [%r109];
	shfl.sync.idx.b32 	%r111|%p9, %r110, %r97, %r40, %r1;
	add.s32 	%r112, %r111, %r94;
	add.s32 	%r113, %r97, 1;
	and.b32  	%r114, %r113, 31;
	setp.eq.s32	%p10, %r114, %r25;
	selp.b32	%r115, %r24, %r114, %p10;
	mov.u32 	%r116, 5;
	sub.s32 	%r117, %r116, %r9;
	mul.hi.s32 	%r118, %r117, 715827883;
	shr.u32 	%r119, %r118, 31;
	add.s32 	%r120, %r118, %r119;
	mul.lo.s32 	%r121, %r120, 6;
	sub.s32 	%r122, %r117, %r121;
	shl.b32 	%r123, %r122, 2;
	shr.u32 	%r124, %r34, %r123;
	shl.b32 	%r125, %r124, 2;
	and.b32  	%r126, %r125, 28;
	add.s32 	%r127, %r17, %r126;
	ld.shared.u32 	%r128, [%r127];
	shfl.sync.idx.b32 	%r129|%p11, %r128, %r115, %r40, %r1;
	add.s32 	%r130, %r129, %r112;
	add.s32 	%r131, %r7, %r3;
	mul.wide.u32 	%rd9, %r131, 4;
	add.s64 	%rd10, %rd8, %rd9;
	st.global.u32 	[%rd10], %r130;
	ret;
}

	// .globl	_Z12r2c_lit_reg2PKiPii
.visible .entry _Z12r2c_lit_reg2PKiPii(
	.param .u64 _Z12r2c_lit_reg2PKiPii_param_0,
	.param .u64 _Z12r2c_lit_reg2PKiPii_param_1,
	.param .u32 _Z12r2c_lit_reg2PKiPii_param_2
)
{
	.reg .pred 	%p<37>;
	.reg .b32 	%r<168>;
	.reg .b64 	%rd<35>;


	ld.param.u64 	%rd2, [_Z12r2c_lit_reg2PKiPii_param_0];
	ld.param.u64 	%rd1, [_Z12r2c_lit_reg2PKiPii_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	mov.u32 	%r39, %tid.x;
	and.b32  	%r40, %r39, -32;
	mov.u32 	%r41, %ntid.x;
	mov.u32 	%r42, %ctaid.x;
	mad.lo.s32 	%r43, %r41, %r42, %r40;
	and.b32  	%r1, %r39, 31;
	mov.u32 	%r38, 1;
	// inline asm
	{ .reg .pred p; setp.ne.u32 p, %r38, 0; vote.ballot.b32 %r37, p; } 
	// inline asm
	mad.lo.s32 	%r44, %r43, 6, %r1;
	mul.wide.s32 	%rd4, %r44, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r167, [%rd5];
	add.s32 	%r45, %r44, 32;
	mul.wide.s32 	%rd6, %r45, 4;
	add.s64 	%rd7, %rd3, %rd6;
	ld.global.u32 	%r4, [%rd7];
	ld.global.u32 	%r5, [%rd7+128];
	ld.global.u32 	%r6, [%rd7+256];
	ld.global.u32 	%r7, [%rd7+384];
	ld.global.u32 	%r8, [%rd7+512];
	mov.u32 	%r46, 36;
	sub.s32 	%r47, %r46, %r1;
	mul.wide.u32 	%rd8, %r47, -1431655765;
	shr.u64 	%rd9, %rd8, 34;
	cvt.u32.u64	%r48, %rd9;
	mul.lo.s32 	%r49, %r48, 6;
	sub.s32 	%r50, %r47, %r49;
	shl.b32 	%r51, %r50, 2;
	mov.u32 	%r52, 3297600;
	shr.u32 	%r53, %r52, %r51;
	and.b32  	%r9, %r53, 7;
	setp.eq.s32	%p2, %r9, 0;
	mov.u32 	%r162, %r167;
	@%p2 bra 	BB7_4;

	setp.eq.s32	%p3, %r9, 1;
	mov.u32 	%r162, %r4;
	@%p3 bra 	BB7_4;

	setp.eq.s32	%p4, %r9, 2;
	mov.u32 	%r162, %r5;
	@%p4 bra 	BB7_4;

	setp.eq.s32	%p5, %r9, 3;
	setp.eq.s32	%p6, %r9, 4;
	selp.b32	%r54, %r7, %r8, %p6;
	selp.b32	%r162, %r6, %r54, %p5;

BB7_4:
	shr.u32 	%r55, %r1, 4;
	mul.wide.u32 	%rd10, %r55, -1431655765;
	shr.u64 	%rd11, %rd10, 34;
	cvt.u32.u64	%r56, %rd11;
	mul.lo.s32 	%r57, %r56, 6;
	sub.s32 	%r58, %r55, %r57;
	mad.lo.s32 	%r59, %r1, 6, %r58;
	and.b32  	%r60, %r59, 31;
	mov.u32 	%r61, 31;
	shfl.sync.idx.b32 	%r12|%p1, %r162, %r60, %r61, %r37;
	mov.u32 	%r63, 37;
	sub.s32 	%r64, %r63, %r1;
	mul.wide.u32 	%rd12, %r64, -1431655765;
	shr.u64 	%rd13, %rd12, 34;
	cvt.u32.u64	%r65, %rd13;
	mul.lo.s32 	%r66, %r65, 6;
	sub.s32 	%r67, %r64, %r66;
	shl.b32 	%r68, %r67, 2;
	shr.u32 	%r70, %r52, %r68;
	and.b32  	%r14, %r70, 7;
	setp.eq.s32	%p7, %r14, 0;
	mov.u32 	%r163, %r167;
	@%p7 bra 	BB7_8;

	setp.eq.s32	%p8, %r14, 1;
	mov.u32 	%r163, %r4;
	@%p8 bra 	BB7_8;

	setp.eq.s32	%p9, %r14, 2;
	mov.u32 	%r163, %r5;
	@%p9 bra 	BB7_8;

	setp.eq.s32	%p10, %r14, 3;
	setp.eq.s32	%p11, %r14, 4;
	selp.b32	%r71, %r7, %r8, %p11;
	selp.b32	%r163, %r6, %r71, %p10;

BB7_8:
	add.s32 	%r73, %r55, 1;
	mul.wide.u32 	%rd14, %r73, -1431655765;
	shr.u64 	%rd15, %rd14, 34;
	cvt.u32.u64	%r74, %rd15;
	mul.lo.s32 	%r75, %r74, 6;
	sub.s32 	%r76, %r73, %r75;
	mad.lo.s32 	%r77, %r1, 6, %r76;
	and.b32  	%r78, %r77, 31;
	shfl.sync.idx.b32 	%r80|%p12, %r163, %r78, %r61, %r37;
	add.s32 	%r17, %r80, %r12;
	mov.u32 	%r82, 38;
	sub.s32 	%r83, %r82, %r1;
	mul.wide.u32 	%rd16, %r83, -1431655765;
	shr.u64 	%rd17, %rd16, 34;
	cvt.u32.u64	%r84, %rd17;
	mul.lo.s32 	%r85, %r84, 6;
	sub.s32 	%r86, %r83, %r85;
	shl.b32 	%r87, %r86, 2;
	shr.u32 	%r89, %r52, %r87;
	and.b32  	%r19, %r89, 7;
	setp.eq.s32	%p13, %r19, 0;
	mov.u32 	%r164, %r167;
	@%p13 bra 	BB7_12;

	setp.eq.s32	%p14, %r19, 1;
	mov.u32 	%r164, %r4;
	@%p14 bra 	BB7_12;

	setp.eq.s32	%p15, %r19, 2;
	mov.u32 	%r164, %r5;
	@%p15 bra 	BB7_12;

	setp.eq.s32	%p16, %r19, 3;
	setp.eq.s32	%p17, %r19, 4;
	selp.b32	%r90, %r7, %r8, %p17;
	selp.b32	%r164, %r6, %r90, %p16;

BB7_12:
	add.s32 	%r92, %r55, 2;
	mul.wide.u32 	%rd18, %r92, -1431655765;
	shr.u64 	%rd19, %rd18, 34;
	cvt.u32.u64	%r93, %rd19;
	mul.lo.s32 	%r94, %r93, 6;
	sub.s32 	%r95, %r92, %r94;
	mad.lo.s32 	%r96, %r1, 6, %r95;
	and.b32  	%r97, %r96, 31;
	shfl.sync.idx.b32 	%r99|%p18, %r164, %r97, %r61, %r37;
	add.s32 	%r22, %r99, %r17;
	mov.u32 	%r101, 39;
	sub.s32 	%r102, %r101, %r1;
	mul.wide.u32 	%rd20, %r102, -1431655765;
	shr.u64 	%rd21, %rd20, 34;
	cvt.u32.u64	%r103, %rd21;
	mul.lo.s32 	%r104, %r103, 6;
	sub.s32 	%r105, %r102, %r104;
	shl.b32 	%r106, %r105, 2;
	shr.u32 	%r108, %r52, %r106;
	and.b32  	%r24, %r108, 7;
	setp.eq.s32	%p19, %r24, 0;
	mov.u32 	%r165, %r167;
	@%p19 bra 	BB7_16;

	setp.eq.s32	%p20, %r24, 1;
	mov.u32 	%r165, %r4;
	@%p20 bra 	BB7_16;

	setp.eq.s32	%p21, %r24, 2;
	mov.u32 	%r165, %r5;
	@%p21 bra 	BB7_16;

	setp.eq.s32	%p22, %r24, 3;
	setp.eq.s32	%p23, %r24, 4;
	selp.b32	%r109, %r7, %r8, %p23;
	selp.b32	%r165, %r6, %r109, %p22;

BB7_16:
	add.s32 	%r111, %r55, 3;
	mul.wide.u32 	%rd22, %r111, -1431655765;
	shr.u64 	%rd23, %rd22, 34;
	cvt.u32.u64	%r112, %rd23;
	mul.lo.s32 	%r113, %r112, 6;
	sub.s32 	%r114, %r111, %r113;
	mad.lo.s32 	%r115, %r1, 6, %r114;
	and.b32  	%r116, %r115, 31;
	shfl.sync.idx.b32 	%r118|%p24, %r165, %r116, %r61, %r37;
	add.s32 	%r27, %r118, %r22;
	mov.u32 	%r120, 40;
	sub.s32 	%r121, %r120, %r1;
	mul.wide.u32 	%rd24, %r121, -1431655765;
	shr.u64 	%rd25, %rd24, 34;
	cvt.u32.u64	%r122, %rd25;
	mul.lo.s32 	%r123, %r122, 6;
	sub.s32 	%r124, %r121, %r123;
	shl.b32 	%r125, %r124, 2;
	shr.u32 	%r127, %r52, %r125;
	and.b32  	%r29, %r127, 7;
	setp.eq.s32	%p25, %r29, 0;
	mov.u32 	%r166, %r167;
	@%p25 bra 	BB7_20;

	setp.eq.s32	%p26, %r29, 1;
	mov.u32 	%r166, %r4;
	@%p26 bra 	BB7_20;

	setp.eq.s32	%p27, %r29, 2;
	mov.u32 	%r166, %r5;
	@%p27 bra 	BB7_20;

	setp.eq.s32	%p28, %r29, 3;
	setp.eq.s32	%p29, %r29, 4;
	selp.b32	%r128, %r7, %r8, %p29;
	selp.b32	%r166, %r6, %r128, %p28;

BB7_20:
	add.s32 	%r130, %r55, 4;
	mul.wide.u32 	%rd26, %r130, -1431655765;
	shr.u64 	%rd27, %rd26, 34;
	cvt.u32.u64	%r131, %rd27;
	mul.lo.s32 	%r132, %r131, 6;
	sub.s32 	%r133, %r130, %r132;
	mad.lo.s32 	%r134, %r1, 6, %r133;
	and.b32  	%r135, %r134, 31;
	shfl.sync.idx.b32 	%r137|%p30, %r166, %r135, %r61, %r37;
	add.s32 	%r32, %r137, %r27;
	mov.u32 	%r139, 41;
	sub.s32 	%r140, %r139, %r1;
	mul.wide.u32 	%rd28, %r140, -1431655765;
	shr.u64 	%rd29, %rd28, 34;
	cvt.u32.u64	%r141, %rd29;
	mul.lo.s32 	%r142, %r141, 6;
	sub.s32 	%r143, %r140, %r142;
	shl.b32 	%r144, %r143, 2;
	shr.u32 	%r146, %r52, %r144;
	and.b32  	%r34, %r146, 7;
	setp.eq.s32	%p31, %r34, 0;
	@%p31 bra 	BB7_24;

	setp.eq.s32	%p32, %r34, 1;
	mov.u32 	%r167, %r4;
	@%p32 bra 	BB7_24;

	setp.eq.s32	%p33, %r34, 2;
	mov.u32 	%r167, %r5;
	@%p33 bra 	BB7_24;

	setp.eq.s32	%p34, %r34, 3;
	setp.eq.s32	%p35, %r34, 4;
	selp.b32	%r147, %r7, %r8, %p35;
	selp.b32	%r167, %r6, %r147, %p34;

BB7_24:
	add.s32 	%r149, %r55, 5;
	mul.wide.u32 	%rd30, %r149, -1431655765;
	shr.u64 	%rd31, %rd30, 34;
	cvt.u32.u64	%r150, %rd31;
	mul.lo.s32 	%r151, %r150, 6;
	sub.s32 	%r152, %r149, %r151;
	mad.lo.s32 	%r153, %r1, 6, %r152;
	and.b32  	%r154, %r153, 31;
	shfl.sync.idx.b32 	%r156|%p36, %r167, %r154, %r61, %r37;
	add.s32 	%r157, %r156, %r32;
	mad.lo.s32 	%r161, %r41, %r42, %r39;
	cvta.to.global.u64 	%rd32, %rd1;
	mul.wide.u32 	%rd33, %r161, 4;
	add.s64 	%rd34, %rd32, %rd33;
	st.global.u32 	[%rd34], %r157;
	ret;
}

	// .globl	_Z13r2c_lit_constPKiPii
.visible .entry _Z13r2c_lit_constPKiPii(
	.param .u64 _Z13r2c_lit_constPKiPii_param_0,
	.param .u64 _Z13r2c_lit_constPKiPii_param_1,
	.param .u32 _Z13r2c_lit_constPKiPii_param_2
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<124>;
	.reg .b64 	%rd<48>;
	// demoted variable
	.shared .align 16 .b8 _Z13r2c_lit_constPKiPii$__cuda_local_var_34883_62_non_const_x[6144];

	ld.param.u64 	%rd1, [_Z13r2c_lit_constPKiPii_param_0];
	ld.param.u64 	%rd2, [_Z13r2c_lit_constPKiPii_param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	mov.u32 	%r3, %tid.x;
	and.b32  	%r4, %r3, -32;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mul.lo.s32 	%r7, %r6, %r5;
	add.s32 	%r8, %r7, %r4;
	and.b32  	%r9, %r3, 31;
	mov.u32 	%r2, 1;
	// inline asm
	{ .reg .pred p; setp.ne.u32 p, %r2, 0; vote.ballot.b32 %r1, p; } 
	// inline asm
	mad.lo.s32 	%r10, %r8, 6, %r9;
	mul.wide.s32 	%rd4, %r10, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r11, [%rd5];
	mov.u32 	%r12, _Z13r2c_lit_constPKiPii$__cuda_local_var_34883_62_non_const_x;
	mad.lo.s32 	%r13, %r3, 24, %r12;
	st.shared.u32 	[%r13], %r11;
	add.s32 	%r14, %r10, 32;
	mul.wide.s32 	%rd6, %r14, 4;
	add.s64 	%rd7, %rd3, %rd6;
	ld.global.u32 	%r15, [%rd7];
	ld.global.u32 	%r16, [%rd7+256];
	ld.global.u32 	%r17, [%rd7+128];
	ld.global.u32 	%r18, [%rd7+512];
	ld.global.u32 	%r19, [%rd7+384];
	st.shared.u32 	[%r13+4], %r15;
	st.shared.v2.u32 	[%r13+8], {%r17, %r16};
	st.shared.v2.u32 	[%r13+16], {%r19, %r18};
	mov.u32 	%r20, 36;
	sub.s32 	%r21, %r20, %r9;
	bfe.u32 	%r22, %r3, 4, 1;
	mul.lo.s32 	%r23, %r9, 6;
	cvta.to.global.u64 	%rd8, %rd2;
	mul.wide.u32 	%rd9, %r21, -1431655765;
	shr.u64 	%rd10, %rd9, 34;
	cvt.u32.u64	%r24, %rd10;
	mul.lo.s32 	%r25, %r24, 6;
	sub.s32 	%r26, %r21, %r25;
	mul.wide.u32 	%rd11, %r22, -1431655765;
	shr.u64 	%rd12, %rd11, 34;
	cvt.u32.u64	%r27, %rd12;
	mul.lo.s32 	%r28, %r27, 6;
	sub.s32 	%r29, %r22, %r28;
	add.s32 	%r30, %r29, %r23;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd13, %r26, 4;
	mov.u64 	%rd14, myperm;
	add.s64 	%rd15, %rd14, %rd13;
	ld.const.u32 	%r32, [%rd15];
	shl.b32 	%r33, %r32, 2;
	add.s32 	%r34, %r13, %r33;
	ld.shared.u32 	%r35, [%r34];
	mov.u32 	%r36, 31;
	shfl.sync.idx.b32 	%r37|%p1, %r35, %r31, %r36, %r1;
	mov.u32 	%r38, 37;
	sub.s32 	%r39, %r38, %r9;
	mul.wide.u32 	%rd16, %r39, -1431655765;
	shr.u64 	%rd17, %rd16, 34;
	cvt.u32.u64	%r40, %rd17;
	mul.lo.s32 	%r41, %r40, 6;
	sub.s32 	%r42, %r39, %r41;
	add.s32 	%r43, %r22, 1;
	mul.wide.u32 	%rd18, %r43, -1431655765;
	shr.u64 	%rd19, %rd18, 34;
	cvt.u32.u64	%r44, %rd19;
	mul.lo.s32 	%r45, %r44, 6;
	sub.s32 	%r46, %r43, %r45;
	add.s32 	%r47, %r46, %r23;
	and.b32  	%r48, %r47, 31;
	mul.wide.u32 	%rd20, %r42, 4;
	add.s64 	%rd21, %rd14, %rd20;
	ld.const.u32 	%r49, [%rd21];
	shl.b32 	%r50, %r49, 2;
	add.s32 	%r51, %r13, %r50;
	ld.shared.u32 	%r52, [%r51];
	shfl.sync.idx.b32 	%r53|%p2, %r52, %r48, %r36, %r1;
	add.s32 	%r54, %r53, %r37;
	mov.u32 	%r55, 38;
	sub.s32 	%r56, %r55, %r9;
	mul.wide.u32 	%rd22, %r56, -1431655765;
	shr.u64 	%rd23, %rd22, 34;
	cvt.u32.u64	%r57, %rd23;
	mul.lo.s32 	%r58, %r57, 6;
	sub.s32 	%r59, %r56, %r58;
	add.s32 	%r60, %r22, 2;
	mul.wide.u32 	%rd24, %r60, -1431655765;
	shr.u64 	%rd25, %rd24, 34;
	cvt.u32.u64	%r61, %rd25;
	mul.lo.s32 	%r62, %r61, 6;
	sub.s32 	%r63, %r60, %r62;
	add.s32 	%r64, %r63, %r23;
	and.b32  	%r65, %r64, 31;
	mul.wide.u32 	%rd26, %r59, 4;
	add.s64 	%rd27, %rd14, %rd26;
	ld.const.u32 	%r66, [%rd27];
	shl.b32 	%r67, %r66, 2;
	add.s32 	%r68, %r13, %r67;
	ld.shared.u32 	%r69, [%r68];
	shfl.sync.idx.b32 	%r70|%p3, %r69, %r65, %r36, %r1;
	add.s32 	%r71, %r70, %r54;
	mov.u32 	%r72, 39;
	sub.s32 	%r73, %r72, %r9;
	mul.wide.u32 	%rd28, %r73, -1431655765;
	shr.u64 	%rd29, %rd28, 34;
	cvt.u32.u64	%r74, %rd29;
	mul.lo.s32 	%r75, %r74, 6;
	sub.s32 	%r76, %r73, %r75;
	add.s32 	%r77, %r22, 3;
	mul.wide.u32 	%rd30, %r77, -1431655765;
	shr.u64 	%rd31, %rd30, 34;
	cvt.u32.u64	%r78, %rd31;
	mul.lo.s32 	%r79, %r78, 6;
	sub.s32 	%r80, %r77, %r79;
	add.s32 	%r81, %r80, %r23;
	and.b32  	%r82, %r81, 31;
	mul.wide.u32 	%rd32, %r76, 4;
	add.s64 	%rd33, %rd14, %rd32;
	ld.const.u32 	%r83, [%rd33];
	shl.b32 	%r84, %r83, 2;
	add.s32 	%r85, %r13, %r84;
	ld.shared.u32 	%r86, [%r85];
	shfl.sync.idx.b32 	%r87|%p4, %r86, %r82, %r36, %r1;
	add.s32 	%r88, %r87, %r71;
	mov.u32 	%r89, 40;
	sub.s32 	%r90, %r89, %r9;
	mul.wide.u32 	%rd34, %r90, -1431655765;
	shr.u64 	%rd35, %rd34, 34;
	cvt.u32.u64	%r91, %rd35;
	mul.lo.s32 	%r92, %r91, 6;
	sub.s32 	%r93, %r90, %r92;
	add.s32 	%r94, %r22, 4;
	mul.wide.u32 	%rd36, %r94, -1431655765;
	shr.u64 	%rd37, %rd36, 34;
	cvt.u32.u64	%r95, %rd37;
	mul.lo.s32 	%r96, %r95, 6;
	sub.s32 	%r97, %r94, %r96;
	add.s32 	%r98, %r97, %r23;
	and.b32  	%r99, %r98, 31;
	mul.wide.u32 	%rd38, %r93, 4;
	add.s64 	%rd39, %rd14, %rd38;
	ld.const.u32 	%r100, [%rd39];
	shl.b32 	%r101, %r100, 2;
	add.s32 	%r102, %r13, %r101;
	ld.shared.u32 	%r103, [%r102];
	shfl.sync.idx.b32 	%r104|%p5, %r103, %r99, %r36, %r1;
	add.s32 	%r105, %r104, %r88;
	mov.u32 	%r106, 41;
	sub.s32 	%r107, %r106, %r9;
	mul.wide.u32 	%rd40, %r107, -1431655765;
	shr.u64 	%rd41, %rd40, 34;
	cvt.u32.u64	%r108, %rd41;
	mul.lo.s32 	%r109, %r108, 6;
	sub.s32 	%r110, %r107, %r109;
	add.s32 	%r111, %r22, 5;
	mul.wide.u32 	%rd42, %r111, -1431655765;
	shr.u64 	%rd43, %rd42, 34;
	cvt.u32.u64	%r112, %rd43;
	mul.lo.s32 	%r113, %r112, 6;
	sub.s32 	%r114, %r111, %r113;
	add.s32 	%r115, %r114, %r23;
	and.b32  	%r116, %r115, 31;
	mul.wide.u32 	%rd44, %r110, 4;
	add.s64 	%rd45, %rd14, %rd44;
	ld.const.u32 	%r117, [%rd45];
	shl.b32 	%r118, %r117, 2;
	add.s32 	%r119, %r13, %r118;
	ld.shared.u32 	%r120, [%r119];
	shfl.sync.idx.b32 	%r121|%p6, %r120, %r116, %r36, %r1;
	add.s32 	%r122, %r121, %r105;
	add.s32 	%r123, %r7, %r3;
	mul.wide.u32 	%rd46, %r123, 4;
	add.s64 	%rd47, %rd8, %rd46;
	st.global.u32 	[%rd47], %r122;
	ret;
}


