Source Block: verilog-ethernet/example/fb2CG/fpga_10g/rtl/fpga_core.v@355:365@HdlStmAssign
assign led_red = led_reg;
assign led_green = led_reg;
assign led_bmc = 2'b00;
assign led_exp = 2'b11;

assign phy_reset_n = !rst;

assign qsfp_0_txd_1 = 64'h0707070707070707;
assign qsfp_0_txc_1 = 8'hff;
assign qsfp_0_txd_2 = 64'h0707070707070707;
assign qsfp_0_txc_2 = 8'hff;

Diff Content:
- 360 assign phy_reset_n = !rst;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/example/fb2CG/fpga_10g/rtl/fpga_core.v@352:362
    end
end

assign led_red = led_reg;
assign led_green = led_reg;
assign led_bmc = 2'b00;
assign led_exp = 2'b11;

assign phy_reset_n = !rst;

assign qsfp_0_txd_1 = 64'h0707070707070707;

Clone Blocks 2:
verilog-ethernet/example/fb2CG/fpga_10g/rtl/fpga_core.v@357:367
assign led_bmc = 2'b00;
assign led_exp = 2'b11;

assign phy_reset_n = !rst;

assign qsfp_0_txd_1 = 64'h0707070707070707;
assign qsfp_0_txc_1 = 8'hff;
assign qsfp_0_txd_2 = 64'h0707070707070707;
assign qsfp_0_txc_2 = 8'hff;
assign qsfp_0_txd_3 = 64'h0707070707070707;
assign qsfp_0_txc_3 = 8'hff;

Clone Blocks 3:
verilog-ethernet/example/fb2CG/fpga_10g/rtl/fpga_core.v@353:363
end

assign led_red = led_reg;
assign led_green = led_reg;
assign led_bmc = 2'b00;
assign led_exp = 2'b11;

assign phy_reset_n = !rst;

assign qsfp_0_txd_1 = 64'h0707070707070707;
assign qsfp_0_txc_1 = 8'hff;

