

================================================================
== Vitis HLS Report for 'conv2d_2'
================================================================
* Date:           Fri Dec 22 00:43:48 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   820865|   820865|  9.880 ms|  9.880 ms|  820865|  820865|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3   |   820864|   820864|        53|          -|          -|  15488|        no|
        | + VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6  |       41|       41|        10|          4|          1|      9|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 14 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 4 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%br_ln71 = br void" [../src/hls/cnn.cpp:71]   --->   Operation 23 'br' 'br_ln71' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.36>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten82 = phi i14 0, void %.lr.ph18, i14 %add_ln71, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:71]   --->   Operation 24 'phi' 'indvar_flatten82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i = phi i5 1, void %.lr.ph18, i5 %select_ln71_2, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:71]   --->   Operation 25 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten56 = phi i11 0, void %.lr.ph18, i11 %select_ln74, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:74]   --->   Operation 26 'phi' 'indvar_flatten56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ii = phi i5 1, void %.lr.ph18, i5 %ii_cast8_mid2, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:71]   --->   Operation 27 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph18, i6 %add_ln77, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:77]   --->   Operation 28 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.98ns)   --->   "%add_ln71 = add i14 %indvar_flatten82, i14 1" [../src/hls/cnn.cpp:71]   --->   Operation 29 'add' 'add_ln71' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i5 %i" [../src/hls/cnn.cpp:74]   --->   Operation 30 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.42ns)   --->   "%mul_ln74 = mul i9 %zext_ln74, i9 22" [../src/hls/cnn.cpp:74]   --->   Operation 31 'mul' 'mul_ln74' <Predicate = true> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ii_cast = zext i5 %ii" [../src/hls/cnn.cpp:71]   --->   Operation 32 'zext' 'ii_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.88ns)   --->   "%tmp = add i6 %ii_cast, i6 41" [../src/hls/cnn.cpp:71]   --->   Operation 33 'add' 'tmp' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_cast = sext i6 %tmp" [../src/hls/cnn.cpp:71]   --->   Operation 34 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.92ns)   --->   "%empty = add i9 %tmp_cast, i9 %mul_ln74" [../src/hls/cnn.cpp:71]   --->   Operation 35 'add' 'empty' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.86ns)   --->   "%icmp_ln71 = icmp_eq  i14 %indvar_flatten82, i14 15488" [../src/hls/cnn.cpp:71]   --->   Operation 36 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %._crit_edge14.loopexit, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:71]   --->   Operation 37 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.85ns)   --->   "%icmp_ln74 = icmp_eq  i11 %indvar_flatten56, i11 704" [../src/hls/cnn.cpp:74]   --->   Operation 38 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.48ns)   --->   "%select_ln71 = select i1 %icmp_ln74, i5 1, i5 %ii" [../src/hls/cnn.cpp:71]   --->   Operation 39 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.87ns)   --->   "%add_ln71_1 = add i5 %i, i5 1" [../src/hls/cnn.cpp:71]   --->   Operation 40 'add' 'add_ln71_1' <Predicate = (!icmp_ln71)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i5 %add_ln71_1" [../src/hls/cnn.cpp:74]   --->   Operation 41 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.42ns)   --->   "%mul_ln74_1 = mul i9 %zext_ln74_1, i9 22" [../src/hls/cnn.cpp:74]   --->   Operation 42 'mul' 'mul_ln74_1' <Predicate = (!icmp_ln71)> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_mid152)   --->   "%select_ln71_1 = select i1 %icmp_ln74, i9 %mul_ln74_1, i9 %mul_ln74" [../src/hls/cnn.cpp:71]   --->   Operation 43 'select' 'select_ln71_1' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.92ns)   --->   "%p_mid174 = add i9 %mul_ln74_1, i9 490" [../src/hls/cnn.cpp:74]   --->   Operation 44 'add' 'p_mid174' <Predicate = (!icmp_ln71)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln71)   --->   "%xor_ln71 = xor i1 %icmp_ln74, i1 1" [../src/hls/cnn.cpp:71]   --->   Operation 45 'xor' 'xor_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.87ns)   --->   "%icmp_ln77 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:77]   --->   Operation 46 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln71 = and i1 %icmp_ln77, i1 %xor_ln71" [../src/hls/cnn.cpp:71]   --->   Operation 47 'and' 'and_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.48ns)   --->   "%select_ln71_2 = select i1 %icmp_ln74, i5 %add_ln71_1, i5 %i" [../src/hls/cnn.cpp:71]   --->   Operation 48 'select' 'select_ln71_2' <Predicate = (!icmp_ln71)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.87ns)   --->   "%add_ln74 = add i5 %select_ln71, i5 1" [../src/hls/cnn.cpp:74]   --->   Operation 49 'add' 'add_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node iii_mid2)   --->   "%empty_65 = or i1 %and_ln71, i1 %icmp_ln74" [../src/hls/cnn.cpp:71]   --->   Operation 50 'or' 'empty_65' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.44ns) (out node of the LUT)   --->   "%iii_mid2 = select i1 %empty_65, i6 0, i6 %iii" [../src/hls/cnn.cpp:71]   --->   Operation 51 'select' 'iii_mid2' <Predicate = (!icmp_ln71)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.48ns)   --->   "%ii_cast8_mid2 = select i1 %and_ln71, i5 %add_ln74, i5 %select_ln71" [../src/hls/cnn.cpp:71]   --->   Operation 52 'select' 'ii_cast8_mid2' <Predicate = (!icmp_ln71)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ii_cast_mid1 = zext i5 %add_ln74" [../src/hls/cnn.cpp:74]   --->   Operation 53 'zext' 'ii_cast_mid1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.88ns)   --->   "%tmp_mid1 = add i6 %ii_cast_mid1, i6 41" [../src/hls/cnn.cpp:74]   --->   Operation 54 'add' 'tmp_mid1' <Predicate = (!icmp_ln71)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_mid152)   --->   "%tmp_cast_mid1 = sext i6 %tmp_mid1" [../src/hls/cnn.cpp:74]   --->   Operation 55 'sext' 'tmp_cast_mid1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.92ns) (out node of the LUT)   --->   "%p_mid152 = add i9 %tmp_cast_mid1, i9 %select_ln71_1" [../src/hls/cnn.cpp:74]   --->   Operation 56 'add' 'p_mid152' <Predicate = (!icmp_ln71)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%select_ln71_3 = select i1 %icmp_ln74, i9 %p_mid174, i9 %empty" [../src/hls/cnn.cpp:71]   --->   Operation 57 'select' 'select_ln71_3' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%empty_66 = select i1 %and_ln71, i9 %p_mid152, i9 %select_ln71_3" [../src/hls/cnn.cpp:71]   --->   Operation 58 'select' 'empty_66' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%p_mid = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %empty_66, i5 0" [../src/hls/cnn.cpp:71]   --->   Operation 59 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%zext_ln77_2 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:77]   --->   Operation 60 'zext' 'zext_ln77_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.98ns) (out node of the LUT)   --->   "%sum19 = add i14 %zext_ln77_2, i14 %p_mid" [../src/hls/cnn.cpp:77]   --->   Operation 61 'add' 'sum19' <Predicate = (!icmp_ln71)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sum19_cast = zext i14 %sum19" [../src/hls/cnn.cpp:77]   --->   Operation 62 'zext' 'sum19_cast' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %sum19_cast" [../src/hls/cnn.cpp:77]   --->   Operation 63 'getelementptr' 'output_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (1.35ns)   --->   "%output_load = load i14 %output_addr" [../src/hls/cnn.cpp:98]   --->   Operation 64 'load' 'output_load' <Predicate = (!icmp_ln71)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15488> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln111 = ret" [../src/hls/cnn.cpp:111]   --->   Operation 65 'ret' 'ret_ln111' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.81>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15488, i64 15488, i64 15488"   --->   Operation 67 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"   --->   Operation 68 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%ii_cast8_mid2_cast = zext i5 %ii_cast8_mid2" [../src/hls/cnn.cpp:71]   --->   Operation 69 'zext' 'ii_cast8_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:77]   --->   Operation 70 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:77]   --->   Operation 71 'zext' 'zext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/hls/cnn.cpp:77]   --->   Operation 72 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (1.35ns)   --->   "%output_load = load i14 %output_addr" [../src/hls/cnn.cpp:98]   --->   Operation 73 'load' 'output_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15488> <RAM>
ST_3 : Operation 74 [1/1] (0.87ns)   --->   "%p_mid116 = add i5 %select_ln71_2, i5 31" [../src/hls/cnn.cpp:71]   --->   Operation 74 'add' 'p_mid116' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_shl1_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_mid116, i5 0" [../src/hls/cnn.cpp:71]   --->   Operation 75 'bitconcatenate' 'p_shl1_mid' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl2_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %p_mid116, i3 0" [../src/hls/cnn.cpp:71]   --->   Operation 76 'bitconcatenate' 'p_shl2_mid' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_shl2_cast_mid126 = zext i8 %p_shl2_mid" [../src/hls/cnn.cpp:71]   --->   Operation 77 'zext' 'p_shl2_cast_mid126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.93ns)   --->   "%p_mid128 = sub i10 %p_shl1_mid, i10 %p_shl2_cast_mid126" [../src/hls/cnn.cpp:71]   --->   Operation 78 'sub' 'p_mid128' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.48ns)   --->   "%br_ln83 = br void" [../src/hls/cnn.cpp:83]   --->   Operation 79 'br' 'br_ln83' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 6.66>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten42 = phi i4 0, void %._crit_edge14.loopexit, i4 %add_ln83, void %.split4" [../src/hls/cnn.cpp:83]   --->   Operation 80 'phi' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%iv = phi i1 0, void %._crit_edge14.loopexit, i1 %select_ln83_1, void %.split4" [../src/hls/cnn.cpp:95]   --->   Operation 81 'phi' 'iv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 0, void %._crit_edge14.loopexit, i4 %select_ln86_4, void %.split4" [../src/hls/cnn.cpp:86]   --->   Operation 82 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%v = phi i3 7, void %._crit_edge14.loopexit, i3 %select_ln86_3, void %.split4" [../src/hls/cnn.cpp:86]   --->   Operation 83 'phi' 'v' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%vi = phi i3 7, void %._crit_edge14.loopexit, i3 %add_ln95, void %.split4" [../src/hls/cnn.cpp:95]   --->   Operation 84 'phi' 'vi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%add4320 = phi i32 %output_load, void %._crit_edge14.loopexit, i32 %add2, void %.split4" [../src/hls/cnn.cpp:98]   --->   Operation 85 'phi' 'add4320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.86ns)   --->   "%add_ln83 = add i4 %indvar_flatten42, i4 1" [../src/hls/cnn.cpp:83]   --->   Operation 86 'add' 'add_ln83' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i3 %v" [../src/hls/cnn.cpp:86]   --->   Operation 87 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.87ns)   --->   "%empty_58 = add i5 %sext_ln86, i5 %select_ln71_2" [../src/hls/cnn.cpp:86]   --->   Operation 88 'add' 'empty_58' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_58, i5 0" [../src/hls/cnn.cpp:86]   --->   Operation 89 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_58, i3 0" [../src/hls/cnn.cpp:86]   --->   Operation 90 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i8 %p_shl2" [../src/hls/cnn.cpp:86]   --->   Operation 91 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.93ns)   --->   "%empty_59 = sub i10 %p_shl1, i10 %p_shl2_cast" [../src/hls/cnn.cpp:86]   --->   Operation 92 'sub' 'empty_59' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.74ns)   --->   "%indvars_iv_next34 = add i3 %v, i3 1" [../src/hls/cnn.cpp:86]   --->   Operation 93 'add' 'indvars_iv_next34' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%indvars_iv_next34_cast = zext i3 %indvars_iv_next34" [../src/hls/cnn.cpp:86]   --->   Operation 94 'zext' 'indvars_iv_next34_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%empty_60 = trunc i3 %indvars_iv_next34" [../src/hls/cnn.cpp:86]   --->   Operation 95 'trunc' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_60, i2 0" [../src/hls/cnn.cpp:86]   --->   Operation 96 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.86ns)   --->   "%sub_ln94 = sub i4 %p_shl, i4 %indvars_iv_next34_cast" [../src/hls/cnn.cpp:94]   --->   Operation 97 'sub' 'sub_ln94' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 98 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.88ns)   --->   "%icmp_ln83 = icmp_eq  i4 %indvar_flatten42, i4 9" [../src/hls/cnn.cpp:83]   --->   Operation 99 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.split4, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:83]   --->   Operation 100 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.88ns)   --->   "%icmp_ln86 = icmp_eq  i4 %indvar_flatten, i4 9" [../src/hls/cnn.cpp:86]   --->   Operation 101 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.27ns)   --->   "%select_ln83 = select i1 %icmp_ln86, i3 7, i3 %v" [../src/hls/cnn.cpp:83]   --->   Operation 102 'select' 'select_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.33ns)   --->   "%xor_ln95 = xor i1 %iv, i1 1" [../src/hls/cnn.cpp:95]   --->   Operation 103 'xor' 'xor_ln95' <Predicate = (!icmp_ln83)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.26ns)   --->   "%select_ln83_1 = select i1 %icmp_ln86, i1 %xor_ln95, i1 %iv" [../src/hls/cnn.cpp:83]   --->   Operation 104 'select' 'select_ln83_1' <Predicate = (!icmp_ln83)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i1 %select_ln83_1" [../src/hls/cnn.cpp:83]   --->   Operation 105 'zext' 'zext_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.26ns)   --->   "%select_ln83_2 = select i1 %icmp_ln86, i1 %iv, i1 %xor_ln95" [../src/hls/cnn.cpp:83]   --->   Operation 106 'select' 'select_ln83_2' <Predicate = (!icmp_ln83)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i1 %select_ln83_2" [../src/hls/cnn.cpp:83]   --->   Operation 107 'zext' 'zext_ln83_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_1)   --->   "%select_ln83_3 = select i1 %icmp_ln86, i4 0, i4 %sub_ln94" [../src/hls/cnn.cpp:83]   --->   Operation 108 'select' 'select_ln83_3' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_2)   --->   "%select_ln83_4 = select i1 %icmp_ln86, i10 %p_mid128, i10 %empty_59" [../src/hls/cnn.cpp:83]   --->   Operation 109 'select' 'select_ln83_4' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln83)   --->   "%xor_ln83 = xor i1 %icmp_ln86, i1 1" [../src/hls/cnn.cpp:83]   --->   Operation 110 'xor' 'xor_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.69ns)   --->   "%icmp_ln89 = icmp_eq  i3 %vi, i3 2" [../src/hls/cnn.cpp:89]   --->   Operation 111 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln83)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln83 = and i1 %icmp_ln89, i1 %xor_ln83" [../src/hls/cnn.cpp:83]   --->   Operation 112 'and' 'and_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.74ns)   --->   "%indvars_iv_next34_dup = add i3 %select_ln83, i3 1" [../src/hls/cnn.cpp:83]   --->   Operation 113 'add' 'indvars_iv_next34_dup' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln86)   --->   "%or_ln86 = or i1 %and_ln83, i1 %icmp_ln86" [../src/hls/cnn.cpp:86]   --->   Operation 114 'or' 'or_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln86 = select i1 %or_ln86, i3 7, i3 %vi" [../src/hls/cnn.cpp:86]   --->   Operation 115 'select' 'select_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln86_1 = sext i3 %indvars_iv_next34_dup" [../src/hls/cnn.cpp:86]   --->   Operation 116 'sext' 'sext_ln86_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.87ns)   --->   "%p_mid1 = add i5 %sext_ln86_1, i5 %select_ln71_2" [../src/hls/cnn.cpp:86]   --->   Operation 117 'add' 'p_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_mid1, i5 0" [../src/hls/cnn.cpp:86]   --->   Operation 118 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%p_shl2_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %p_mid1, i3 0" [../src/hls/cnn.cpp:86]   --->   Operation 119 'bitconcatenate' 'p_shl2_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%p_shl2_cast_mid1 = zext i8 %p_shl2_mid1" [../src/hls/cnn.cpp:86]   --->   Operation 120 'zext' 'p_shl2_cast_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.93ns)   --->   "%p_mid13 = sub i10 %p_shl1_mid1, i10 %p_shl2_cast_mid1" [../src/hls/cnn.cpp:86]   --->   Operation 121 'sub' 'p_mid13' <Predicate = (!icmp_ln83)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.74ns)   --->   "%indvars_iv_next34_mid1 = add i3 %select_ln83, i3 2" [../src/hls/cnn.cpp:83]   --->   Operation 122 'add' 'indvars_iv_next34_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%indvars_iv_next34_cast_mid1 = zext i3 %indvars_iv_next34_mid1" [../src/hls/cnn.cpp:83]   --->   Operation 123 'zext' 'indvars_iv_next34_cast_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%empty_62 = trunc i3 %indvars_iv_next34_mid1" [../src/hls/cnn.cpp:83]   --->   Operation 124 'trunc' 'empty_62' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_62, i2 0" [../src/hls/cnn.cpp:83]   --->   Operation 125 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.86ns)   --->   "%sub_ln94_1 = sub i4 %p_shl_mid1, i4 %indvars_iv_next34_cast_mid1" [../src/hls/cnn.cpp:94]   --->   Operation 126 'sub' 'sub_ln94_1' <Predicate = (!icmp_ln83)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln86_1 = select i1 %and_ln83, i4 %sub_ln94_1, i4 %select_ln83_3" [../src/hls/cnn.cpp:86]   --->   Operation 127 'select' 'select_ln86_1' <Predicate = (!icmp_ln83)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln86_2 = select i1 %and_ln83, i10 %p_mid13, i10 %select_ln83_4" [../src/hls/cnn.cpp:86]   --->   Operation 128 'select' 'select_ln86_2' <Predicate = (!icmp_ln83)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln86 = add i10 %select_ln86_2, i10 %ii_cast8_mid2_cast" [../src/hls/cnn.cpp:86]   --->   Operation 129 'add' 'add_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 130 [1/1] (0.27ns)   --->   "%select_ln86_3 = select i1 %and_ln83, i3 %indvars_iv_next34_dup, i3 %select_ln83" [../src/hls/cnn.cpp:86]   --->   Operation 130 'select' 'select_ln86_3' <Predicate = (!icmp_ln83)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%empty_63 = trunc i3 %select_ln86" [../src/hls/cnn.cpp:86]   --->   Operation 131 'trunc' 'empty_63' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i2 %empty_63" [../src/hls/cnn.cpp:95]   --->   Operation 132 'sext' 'sext_ln95' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_1 = add i4 %sext_ln95, i4 %select_ln86_1" [../src/hls/cnn.cpp:95]   --->   Operation 133 'add' 'add_ln95_1' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 134 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln95_2 = add i4 %zext_ln83_1, i4 %add_ln95_1" [../src/hls/cnn.cpp:95]   --->   Operation 134 'add' 'add_ln95_2' <Predicate = (!icmp_ln83)> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %add_ln95_2, i5 0" [../src/hls/cnn.cpp:95]   --->   Operation 135 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.62ns)   --->   "%add_ln98_2 = add i2 %empty_63, i2 %zext_ln83" [../src/hls/cnn.cpp:98]   --->   Operation 136 'add' 'add_ln98_2' <Predicate = (!icmp_ln83)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i2 %add_ln98_2" [../src/hls/cnn.cpp:98]   --->   Operation 137 'sext' 'sext_ln98' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (1.12ns) (root node of TernaryAdder)   --->   "%add_ln98 = add i10 %sext_ln98, i10 %add_ln86" [../src/hls/cnn.cpp:98]   --->   Operation 138 'add' 'add_ln98' <Predicate = (!icmp_ln83)> <Delay = 1.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i10 %add_ln98" [../src/hls/cnn.cpp:98]   --->   Operation 139 'zext' 'zext_ln98' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln98" [../src/hls/cnn.cpp:98]   --->   Operation 140 'getelementptr' 'input_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 141 [2/2] (1.35ns)   --->   "%input_load = load i10 %input_addr" [../src/hls/cnn.cpp:98]   --->   Operation 141 'load' 'input_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_4 : Operation 142 [1/1] (0.92ns)   --->   "%add_ln98_1 = add i9 %shl_ln, i9 %zext_ln77_1" [../src/hls/cnn.cpp:98]   --->   Operation 142 'add' 'add_ln98_1' <Predicate = (!icmp_ln83)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i9 %add_ln98_1" [../src/hls/cnn.cpp:98]   --->   Operation 143 'zext' 'zext_ln98_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%layer_2_weights_addr = getelementptr i32 %layer_2_weights, i64 0, i64 %zext_ln98_1" [../src/hls/cnn.cpp:98]   --->   Operation 144 'getelementptr' 'layer_2_weights_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 145 [2/2] (1.35ns)   --->   "%layer_2_weights_load = load i9 %layer_2_weights_addr" [../src/hls/cnn.cpp:98]   --->   Operation 145 'load' 'layer_2_weights_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 146 [1/1] (0.86ns)   --->   "%add_ln86_1 = add i4 %indvar_flatten, i4 1" [../src/hls/cnn.cpp:86]   --->   Operation 146 'add' 'add_ln86_1' <Predicate = (!icmp_ln83)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 147 [1/2] (1.35ns)   --->   "%input_load = load i10 %input_addr" [../src/hls/cnn.cpp:98]   --->   Operation 147 'load' 'input_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_5 : Operation 148 [1/2] (1.35ns)   --->   "%layer_2_weights_load = load i9 %layer_2_weights_addr" [../src/hls/cnn.cpp:98]   --->   Operation 148 'load' 'layer_2_weights_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 149 [4/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 149 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 150 [3/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 150 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.67>
ST_7 : Operation 151 [1/1] (0.74ns)   --->   "%add_ln95 = add i3 %select_ln86, i3 1" [../src/hls/cnn.cpp:95]   --->   Operation 151 'add' 'add_ln95' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [2/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 152 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.45ns)   --->   "%select_ln86_4 = select i1 %icmp_ln86, i4 1, i4 %add_ln86_1" [../src/hls/cnn.cpp:86]   --->   Operation 153 'select' 'select_ln86_4' <Predicate = (!icmp_ln83)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.67>
ST_8 : Operation 154 [1/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 154 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 155 [5/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 155 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.0>
ST_10 : Operation 156 [4/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 156 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.0>
ST_11 : Operation 157 [3/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 157 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.0>
ST_12 : Operation 158 [2/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 158 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.0>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"   --->   Operation 159 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 160 'speclooptripcount' 'empty_61' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 161 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"   --->   Operation 162 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 163 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../src/hls/cnn.cpp:89]   --->   Operation 164 'specloopname' 'specloopname_ln89' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 165 [1/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 165 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 166 'br' 'br_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>

State 14 <SV = 4> <Delay = 1.39>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%layer_2_bias_addr = getelementptr i32 %layer_2_bias, i64 0, i64 %zext_ln77" [../src/hls/cnn.cpp:105]   --->   Operation 167 'getelementptr' 'layer_2_bias_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [2/2] (1.35ns)   --->   "%layer_2_bias_load = load i5 %layer_2_bias_addr" [../src/hls/cnn.cpp:105]   --->   Operation 168 'load' 'layer_2_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_14 : Operation 169 [1/1] (0.88ns)   --->   "%add_ln77 = add i6 %iii_mid2, i6 1" [../src/hls/cnn.cpp:77]   --->   Operation 169 'add' 'add_ln77' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [1/1] (0.94ns)   --->   "%add_ln74_1 = add i11 %indvar_flatten56, i11 1" [../src/hls/cnn.cpp:74]   --->   Operation 170 'add' 'add_ln74_1' <Predicate = (!icmp_ln74)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.45ns)   --->   "%select_ln74 = select i1 %icmp_ln74, i11 1, i11 %add_ln74_1" [../src/hls/cnn.cpp:74]   --->   Operation 171 'select' 'select_ln74' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 5> <Delay = 1.35>
ST_15 : Operation 172 [1/2] (1.35ns)   --->   "%layer_2_bias_load = load i5 %layer_2_bias_addr" [../src/hls/cnn.cpp:105]   --->   Operation 172 'load' 'layer_2_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 16 <SV = 6> <Delay = 6.01>
ST_16 : Operation 173 [5/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_2_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 173 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 6.01>
ST_17 : Operation 174 [4/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_2_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 174 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 6.01>
ST_18 : Operation 175 [3/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_2_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 175 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 6.01>
ST_19 : Operation 176 [2/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_2_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 176 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 6.01>
ST_20 : Operation 177 [1/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_2_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 177 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 3.34>
ST_21 : Operation 178 [2/2] (3.34ns)   --->   "%tmp_46 = fcmp_ogt  i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 178 'fcmp' 'tmp_46' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 12> <Delay = 5.22>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add" [../src/hls/cnn.cpp:49]   --->   Operation 179 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 180 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 181 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 182 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp_s, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 182 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 183 [1/1] (0.97ns)   --->   "%icmp_ln49_7 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 183 'icmp' 'icmp_ln49_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%or_ln49 = or i1 %icmp_ln49_7, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 184 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 185 [1/2] (3.34ns)   --->   "%tmp_46 = fcmp_ogt  i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 185 'fcmp' 'tmp_46' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_46" [../src/hls/cnn.cpp:49]   --->   Operation 186 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 187 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %and_ln49, i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 187 'select' 'select_ln49' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 188 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 %select_ln49, i14 %output_addr" [../src/hls/cnn.cpp:49]   --->   Operation 188 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15488> <RAM>
ST_22 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 189 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln71                     (br               ) [ 01111111111111111111111]
indvar_flatten82            (phi              ) [ 00100000000000000000000]
i                           (phi              ) [ 00100000000000000000000]
indvar_flatten56            (phi              ) [ 00111111111111100000000]
ii                          (phi              ) [ 00100000000000000000000]
iii                         (phi              ) [ 00100000000000000000000]
add_ln71                    (add              ) [ 01111111111111111111111]
zext_ln74                   (zext             ) [ 00000000000000000000000]
mul_ln74                    (mul              ) [ 00000000000000000000000]
ii_cast                     (zext             ) [ 00000000000000000000000]
tmp                         (add              ) [ 00000000000000000000000]
tmp_cast                    (sext             ) [ 00000000000000000000000]
empty                       (add              ) [ 00000000000000000000000]
icmp_ln71                   (icmp             ) [ 00111111111111111111111]
br_ln71                     (br               ) [ 00000000000000000000000]
icmp_ln74                   (icmp             ) [ 00011111111111100000000]
select_ln71                 (select           ) [ 00000000000000000000000]
add_ln71_1                  (add              ) [ 00000000000000000000000]
zext_ln74_1                 (zext             ) [ 00000000000000000000000]
mul_ln74_1                  (mul              ) [ 00000000000000000000000]
select_ln71_1               (select           ) [ 00000000000000000000000]
p_mid174                    (add              ) [ 00000000000000000000000]
xor_ln71                    (xor              ) [ 00000000000000000000000]
icmp_ln77                   (icmp             ) [ 00000000000000000000000]
and_ln71                    (and              ) [ 00000000000000000000000]
select_ln71_2               (select           ) [ 01111111111111111111111]
add_ln74                    (add              ) [ 00000000000000000000000]
empty_65                    (or               ) [ 00000000000000000000000]
iii_mid2                    (select           ) [ 00011111111111100000000]
ii_cast8_mid2               (select           ) [ 01111111111111111111111]
ii_cast_mid1                (zext             ) [ 00000000000000000000000]
tmp_mid1                    (add              ) [ 00000000000000000000000]
tmp_cast_mid1               (sext             ) [ 00000000000000000000000]
p_mid152                    (add              ) [ 00000000000000000000000]
select_ln71_3               (select           ) [ 00000000000000000000000]
empty_66                    (select           ) [ 00000000000000000000000]
p_mid                       (bitconcatenate   ) [ 00000000000000000000000]
zext_ln77_2                 (zext             ) [ 00000000000000000000000]
sum19                       (add              ) [ 00000000000000000000000]
sum19_cast                  (zext             ) [ 00000000000000000000000]
output_addr                 (getelementptr    ) [ 00011111111111111111111]
ret_ln111                   (ret              ) [ 00000000000000000000000]
specloopname_ln0            (specloopname     ) [ 00000000000000000000000]
empty_64                    (speclooptripcount) [ 00000000000000000000000]
specloopname_ln0            (specloopname     ) [ 00000000000000000000000]
ii_cast8_mid2_cast          (zext             ) [ 00001111111111000000000]
zext_ln77                   (zext             ) [ 00001111111111100000000]
zext_ln77_1                 (zext             ) [ 00001111111111000000000]
specloopname_ln77           (specloopname     ) [ 00000000000000000000000]
output_load                 (load             ) [ 00111111111111111111111]
p_mid116                    (add              ) [ 00000000000000000000000]
p_shl1_mid                  (bitconcatenate   ) [ 00000000000000000000000]
p_shl2_mid                  (bitconcatenate   ) [ 00000000000000000000000]
p_shl2_cast_mid126          (zext             ) [ 00000000000000000000000]
p_mid128                    (sub              ) [ 00001111111111000000000]
br_ln83                     (br               ) [ 00111111111111111111111]
indvar_flatten42            (phi              ) [ 00001000000000000000000]
iv                          (phi              ) [ 00001000000000000000000]
indvar_flatten              (phi              ) [ 00001000000000000000000]
v                           (phi              ) [ 00001000000000000000000]
vi                          (phi              ) [ 00001000000000000000000]
add4320                     (phi              ) [ 00001111111111111111100]
add_ln83                    (add              ) [ 00111111111111111111111]
sext_ln86                   (sext             ) [ 00000000000000000000000]
empty_58                    (add              ) [ 00000000000000000000000]
p_shl1                      (bitconcatenate   ) [ 00000000000000000000000]
p_shl2                      (bitconcatenate   ) [ 00000000000000000000000]
p_shl2_cast                 (zext             ) [ 00000000000000000000000]
empty_59                    (sub              ) [ 00000000000000000000000]
indvars_iv_next34           (add              ) [ 00000000000000000000000]
indvars_iv_next34_cast      (zext             ) [ 00000000000000000000000]
empty_60                    (trunc            ) [ 00000000000000000000000]
p_shl                       (bitconcatenate   ) [ 00000000000000000000000]
sub_ln94                    (sub              ) [ 00000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 00000000000000000000000]
icmp_ln83                   (icmp             ) [ 00111111111111111111111]
br_ln83                     (br               ) [ 00000000000000000000000]
icmp_ln86                   (icmp             ) [ 00000111000000000000000]
select_ln83                 (select           ) [ 00000000000000000000000]
xor_ln95                    (xor              ) [ 00000000000000000000000]
select_ln83_1               (select           ) [ 00111111111111111111111]
zext_ln83                   (zext             ) [ 00000000000000000000000]
select_ln83_2               (select           ) [ 00000000000000000000000]
zext_ln83_1                 (zext             ) [ 00000000000000000000000]
select_ln83_3               (select           ) [ 00000000000000000000000]
select_ln83_4               (select           ) [ 00000000000000000000000]
xor_ln83                    (xor              ) [ 00000000000000000000000]
icmp_ln89                   (icmp             ) [ 00000000000000000000000]
and_ln83                    (and              ) [ 00000000000000000000000]
indvars_iv_next34_dup       (add              ) [ 00000000000000000000000]
or_ln86                     (or               ) [ 00000000000000000000000]
select_ln86                 (select           ) [ 00000111000000000000000]
sext_ln86_1                 (sext             ) [ 00000000000000000000000]
p_mid1                      (add              ) [ 00000000000000000000000]
p_shl1_mid1                 (bitconcatenate   ) [ 00000000000000000000000]
p_shl2_mid1                 (bitconcatenate   ) [ 00000000000000000000000]
p_shl2_cast_mid1            (zext             ) [ 00000000000000000000000]
p_mid13                     (sub              ) [ 00000000000000000000000]
indvars_iv_next34_mid1      (add              ) [ 00000000000000000000000]
indvars_iv_next34_cast_mid1 (zext             ) [ 00000000000000000000000]
empty_62                    (trunc            ) [ 00000000000000000000000]
p_shl_mid1                  (bitconcatenate   ) [ 00000000000000000000000]
sub_ln94_1                  (sub              ) [ 00000000000000000000000]
select_ln86_1               (select           ) [ 00000000000000000000000]
select_ln86_2               (select           ) [ 00000000000000000000000]
add_ln86                    (add              ) [ 00000000000000000000000]
select_ln86_3               (select           ) [ 00111111111111111111111]
empty_63                    (trunc            ) [ 00000000000000000000000]
sext_ln95                   (sext             ) [ 00000000000000000000000]
add_ln95_1                  (add              ) [ 00000000000000000000000]
add_ln95_2                  (add              ) [ 00000000000000000000000]
shl_ln                      (bitconcatenate   ) [ 00000000000000000000000]
add_ln98_2                  (add              ) [ 00000000000000000000000]
sext_ln98                   (sext             ) [ 00000000000000000000000]
add_ln98                    (add              ) [ 00000000000000000000000]
zext_ln98                   (zext             ) [ 00000000000000000000000]
input_addr                  (getelementptr    ) [ 00000100000000000000000]
add_ln98_1                  (add              ) [ 00000000000000000000000]
zext_ln98_1                 (zext             ) [ 00000000000000000000000]
layer_2_weights_addr        (getelementptr    ) [ 00000100000000000000000]
add_ln86_1                  (add              ) [ 00000111000000000000000]
input_load                  (load             ) [ 00001011100000000000000]
layer_2_weights_load        (load             ) [ 00001011100000000000000]
add_ln95                    (add              ) [ 00111111111111111111111]
select_ln86_4               (select           ) [ 00111111111111111111111]
mul                         (fmul             ) [ 00001111011111000000000]
specloopname_ln0            (specloopname     ) [ 00000000000000000000000]
empty_61                    (speclooptripcount) [ 00000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 00000000000000000000000]
specloopname_ln0            (specloopname     ) [ 00000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 00000000000000000000000]
specloopname_ln89           (specloopname     ) [ 00000000000000000000000]
add2                        (fadd             ) [ 00111111111111111111111]
br_ln0                      (br               ) [ 00111111111111111111111]
layer_2_bias_addr           (getelementptr    ) [ 00000000000000010000000]
add_ln77                    (add              ) [ 01100000000000011111111]
add_ln74_1                  (add              ) [ 00000000000000000000000]
select_ln74                 (select           ) [ 01100000000000011111111]
layer_2_bias_load           (load             ) [ 00000000000000001111100]
add                         (fadd             ) [ 00000000000000000000011]
bitcast_ln49                (bitcast          ) [ 00000000000000000000000]
tmp_s                       (partselect       ) [ 00000000000000000000000]
trunc_ln49                  (trunc            ) [ 00000000000000000000000]
icmp_ln49                   (icmp             ) [ 00000000000000000000000]
icmp_ln49_7                 (icmp             ) [ 00000000000000000000000]
or_ln49                     (or               ) [ 00000000000000000000000]
tmp_46                      (fcmp             ) [ 00000000000000000000000]
and_ln49                    (and              ) [ 00000000000000000000000]
select_ln49                 (select           ) [ 00000000000000000000000]
store_ln49                  (store            ) [ 00000000000000000000000]
br_ln0                      (br               ) [ 01111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_2_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_2_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="output_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="14" slack="0"/>
<pin id="116" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="14" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_load/2 store_ln49/22 "/>
</bind>
</comp>

<comp id="125" class="1004" name="input_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="10" slack="0"/>
<pin id="129" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="layer_2_weights_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="9" slack="0"/>
<pin id="142" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_2_weights_addr/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_2_weights_load/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="layer_2_bias_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="6" slack="2"/>
<pin id="155" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_2_bias_addr/14 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_2_bias_load/14 "/>
</bind>
</comp>

<comp id="164" class="1005" name="indvar_flatten82_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="14" slack="1"/>
<pin id="166" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten82 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvar_flatten82_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="14" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten82/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="i_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="1"/>
<pin id="177" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="indvar_flatten56_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="1"/>
<pin id="188" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten56 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="indvar_flatten56_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="11" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten56/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="ii_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="1"/>
<pin id="200" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="ii_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="5" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="iii_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="1"/>
<pin id="211" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iii (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="iii_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="6" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iii/2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="indvar_flatten42_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="1"/>
<pin id="222" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten42 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="indvar_flatten42_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="4" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten42/4 "/>
</bind>
</comp>

<comp id="231" class="1005" name="iv_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="iv (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="iv_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iv/4 "/>
</bind>
</comp>

<comp id="242" class="1005" name="indvar_flatten_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="1"/>
<pin id="244" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="indvar_flatten_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="4" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="253" class="1005" name="v_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="1"/>
<pin id="255" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="v_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="3" slack="0"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v/4 "/>
</bind>
</comp>

<comp id="264" class="1005" name="vi_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="1"/>
<pin id="266" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="vi (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="vi_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="3" slack="1"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vi/4 "/>
</bind>
</comp>

<comp id="275" class="1005" name="add4320_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="3"/>
<pin id="277" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add4320 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="add4320_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="32" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add4320/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="3"/>
<pin id="287" dir="0" index="1" bw="32" slack="1"/>
<pin id="288" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add2/9 add/16 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_46/21 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln71_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="14" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln74_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="mul_ln74_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="0" index="1" bw="6" slack="0"/>
<pin id="314" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="ii_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ii_cast/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="0" index="1" bw="6" slack="0"/>
<pin id="324" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="empty_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="0"/>
<pin id="333" dir="0" index="1" bw="9" slack="0"/>
<pin id="334" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln71_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="14" slack="0"/>
<pin id="339" dir="0" index="1" bw="11" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln74_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="0"/>
<pin id="345" dir="0" index="1" bw="11" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="select_ln71_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="5" slack="0"/>
<pin id="353" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln71_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_1/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln74_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="mul_ln74_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="0" index="1" bw="6" slack="0"/>
<pin id="370" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74_1/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="select_ln71_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="9" slack="0"/>
<pin id="376" dir="0" index="2" bw="9" slack="0"/>
<pin id="377" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="p_mid174_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="0"/>
<pin id="383" dir="0" index="1" bw="6" slack="0"/>
<pin id="384" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid174/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="xor_ln71_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln71/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln77_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="0" index="1" bw="6" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="and_ln71_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln71/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="select_ln71_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="5" slack="0"/>
<pin id="408" dir="0" index="2" bw="5" slack="0"/>
<pin id="409" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_2/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln74_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="empty_65_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_65/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="iii_mid2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="6" slack="0"/>
<pin id="429" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iii_mid2/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="ii_cast8_mid2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="5" slack="0"/>
<pin id="436" dir="0" index="2" bw="5" slack="0"/>
<pin id="437" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ii_cast8_mid2/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="ii_cast_mid1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ii_cast_mid1/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_mid1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="0"/>
<pin id="447" dir="0" index="1" bw="6" slack="0"/>
<pin id="448" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_cast_mid1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast_mid1/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_mid152_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="6" slack="0"/>
<pin id="457" dir="0" index="1" bw="9" slack="0"/>
<pin id="458" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid152/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="select_ln71_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="9" slack="0"/>
<pin id="464" dir="0" index="2" bw="9" slack="0"/>
<pin id="465" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_3/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="empty_66_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="9" slack="0"/>
<pin id="472" dir="0" index="2" bw="9" slack="0"/>
<pin id="473" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_66/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="p_mid_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="14" slack="0"/>
<pin id="479" dir="0" index="1" bw="9" slack="0"/>
<pin id="480" dir="0" index="2" bw="1" slack="0"/>
<pin id="481" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln77_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="0"/>
<pin id="487" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_2/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sum19_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="6" slack="0"/>
<pin id="491" dir="0" index="1" bw="14" slack="0"/>
<pin id="492" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum19/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sum19_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="14" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum19_cast/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="ii_cast8_mid2_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="1"/>
<pin id="502" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ii_cast8_mid2_cast/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln77_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="1"/>
<pin id="505" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln77_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="1"/>
<pin id="508" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_1/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="p_mid116_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="1"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid116/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_shl1_mid_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="0"/>
<pin id="516" dir="0" index="1" bw="5" slack="0"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_shl2_mid_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="0" index="1" bw="5" slack="0"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_mid/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="p_shl2_cast_mid126_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast_mid126/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_mid128_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="10" slack="0"/>
<pin id="536" dir="0" index="1" bw="8" slack="0"/>
<pin id="537" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid128/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln83_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sext_ln86_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="3" slack="0"/>
<pin id="548" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="empty_58_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="3" slack="0"/>
<pin id="552" dir="0" index="1" bw="5" slack="2"/>
<pin id="553" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_58/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="p_shl1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="10" slack="0"/>
<pin id="557" dir="0" index="1" bw="5" slack="0"/>
<pin id="558" dir="0" index="2" bw="1" slack="0"/>
<pin id="559" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="p_shl2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="0"/>
<pin id="565" dir="0" index="1" bw="5" slack="0"/>
<pin id="566" dir="0" index="2" bw="1" slack="0"/>
<pin id="567" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="p_shl2_cast_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="empty_59_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="10" slack="0"/>
<pin id="577" dir="0" index="1" bw="8" slack="0"/>
<pin id="578" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_59/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="indvars_iv_next34_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next34/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="indvars_iv_next34_cast_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="3" slack="0"/>
<pin id="589" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_next34_cast/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="empty_60_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="3" slack="0"/>
<pin id="593" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_60/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="p_shl_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="0"/>
<pin id="597" dir="0" index="1" bw="2" slack="0"/>
<pin id="598" dir="0" index="2" bw="1" slack="0"/>
<pin id="599" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="sub_ln94_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="0"/>
<pin id="605" dir="0" index="1" bw="3" slack="0"/>
<pin id="606" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln94/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="icmp_ln83_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="0"/>
<pin id="611" dir="0" index="1" bw="4" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="icmp_ln86_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="0"/>
<pin id="617" dir="0" index="1" bw="4" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="select_ln83_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="0" index="2" bw="3" slack="0"/>
<pin id="625" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="xor_ln95_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="select_ln83_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_1/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln83_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="select_ln83_2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="0" index="2" bw="1" slack="0"/>
<pin id="651" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_2/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln83_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_1/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="select_ln83_3_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="0" index="2" bw="4" slack="0"/>
<pin id="663" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_3/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="select_ln83_4_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="10" slack="1"/>
<pin id="670" dir="0" index="2" bw="10" slack="0"/>
<pin id="671" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_4/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="xor_ln83_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln83/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="icmp_ln89_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="3" slack="0"/>
<pin id="682" dir="0" index="1" bw="3" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="and_ln83_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln83/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="indvars_iv_next34_dup_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="3" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next34_dup/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="or_ln86_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln86/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="select_ln86_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="0" index="2" bw="3" slack="0"/>
<pin id="708" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="sext_ln86_1_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="3" slack="0"/>
<pin id="714" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_1/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="p_mid1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="3" slack="0"/>
<pin id="718" dir="0" index="1" bw="5" slack="2"/>
<pin id="719" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="p_shl1_mid1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="10" slack="0"/>
<pin id="723" dir="0" index="1" bw="5" slack="0"/>
<pin id="724" dir="0" index="2" bw="1" slack="0"/>
<pin id="725" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid1/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="p_shl2_mid1_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="0"/>
<pin id="731" dir="0" index="1" bw="5" slack="0"/>
<pin id="732" dir="0" index="2" bw="1" slack="0"/>
<pin id="733" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_mid1/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="p_shl2_cast_mid1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="0"/>
<pin id="739" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast_mid1/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="p_mid13_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="10" slack="0"/>
<pin id="743" dir="0" index="1" bw="8" slack="0"/>
<pin id="744" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid13/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="indvars_iv_next34_mid1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="3" slack="0"/>
<pin id="749" dir="0" index="1" bw="3" slack="0"/>
<pin id="750" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next34_mid1/4 "/>
</bind>
</comp>

<comp id="753" class="1004" name="indvars_iv_next34_cast_mid1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="3" slack="0"/>
<pin id="755" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_next34_cast_mid1/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="empty_62_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="3" slack="0"/>
<pin id="759" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_62/4 "/>
</bind>
</comp>

<comp id="761" class="1004" name="p_shl_mid1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="0"/>
<pin id="763" dir="0" index="1" bw="2" slack="0"/>
<pin id="764" dir="0" index="2" bw="1" slack="0"/>
<pin id="765" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="sub_ln94_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="4" slack="0"/>
<pin id="771" dir="0" index="1" bw="3" slack="0"/>
<pin id="772" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln94_1/4 "/>
</bind>
</comp>

<comp id="775" class="1004" name="select_ln86_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="4" slack="0"/>
<pin id="778" dir="0" index="2" bw="4" slack="0"/>
<pin id="779" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_1/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="select_ln86_2_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="10" slack="0"/>
<pin id="786" dir="0" index="2" bw="10" slack="0"/>
<pin id="787" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_2/4 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln86_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="10" slack="0"/>
<pin id="793" dir="0" index="1" bw="5" slack="1"/>
<pin id="794" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="select_ln86_3_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="3" slack="0"/>
<pin id="799" dir="0" index="2" bw="3" slack="0"/>
<pin id="800" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_3/4 "/>
</bind>
</comp>

<comp id="804" class="1004" name="empty_63_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="3" slack="0"/>
<pin id="806" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_63/4 "/>
</bind>
</comp>

<comp id="808" class="1004" name="sext_ln95_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="2" slack="0"/>
<pin id="810" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln95/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln95_1_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="2" slack="0"/>
<pin id="814" dir="0" index="1" bw="4" slack="0"/>
<pin id="815" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95_1/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln95_2_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="4" slack="0"/>
<pin id="821" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95_2/4 "/>
</bind>
</comp>

<comp id="824" class="1004" name="shl_ln_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="9" slack="0"/>
<pin id="826" dir="0" index="1" bw="4" slack="0"/>
<pin id="827" dir="0" index="2" bw="1" slack="0"/>
<pin id="828" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="832" class="1004" name="add_ln98_2_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="2" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98_2/4 "/>
</bind>
</comp>

<comp id="838" class="1004" name="sext_ln98_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="2" slack="0"/>
<pin id="840" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98/4 "/>
</bind>
</comp>

<comp id="842" class="1004" name="add_ln98_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="2" slack="0"/>
<pin id="844" dir="0" index="1" bw="10" slack="0"/>
<pin id="845" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/4 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln98_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="10" slack="0"/>
<pin id="850" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/4 "/>
</bind>
</comp>

<comp id="853" class="1004" name="add_ln98_1_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="9" slack="0"/>
<pin id="855" dir="0" index="1" bw="6" slack="1"/>
<pin id="856" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98_1/4 "/>
</bind>
</comp>

<comp id="858" class="1004" name="zext_ln98_1_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="9" slack="0"/>
<pin id="860" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_1/4 "/>
</bind>
</comp>

<comp id="863" class="1004" name="add_ln86_1_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="4" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_1/4 "/>
</bind>
</comp>

<comp id="869" class="1004" name="add_ln95_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="3" slack="3"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/7 "/>
</bind>
</comp>

<comp id="874" class="1004" name="select_ln86_4_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="3"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="0" index="2" bw="4" slack="3"/>
<pin id="878" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_4/7 "/>
</bind>
</comp>

<comp id="880" class="1004" name="add_ln77_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="6" slack="3"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/14 "/>
</bind>
</comp>

<comp id="885" class="1004" name="add_ln74_1_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="11" slack="3"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_1/14 "/>
</bind>
</comp>

<comp id="891" class="1004" name="select_ln74_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="3"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="0" index="2" bw="11" slack="0"/>
<pin id="895" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln74/14 "/>
</bind>
</comp>

<comp id="898" class="1004" name="bitcast_ln49_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="2"/>
<pin id="900" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln49/22 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_s_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="0"/>
<pin id="903" dir="0" index="1" bw="32" slack="0"/>
<pin id="904" dir="0" index="2" bw="6" slack="0"/>
<pin id="905" dir="0" index="3" bw="6" slack="0"/>
<pin id="906" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/22 "/>
</bind>
</comp>

<comp id="911" class="1004" name="trunc_ln49_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="0"/>
<pin id="913" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/22 "/>
</bind>
</comp>

<comp id="915" class="1004" name="icmp_ln49_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="0"/>
<pin id="917" dir="0" index="1" bw="1" slack="0"/>
<pin id="918" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/22 "/>
</bind>
</comp>

<comp id="921" class="1004" name="icmp_ln49_7_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="23" slack="0"/>
<pin id="923" dir="0" index="1" bw="1" slack="0"/>
<pin id="924" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49_7/22 "/>
</bind>
</comp>

<comp id="927" class="1004" name="or_ln49_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="1" slack="0"/>
<pin id="930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/22 "/>
</bind>
</comp>

<comp id="933" class="1004" name="and_ln49_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="0" index="1" bw="1" slack="0"/>
<pin id="936" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/22 "/>
</bind>
</comp>

<comp id="939" class="1004" name="select_ln49_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="0"/>
<pin id="941" dir="0" index="1" bw="32" slack="2"/>
<pin id="942" dir="0" index="2" bw="32" slack="0"/>
<pin id="943" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/22 "/>
</bind>
</comp>

<comp id="947" class="1005" name="add_ln71_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="14" slack="0"/>
<pin id="949" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="955" class="1005" name="icmp_ln74_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="3"/>
<pin id="957" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln74 "/>
</bind>
</comp>

<comp id="960" class="1005" name="select_ln71_2_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="5" slack="0"/>
<pin id="962" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln71_2 "/>
</bind>
</comp>

<comp id="968" class="1005" name="iii_mid2_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="6" slack="1"/>
<pin id="970" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iii_mid2 "/>
</bind>
</comp>

<comp id="975" class="1005" name="ii_cast8_mid2_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="5" slack="0"/>
<pin id="977" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ii_cast8_mid2 "/>
</bind>
</comp>

<comp id="981" class="1005" name="output_addr_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="14" slack="1"/>
<pin id="983" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="986" class="1005" name="ii_cast8_mid2_cast_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="10" slack="1"/>
<pin id="988" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ii_cast8_mid2_cast "/>
</bind>
</comp>

<comp id="991" class="1005" name="zext_ln77_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="64" slack="2"/>
<pin id="993" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln77 "/>
</bind>
</comp>

<comp id="996" class="1005" name="zext_ln77_1_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="9" slack="1"/>
<pin id="998" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln77_1 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="output_load_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="1"/>
<pin id="1003" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_load "/>
</bind>
</comp>

<comp id="1006" class="1005" name="p_mid128_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="10" slack="1"/>
<pin id="1008" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_mid128 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="add_ln83_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="4" slack="0"/>
<pin id="1013" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln83 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="icmp_ln83_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="1"/>
<pin id="1018" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln83 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="icmp_ln86_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="3"/>
<pin id="1022" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="select_ln83_1_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="0"/>
<pin id="1027" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="select_ln83_1 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="select_ln86_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="3" slack="3"/>
<pin id="1032" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="select_ln86 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="select_ln86_3_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="3" slack="0"/>
<pin id="1037" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln86_3 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="input_addr_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="10" slack="1"/>
<pin id="1042" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1045" class="1005" name="layer_2_weights_addr_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="9" slack="1"/>
<pin id="1047" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="layer_2_weights_addr "/>
</bind>
</comp>

<comp id="1050" class="1005" name="add_ln86_1_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="4" slack="3"/>
<pin id="1052" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="add_ln86_1 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="input_load_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="1"/>
<pin id="1057" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1060" class="1005" name="layer_2_weights_load_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="1"/>
<pin id="1062" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_2_weights_load "/>
</bind>
</comp>

<comp id="1065" class="1005" name="add_ln95_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="3" slack="1"/>
<pin id="1067" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln95 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="select_ln86_4_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="4" slack="1"/>
<pin id="1072" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln86_4 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="mul_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="1"/>
<pin id="1077" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1080" class="1005" name="add2_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="1"/>
<pin id="1082" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="layer_2_bias_addr_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="5" slack="1"/>
<pin id="1087" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_2_bias_addr "/>
</bind>
</comp>

<comp id="1090" class="1005" name="add_ln77_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="6" slack="1"/>
<pin id="1092" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln77 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="select_ln74_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="11" slack="1"/>
<pin id="1097" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln74 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="layer_2_bias_load_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="1"/>
<pin id="1102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_2_bias_load "/>
</bind>
</comp>

<comp id="1105" class="1005" name="add_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="1"/>
<pin id="1107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="60" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="58" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="62" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="62" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="284"><net_src comp="278" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="289"><net_src comp="275" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="132" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="145" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="100" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="168" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="16" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="179" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="18" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="202" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="20" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="311" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="168" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="22" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="190" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="24" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="10" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="202" pin="4"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="179" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="10" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="18" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="343" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="367" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="311" pin="2"/><net_sink comp="373" pin=2"/></net>

<net id="385"><net_src comp="367" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="26" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="343" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="28" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="213" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="30" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="387" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="343" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="357" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="179" pin="4"/><net_sink comp="405" pin=2"/></net>

<net id="417"><net_src comp="349" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="10" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="399" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="343" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="14" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="213" pin="4"/><net_sink comp="425" pin=2"/></net>

<net id="438"><net_src comp="399" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="413" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="349" pin="3"/><net_sink comp="433" pin=2"/></net>

<net id="444"><net_src comp="413" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="20" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="373" pin="3"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="343" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="381" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="331" pin="2"/><net_sink comp="461" pin=2"/></net>

<net id="474"><net_src comp="399" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="455" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="461" pin="3"/><net_sink comp="469" pin=2"/></net>

<net id="482"><net_src comp="32" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="469" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="34" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="488"><net_src comp="425" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="477" pin="3"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="513"><net_src comp="50" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="52" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="509" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="34" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="527"><net_src comp="54" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="509" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="56" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="522" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="514" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="530" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="224" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="64" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="549"><net_src comp="257" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="546" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="52" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="550" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="34" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="568"><net_src comp="54" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="550" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="56" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="574"><net_src comp="563" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="555" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="571" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="257" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="66" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="581" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="581" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="68" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="591" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="70" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="607"><net_src comp="595" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="587" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="224" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="82" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="246" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="82" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="626"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="62" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="257" pin="4"/><net_sink comp="621" pin=2"/></net>

<net id="633"><net_src comp="235" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="28" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="640"><net_src comp="615" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="629" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="235" pin="4"/><net_sink comp="635" pin=2"/></net>

<net id="646"><net_src comp="635" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="615" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="235" pin="4"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="629" pin="2"/><net_sink comp="647" pin=2"/></net>

<net id="658"><net_src comp="647" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="664"><net_src comp="615" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="58" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="603" pin="2"/><net_sink comp="659" pin=2"/></net>

<net id="672"><net_src comp="615" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="575" pin="2"/><net_sink comp="667" pin=2"/></net>

<net id="678"><net_src comp="615" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="28" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="268" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="84" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="680" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="674" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="621" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="66" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="686" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="615" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="709"><net_src comp="698" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="62" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="268" pin="4"/><net_sink comp="704" pin=2"/></net>

<net id="715"><net_src comp="692" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="712" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="726"><net_src comp="52" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="716" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="728"><net_src comp="34" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="734"><net_src comp="54" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="716" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="56" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="740"><net_src comp="729" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="721" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="737" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="621" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="84" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="756"><net_src comp="747" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="747" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="766"><net_src comp="68" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="757" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="70" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="773"><net_src comp="761" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="753" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="780"><net_src comp="686" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="769" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="659" pin="3"/><net_sink comp="775" pin=2"/></net>

<net id="788"><net_src comp="686" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="741" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="667" pin="3"/><net_sink comp="783" pin=2"/></net>

<net id="795"><net_src comp="783" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="801"><net_src comp="686" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="692" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="621" pin="3"/><net_sink comp="796" pin=2"/></net>

<net id="807"><net_src comp="704" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="804" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="808" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="775" pin="3"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="655" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="812" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="829"><net_src comp="86" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="818" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="34" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="836"><net_src comp="804" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="643" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="832" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="846"><net_src comp="838" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="791" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="851"><net_src comp="842" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="857"><net_src comp="824" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="853" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="867"><net_src comp="246" pin="4"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="64" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="66" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="64" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="96" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="889"><net_src comp="186" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="98" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="896"><net_src comp="98" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="897"><net_src comp="885" pin="2"/><net_sink comp="891" pin=2"/></net>

<net id="907"><net_src comp="102" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="908"><net_src comp="898" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="909"><net_src comp="104" pin="0"/><net_sink comp="901" pin=2"/></net>

<net id="910"><net_src comp="106" pin="0"/><net_sink comp="901" pin=3"/></net>

<net id="914"><net_src comp="898" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="919"><net_src comp="901" pin="4"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="108" pin="0"/><net_sink comp="915" pin=1"/></net>

<net id="925"><net_src comp="911" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="110" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="931"><net_src comp="921" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="915" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="927" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="296" pin="2"/><net_sink comp="933" pin=1"/></net>

<net id="944"><net_src comp="933" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="945"><net_src comp="100" pin="0"/><net_sink comp="939" pin=2"/></net>

<net id="946"><net_src comp="939" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="950"><net_src comp="301" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="958"><net_src comp="343" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="963"><net_src comp="405" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="966"><net_src comp="960" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="967"><net_src comp="960" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="971"><net_src comp="425" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="974"><net_src comp="968" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="978"><net_src comp="433" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="984"><net_src comp="112" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="989"><net_src comp="500" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="994"><net_src comp="503" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="999"><net_src comp="506" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="1004"><net_src comp="119" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1009"><net_src comp="534" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1014"><net_src comp="540" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1019"><net_src comp="609" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="615" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1028"><net_src comp="635" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="1033"><net_src comp="704" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1038"><net_src comp="796" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1043"><net_src comp="125" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="1048"><net_src comp="138" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="1053"><net_src comp="863" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="874" pin=2"/></net>

<net id="1058"><net_src comp="132" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1063"><net_src comp="145" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1068"><net_src comp="869" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1073"><net_src comp="874" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="1078"><net_src comp="290" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1083"><net_src comp="285" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1088"><net_src comp="151" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1093"><net_src comp="880" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="1098"><net_src comp="891" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="1103"><net_src comp="158" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1108"><net_src comp="285" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1110"><net_src comp="1105" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1111"><net_src comp="1105" pin="1"/><net_sink comp="939" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {22 }
 - Input state : 
	Port: conv2d.2 : input_r | {4 5 }
	Port: conv2d.2 : output_r | {2 3 }
	Port: conv2d.2 : layer_2_weights | {4 5 }
	Port: conv2d.2 : layer_2_bias | {14 15 }
  - Chain level:
	State 1
	State 2
		add_ln71 : 1
		zext_ln74 : 1
		mul_ln74 : 2
		ii_cast : 1
		tmp : 2
		tmp_cast : 3
		empty : 4
		icmp_ln71 : 1
		br_ln71 : 2
		icmp_ln74 : 1
		select_ln71 : 2
		add_ln71_1 : 1
		zext_ln74_1 : 2
		mul_ln74_1 : 3
		select_ln71_1 : 4
		p_mid174 : 4
		xor_ln71 : 2
		icmp_ln77 : 1
		and_ln71 : 2
		select_ln71_2 : 2
		add_ln74 : 3
		empty_65 : 2
		iii_mid2 : 2
		ii_cast8_mid2 : 2
		ii_cast_mid1 : 4
		tmp_mid1 : 5
		tmp_cast_mid1 : 6
		p_mid152 : 7
		select_ln71_3 : 5
		empty_66 : 8
		p_mid : 9
		zext_ln77_2 : 3
		sum19 : 10
		sum19_cast : 11
		output_addr : 12
		output_load : 13
	State 3
		p_shl1_mid : 1
		p_shl2_mid : 1
		p_shl2_cast_mid126 : 2
		p_mid128 : 3
	State 4
		add_ln83 : 1
		sext_ln86 : 1
		empty_58 : 2
		p_shl1 : 3
		p_shl2 : 3
		p_shl2_cast : 4
		empty_59 : 5
		indvars_iv_next34 : 1
		indvars_iv_next34_cast : 2
		empty_60 : 2
		p_shl : 3
		sub_ln94 : 4
		icmp_ln83 : 1
		br_ln83 : 2
		icmp_ln86 : 1
		select_ln83 : 2
		xor_ln95 : 1
		select_ln83_1 : 2
		zext_ln83 : 3
		select_ln83_2 : 2
		zext_ln83_1 : 3
		select_ln83_3 : 5
		select_ln83_4 : 6
		xor_ln83 : 2
		icmp_ln89 : 1
		and_ln83 : 2
		indvars_iv_next34_dup : 3
		or_ln86 : 2
		select_ln86 : 2
		sext_ln86_1 : 4
		p_mid1 : 5
		p_shl1_mid1 : 6
		p_shl2_mid1 : 6
		p_shl2_cast_mid1 : 7
		p_mid13 : 8
		indvars_iv_next34_mid1 : 3
		indvars_iv_next34_cast_mid1 : 4
		empty_62 : 4
		p_shl_mid1 : 5
		sub_ln94_1 : 6
		select_ln86_1 : 7
		select_ln86_2 : 9
		add_ln86 : 10
		select_ln86_3 : 2
		empty_63 : 3
		sext_ln95 : 4
		add_ln95_1 : 5
		add_ln95_2 : 6
		shl_ln : 7
		add_ln98_2 : 4
		sext_ln98 : 5
		add_ln98 : 11
		zext_ln98 : 12
		input_addr : 13
		input_load : 14
		add_ln98_1 : 8
		zext_ln98_1 : 9
		layer_2_weights_addr : 10
		layer_2_weights_load : 11
		add_ln86_1 : 1
	State 5
		mul : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		layer_2_bias_load : 1
		select_ln74 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		tmp_s : 1
		trunc_ln49 : 1
		icmp_ln49 : 2
		icmp_ln49_7 : 2
		or_ln49 : 3
		and_ln49 : 3
		select_ln49 : 3
		store_ln49 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|   fadd   |             grp_fu_285             |    2    |   205   |   206   |
|----------|------------------------------------|---------|---------|---------|
|          |           add_ln71_fu_301          |    0    |    0    |    21   |
|          |             tmp_fu_321             |    0    |    0    |    13   |
|          |            empty_fu_331            |    0    |    0    |    16   |
|          |          add_ln71_1_fu_357         |    0    |    0    |    12   |
|          |           p_mid174_fu_381          |    0    |    0    |    16   |
|          |           add_ln74_fu_413          |    0    |    0    |    12   |
|          |           tmp_mid1_fu_445          |    0    |    0    |    13   |
|          |           p_mid152_fu_455          |    0    |    0    |    16   |
|          |            sum19_fu_489            |    0    |    0    |    21   |
|          |           p_mid116_fu_509          |    0    |    0    |    12   |
|          |           add_ln83_fu_540          |    0    |    0    |    12   |
|          |           empty_58_fu_550          |    0    |    0    |    12   |
|    add   |      indvars_iv_next34_fu_581      |    0    |    0    |    10   |
|          |    indvars_iv_next34_dup_fu_692    |    0    |    0    |    10   |
|          |            p_mid1_fu_716           |    0    |    0    |    12   |
|          |    indvars_iv_next34_mid1_fu_747   |    0    |    0    |    10   |
|          |           add_ln86_fu_791          |    0    |    0    |    18   |
|          |          add_ln95_1_fu_812         |    0    |    0    |    18   |
|          |          add_ln95_2_fu_818         |    0    |    0    |    18   |
|          |          add_ln98_2_fu_832         |    0    |    0    |    9    |
|          |           add_ln98_fu_842          |    0    |    0    |    18   |
|          |          add_ln98_1_fu_853         |    0    |    0    |    16   |
|          |          add_ln86_1_fu_863         |    0    |    0    |    12   |
|          |           add_ln95_fu_869          |    0    |    0    |    10   |
|          |           add_ln77_fu_880          |    0    |    0    |    13   |
|          |          add_ln74_1_fu_885         |    0    |    0    |    18   |
|----------|------------------------------------|---------|---------|---------|
|   fmul   |             grp_fu_290             |    3    |   143   |   140   |
|----------|------------------------------------|---------|---------|---------|
|          |         select_ln71_fu_349         |    0    |    0    |    5    |
|          |        select_ln71_1_fu_373        |    0    |    0    |    8    |
|          |        select_ln71_2_fu_405        |    0    |    0    |    5    |
|          |           iii_mid2_fu_425          |    0    |    0    |    6    |
|          |        ii_cast8_mid2_fu_433        |    0    |    0    |    5    |
|          |        select_ln71_3_fu_461        |    0    |    0    |    8    |
|          |           empty_66_fu_469          |    0    |    0    |    8    |
|          |         select_ln83_fu_621         |    0    |    0    |    3    |
|          |        select_ln83_1_fu_635        |    0    |    0    |    2    |
|  select  |        select_ln83_2_fu_647        |    0    |    0    |    2    |
|          |        select_ln83_3_fu_659        |    0    |    0    |    4    |
|          |        select_ln83_4_fu_667        |    0    |    0    |    9    |
|          |         select_ln86_fu_704         |    0    |    0    |    3    |
|          |        select_ln86_1_fu_775        |    0    |    0    |    4    |
|          |        select_ln86_2_fu_783        |    0    |    0    |    9    |
|          |        select_ln86_3_fu_796        |    0    |    0    |    3    |
|          |        select_ln86_4_fu_874        |    0    |    0    |    4    |
|          |         select_ln74_fu_891         |    0    |    0    |    10   |
|          |         select_ln49_fu_939         |    0    |    0    |    32   |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln71_fu_337          |    0    |    0    |    12   |
|          |          icmp_ln74_fu_343          |    0    |    0    |    11   |
|          |          icmp_ln77_fu_393          |    0    |    0    |    10   |
|   icmp   |          icmp_ln83_fu_609          |    0    |    0    |    9    |
|          |          icmp_ln86_fu_615          |    0    |    0    |    9    |
|          |          icmp_ln89_fu_680          |    0    |    0    |    8    |
|          |          icmp_ln49_fu_915          |    0    |    0    |    11   |
|          |         icmp_ln49_7_fu_921         |    0    |    0    |    16   |
|----------|------------------------------------|---------|---------|---------|
|          |           p_mid128_fu_534          |    0    |    0    |    17   |
|          |           empty_59_fu_575          |    0    |    0    |    17   |
|    sub   |           sub_ln94_fu_603          |    0    |    0    |    12   |
|          |           p_mid13_fu_741           |    0    |    0    |    17   |
|          |          sub_ln94_1_fu_769         |    0    |    0    |    12   |
|----------|------------------------------------|---------|---------|---------|
|    mul   |           mul_ln74_fu_311          |    0    |    0    |    23   |
|          |          mul_ln74_1_fu_367         |    0    |    0    |    23   |
|----------|------------------------------------|---------|---------|---------|
|          |           xor_ln71_fu_387          |    0    |    0    |    2    |
|    xor   |           xor_ln95_fu_629          |    0    |    0    |    2    |
|          |           xor_ln83_fu_674          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          |           and_ln71_fu_399          |    0    |    0    |    2    |
|    and   |           and_ln83_fu_686          |    0    |    0    |    2    |
|          |           and_ln49_fu_933          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          |           empty_65_fu_419          |    0    |    0    |    2    |
|    or    |           or_ln86_fu_698           |    0    |    0    |    2    |
|          |           or_ln49_fu_927           |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|   fcmp   |             grp_fu_296             |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          zext_ln74_fu_307          |    0    |    0    |    0    |
|          |           ii_cast_fu_317           |    0    |    0    |    0    |
|          |         zext_ln74_1_fu_363         |    0    |    0    |    0    |
|          |         ii_cast_mid1_fu_441        |    0    |    0    |    0    |
|          |         zext_ln77_2_fu_485         |    0    |    0    |    0    |
|          |          sum19_cast_fu_495         |    0    |    0    |    0    |
|          |      ii_cast8_mid2_cast_fu_500     |    0    |    0    |    0    |
|          |          zext_ln77_fu_503          |    0    |    0    |    0    |
|   zext   |         zext_ln77_1_fu_506         |    0    |    0    |    0    |
|          |      p_shl2_cast_mid126_fu_530     |    0    |    0    |    0    |
|          |         p_shl2_cast_fu_571         |    0    |    0    |    0    |
|          |    indvars_iv_next34_cast_fu_587   |    0    |    0    |    0    |
|          |          zext_ln83_fu_643          |    0    |    0    |    0    |
|          |         zext_ln83_1_fu_655         |    0    |    0    |    0    |
|          |       p_shl2_cast_mid1_fu_737      |    0    |    0    |    0    |
|          | indvars_iv_next34_cast_mid1_fu_753 |    0    |    0    |    0    |
|          |          zext_ln98_fu_848          |    0    |    0    |    0    |
|          |         zext_ln98_1_fu_858         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           tmp_cast_fu_327          |    0    |    0    |    0    |
|          |        tmp_cast_mid1_fu_451        |    0    |    0    |    0    |
|   sext   |          sext_ln86_fu_546          |    0    |    0    |    0    |
|          |         sext_ln86_1_fu_712         |    0    |    0    |    0    |
|          |          sext_ln95_fu_808          |    0    |    0    |    0    |
|          |          sext_ln98_fu_838          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            p_mid_fu_477            |    0    |    0    |    0    |
|          |          p_shl1_mid_fu_514         |    0    |    0    |    0    |
|          |          p_shl2_mid_fu_522         |    0    |    0    |    0    |
|          |            p_shl1_fu_555           |    0    |    0    |    0    |
|bitconcatenate|            p_shl2_fu_563           |    0    |    0    |    0    |
|          |            p_shl_fu_595            |    0    |    0    |    0    |
|          |         p_shl1_mid1_fu_721         |    0    |    0    |    0    |
|          |         p_shl2_mid1_fu_729         |    0    |    0    |    0    |
|          |          p_shl_mid1_fu_761         |    0    |    0    |    0    |
|          |            shl_ln_fu_824           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           empty_60_fu_591          |    0    |    0    |    0    |
|   trunc  |           empty_62_fu_757          |    0    |    0    |    0    |
|          |           empty_63_fu_804          |    0    |    0    |    0    |
|          |          trunc_ln49_fu_911         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|partselect|            tmp_s_fu_901            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    5    |   348   |   1069  |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        add2_reg_1080        |   32   |
|       add4320_reg_275       |   32   |
|       add_ln71_reg_947      |   14   |
|      add_ln77_reg_1090      |    6   |
|      add_ln83_reg_1011      |    4   |
|     add_ln86_1_reg_1050     |    4   |
|      add_ln95_reg_1065      |    3   |
|         add_reg_1105        |   32   |
|          i_reg_175          |    5   |
|      icmp_ln74_reg_955      |    1   |
|      icmp_ln83_reg_1016     |    1   |
|      icmp_ln86_reg_1020     |    1   |
|  ii_cast8_mid2_cast_reg_986 |   10   |
|    ii_cast8_mid2_reg_975    |    5   |
|          ii_reg_198         |    5   |
|       iii_mid2_reg_968      |    6   |
|         iii_reg_209         |    6   |
|   indvar_flatten42_reg_220  |    4   |
|   indvar_flatten56_reg_186  |   11   |
|   indvar_flatten82_reg_164  |   14   |
|    indvar_flatten_reg_242   |    4   |
|     input_addr_reg_1040     |   10   |
|     input_load_reg_1055     |   32   |
|          iv_reg_231         |    1   |
|  layer_2_bias_addr_reg_1085 |    5   |
|  layer_2_bias_load_reg_1100 |   32   |
|layer_2_weights_addr_reg_1045|    9   |
|layer_2_weights_load_reg_1060|   32   |
|         mul_reg_1075        |   32   |
|     output_addr_reg_981     |   14   |
|     output_load_reg_1001    |   32   |
|      p_mid128_reg_1006      |   10   |
|    select_ln71_2_reg_960    |    5   |
|     select_ln74_reg_1095    |   11   |
|    select_ln83_1_reg_1025   |    1   |
|    select_ln86_3_reg_1035   |    3   |
|    select_ln86_4_reg_1070   |    4   |
|     select_ln86_reg_1030    |    3   |
|          v_reg_253          |    3   |
|          vi_reg_264         |    3   |
|     zext_ln77_1_reg_996     |    9   |
|      zext_ln77_reg_991      |   64   |
+-----------------------------+--------+
|            Total            |   515  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_119    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_access_fu_132    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_access_fu_145    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_access_fu_158    |  p0  |   2  |   5  |   10   ||    9    |
| indvar_flatten56_reg_186 |  p0  |   2  |  11  |   22   ||    9    |
|        grp_fu_285        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_290        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_290        |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   290  ||  3.912  ||    72   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |  1069  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   515  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   863  |  1141  |
+-----------+--------+--------+--------+--------+
