// Seed: 3273030913
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  assign module_1.id_5 = 0;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_3;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    output uwire id_6,
    input tri1 id_7,
    output uwire id_8,
    input tri0 id_9,
    input wand id_10,
    output tri id_11,
    output tri1 id_12,
    output uwire id_13,
    input wire id_14,
    output wand id_15
);
  logic id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
