
C2_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000394  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000558  08000558  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000558  08000558  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000558  08000558  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000558  08000558  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000558  08000558  00001558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800055c  0800055c  0000155c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000560  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  08000564  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000564  00002020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000004dc  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000175  00000000  00000000  00002510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000060  00000000  00000000  00002688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000040  00000000  00000000  000026e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001521f  00000000  00000000  00002728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000559  00000000  00000000  00017947  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00076c28  00000000  00000000  00017ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0008eac8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000cc  00000000  00000000  0008eb0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0008ebd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000004 	.word	0x20000004
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000540 	.word	0x08000540

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000008 	.word	0x20000008
 8000200:	08000540 	.word	0x08000540

08000204 <main>:

/* Global variable */
uint8_t Percentage_DutyCycle_Change = 5;

int main(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b084      	sub	sp, #16
 8000208:	af00      	add	r7, sp, #0
    uint32_t PWM_Period = 1000, delay = 0, LC = 0;
 800020a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800020e:	607b      	str	r3, [r7, #4]
 8000210:	2300      	movs	r3, #0
 8000212:	60fb      	str	r3, [r7, #12]
 8000214:	2300      	movs	r3, #0
 8000216:	60bb      	str	r3, [r7, #8]

    /* Configure PC6 and PC8 for PWM */
    PC_PWM_Config(GPIOC, 6);   // PC6 -> TIM3_CH1
 8000218:	2106      	movs	r1, #6
 800021a:	4839      	ldr	r0, [pc, #228]	@ (8000300 <main+0xfc>)
 800021c:	f000 f878 	bl	8000310 <PC_PWM_Config>
    PC_PWM_Config(GPIOC, 8);   // PC8 -> TIM3_CH3
 8000220:	2108      	movs	r1, #8
 8000222:	4837      	ldr	r0, [pc, #220]	@ (8000300 <main+0xfc>)
 8000224:	f000 f874 	bl	8000310 <PC_PWM_Config>

    /* Configure Timer 3 */
    TIM3_Config();
 8000228:	f000 f8cc 	bl	80003c4 <TIM3_Config>

    /* Enable TIM3 counter */
    TIM3->CR1 |= (1 << 0);
 800022c:	4b35      	ldr	r3, [pc, #212]	@ (8000304 <main+0x100>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	4a34      	ldr	r2, [pc, #208]	@ (8000304 <main+0x100>)
 8000232:	f043 0301 	orr.w	r3, r3, #1
 8000236:	6013      	str	r3, [r2, #0]

    while (1)
    {
        /* Increase brightness */
        for (LC = 0; LC <= (100 / Percentage_DutyCycle_Change); LC++)
 8000238:	2300      	movs	r3, #0
 800023a:	60bb      	str	r3, [r7, #8]
 800023c:	e024      	b.n	8000288 <main+0x84>
        {
            TIM3_DutyCycle(PWM_Period, LC * Percentage_DutyCycle_Change, 1);
 800023e:	68bb      	ldr	r3, [r7, #8]
 8000240:	b2da      	uxtb	r2, r3
 8000242:	4b31      	ldr	r3, [pc, #196]	@ (8000308 <main+0x104>)
 8000244:	781b      	ldrb	r3, [r3, #0]
 8000246:	fb12 f303 	smulbb	r3, r2, r3
 800024a:	b2db      	uxtb	r3, r3
 800024c:	2201      	movs	r2, #1
 800024e:	4619      	mov	r1, r3
 8000250:	6878      	ldr	r0, [r7, #4]
 8000252:	f000 f8ef 	bl	8000434 <TIM3_DutyCycle>
            TIM3_DutyCycle(PWM_Period, LC * Percentage_DutyCycle_Change, 3);
 8000256:	68bb      	ldr	r3, [r7, #8]
 8000258:	b2da      	uxtb	r2, r3
 800025a:	4b2b      	ldr	r3, [pc, #172]	@ (8000308 <main+0x104>)
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	fb12 f303 	smulbb	r3, r2, r3
 8000262:	b2db      	uxtb	r3, r3
 8000264:	2203      	movs	r2, #3
 8000266:	4619      	mov	r1, r3
 8000268:	6878      	ldr	r0, [r7, #4]
 800026a:	f000 f8e3 	bl	8000434 <TIM3_DutyCycle>

            for (delay = 0; delay < 100000; delay++);
 800026e:	2300      	movs	r3, #0
 8000270:	60fb      	str	r3, [r7, #12]
 8000272:	e002      	b.n	800027a <main+0x76>
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	3301      	adds	r3, #1
 8000278:	60fb      	str	r3, [r7, #12]
 800027a:	68fb      	ldr	r3, [r7, #12]
 800027c:	4a23      	ldr	r2, [pc, #140]	@ (800030c <main+0x108>)
 800027e:	4293      	cmp	r3, r2
 8000280:	d9f8      	bls.n	8000274 <main+0x70>
        for (LC = 0; LC <= (100 / Percentage_DutyCycle_Change); LC++)
 8000282:	68bb      	ldr	r3, [r7, #8]
 8000284:	3301      	adds	r3, #1
 8000286:	60bb      	str	r3, [r7, #8]
 8000288:	4b1f      	ldr	r3, [pc, #124]	@ (8000308 <main+0x104>)
 800028a:	781b      	ldrb	r3, [r3, #0]
 800028c:	461a      	mov	r2, r3
 800028e:	2364      	movs	r3, #100	@ 0x64
 8000290:	fb93 f3f2 	sdiv	r3, r3, r2
 8000294:	461a      	mov	r2, r3
 8000296:	68bb      	ldr	r3, [r7, #8]
 8000298:	4293      	cmp	r3, r2
 800029a:	d9d0      	bls.n	800023e <main+0x3a>
        }

        /* Decrease brightness */
        for (LC = (100 / Percentage_DutyCycle_Change); LC > 0; LC--)
 800029c:	4b1a      	ldr	r3, [pc, #104]	@ (8000308 <main+0x104>)
 800029e:	781b      	ldrb	r3, [r3, #0]
 80002a0:	461a      	mov	r2, r3
 80002a2:	2364      	movs	r3, #100	@ 0x64
 80002a4:	fb93 f3f2 	sdiv	r3, r3, r2
 80002a8:	60bb      	str	r3, [r7, #8]
 80002aa:	e024      	b.n	80002f6 <main+0xf2>
        {
            TIM3_DutyCycle(PWM_Period, LC * Percentage_DutyCycle_Change, 1);
 80002ac:	68bb      	ldr	r3, [r7, #8]
 80002ae:	b2da      	uxtb	r2, r3
 80002b0:	4b15      	ldr	r3, [pc, #84]	@ (8000308 <main+0x104>)
 80002b2:	781b      	ldrb	r3, [r3, #0]
 80002b4:	fb12 f303 	smulbb	r3, r2, r3
 80002b8:	b2db      	uxtb	r3, r3
 80002ba:	2201      	movs	r2, #1
 80002bc:	4619      	mov	r1, r3
 80002be:	6878      	ldr	r0, [r7, #4]
 80002c0:	f000 f8b8 	bl	8000434 <TIM3_DutyCycle>
            TIM3_DutyCycle(PWM_Period, LC * Percentage_DutyCycle_Change, 3);
 80002c4:	68bb      	ldr	r3, [r7, #8]
 80002c6:	b2da      	uxtb	r2, r3
 80002c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000308 <main+0x104>)
 80002ca:	781b      	ldrb	r3, [r3, #0]
 80002cc:	fb12 f303 	smulbb	r3, r2, r3
 80002d0:	b2db      	uxtb	r3, r3
 80002d2:	2203      	movs	r2, #3
 80002d4:	4619      	mov	r1, r3
 80002d6:	6878      	ldr	r0, [r7, #4]
 80002d8:	f000 f8ac 	bl	8000434 <TIM3_DutyCycle>

            for (delay = 0; delay < 100000; delay++);
 80002dc:	2300      	movs	r3, #0
 80002de:	60fb      	str	r3, [r7, #12]
 80002e0:	e002      	b.n	80002e8 <main+0xe4>
 80002e2:	68fb      	ldr	r3, [r7, #12]
 80002e4:	3301      	adds	r3, #1
 80002e6:	60fb      	str	r3, [r7, #12]
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	4a08      	ldr	r2, [pc, #32]	@ (800030c <main+0x108>)
 80002ec:	4293      	cmp	r3, r2
 80002ee:	d9f8      	bls.n	80002e2 <main+0xde>
        for (LC = (100 / Percentage_DutyCycle_Change); LC > 0; LC--)
 80002f0:	68bb      	ldr	r3, [r7, #8]
 80002f2:	3b01      	subs	r3, #1
 80002f4:	60bb      	str	r3, [r7, #8]
 80002f6:	68bb      	ldr	r3, [r7, #8]
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d1d7      	bne.n	80002ac <main+0xa8>
        for (LC = 0; LC <= (100 / Percentage_DutyCycle_Change); LC++)
 80002fc:	e79c      	b.n	8000238 <main+0x34>
 80002fe:	bf00      	nop
 8000300:	40020800 	.word	0x40020800
 8000304:	40000400 	.word	0x40000400
 8000308:	20000000 	.word	0x20000000
 800030c:	0001869f 	.word	0x0001869f

08000310 <PC_PWM_Config>:
    }
}

/* GPIO Configuration for PC6 & PC8 */
void PC_PWM_Config(GPIO_TypeDef *GPIO, uint8_t PIN)
{
 8000310:	b480      	push	{r7}
 8000312:	b083      	sub	sp, #12
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
 8000318:	460b      	mov	r3, r1
 800031a:	70fb      	strb	r3, [r7, #3]
    /* Enable GPIOC clock */
    RCC->AHB1ENR |= (1 << 2);
 800031c:	4b28      	ldr	r3, [pc, #160]	@ (80003c0 <PC_PWM_Config+0xb0>)
 800031e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000320:	4a27      	ldr	r2, [pc, #156]	@ (80003c0 <PC_PWM_Config+0xb0>)
 8000322:	f043 0304 	orr.w	r3, r3, #4
 8000326:	6313      	str	r3, [r2, #48]	@ 0x30

    /* Set Alternate Function mode */
    GPIO->MODER &= ~(3U << (PIN * 2));
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	681a      	ldr	r2, [r3, #0]
 800032c:	78fb      	ldrb	r3, [r7, #3]
 800032e:	005b      	lsls	r3, r3, #1
 8000330:	2103      	movs	r1, #3
 8000332:	fa01 f303 	lsl.w	r3, r1, r3
 8000336:	43db      	mvns	r3, r3
 8000338:	401a      	ands	r2, r3
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	601a      	str	r2, [r3, #0]
    GPIO->MODER |=  (2U << (PIN * 2));
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	681a      	ldr	r2, [r3, #0]
 8000342:	78fb      	ldrb	r3, [r7, #3]
 8000344:	005b      	lsls	r3, r3, #1
 8000346:	2102      	movs	r1, #2
 8000348:	fa01 f303 	lsl.w	r3, r1, r3
 800034c:	431a      	orrs	r2, r3
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	601a      	str	r2, [r3, #0]

    /* Select AF2 (TIM3) */
    if (PIN < 8)
 8000352:	78fb      	ldrb	r3, [r7, #3]
 8000354:	2b07      	cmp	r3, #7
 8000356:	d815      	bhi.n	8000384 <PC_PWM_Config+0x74>
    {
        GPIO->AFR[0] &= ~(0xFU << (PIN * 4));
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	6a1a      	ldr	r2, [r3, #32]
 800035c:	78fb      	ldrb	r3, [r7, #3]
 800035e:	009b      	lsls	r3, r3, #2
 8000360:	210f      	movs	r1, #15
 8000362:	fa01 f303 	lsl.w	r3, r1, r3
 8000366:	43db      	mvns	r3, r3
 8000368:	401a      	ands	r2, r3
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	621a      	str	r2, [r3, #32]
        GPIO->AFR[0] |=  (2U   << (PIN * 4));
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	6a1a      	ldr	r2, [r3, #32]
 8000372:	78fb      	ldrb	r3, [r7, #3]
 8000374:	009b      	lsls	r3, r3, #2
 8000376:	2102      	movs	r1, #2
 8000378:	fa01 f303 	lsl.w	r3, r1, r3
 800037c:	431a      	orrs	r2, r3
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	621a      	str	r2, [r3, #32]
    else
    {
        GPIO->AFR[1] &= ~(0xFU << ((PIN - 8) * 4));
        GPIO->AFR[1] |=  (2U   << ((PIN - 8) * 4));
    }
}
 8000382:	e016      	b.n	80003b2 <PC_PWM_Config+0xa2>
        GPIO->AFR[1] &= ~(0xFU << ((PIN - 8) * 4));
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000388:	78fb      	ldrb	r3, [r7, #3]
 800038a:	3b08      	subs	r3, #8
 800038c:	009b      	lsls	r3, r3, #2
 800038e:	210f      	movs	r1, #15
 8000390:	fa01 f303 	lsl.w	r3, r1, r3
 8000394:	43db      	mvns	r3, r3
 8000396:	401a      	ands	r2, r3
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	625a      	str	r2, [r3, #36]	@ 0x24
        GPIO->AFR[1] |=  (2U   << ((PIN - 8) * 4));
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80003a0:	78fb      	ldrb	r3, [r7, #3]
 80003a2:	3b08      	subs	r3, #8
 80003a4:	009b      	lsls	r3, r3, #2
 80003a6:	2102      	movs	r1, #2
 80003a8:	fa01 f303 	lsl.w	r3, r1, r3
 80003ac:	431a      	orrs	r2, r3
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80003b2:	bf00      	nop
 80003b4:	370c      	adds	r7, #12
 80003b6:	46bd      	mov	sp, r7
 80003b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop
 80003c0:	40023800 	.word	0x40023800

080003c4 <TIM3_Config>:

/* TIM3 Configuration for PWM */
void TIM3_Config(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0
    /* Enable TIM3 clock */
    RCC->APB1ENR |= (1 << 1);
 80003c8:	4b18      	ldr	r3, [pc, #96]	@ (800042c <TIM3_Config+0x68>)
 80003ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80003cc:	4a17      	ldr	r2, [pc, #92]	@ (800042c <TIM3_Config+0x68>)
 80003ce:	f043 0302 	orr.w	r3, r3, #2
 80003d2:	6413      	str	r3, [r2, #64]	@ 0x40

    TIM3->PSC = 0;
 80003d4:	4b16      	ldr	r3, [pc, #88]	@ (8000430 <TIM3_Config+0x6c>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* PWM mode for CH1 */
    TIM3->CCMR1 |= (1 << 3);        // preload enable
 80003da:	4b15      	ldr	r3, [pc, #84]	@ (8000430 <TIM3_Config+0x6c>)
 80003dc:	699b      	ldr	r3, [r3, #24]
 80003de:	4a14      	ldr	r2, [pc, #80]	@ (8000430 <TIM3_Config+0x6c>)
 80003e0:	f043 0308 	orr.w	r3, r3, #8
 80003e4:	6193      	str	r3, [r2, #24]
    TIM3->CCMR1 |= (6 << 4);        // PWM mode 1
 80003e6:	4b12      	ldr	r3, [pc, #72]	@ (8000430 <TIM3_Config+0x6c>)
 80003e8:	699b      	ldr	r3, [r3, #24]
 80003ea:	4a11      	ldr	r2, [pc, #68]	@ (8000430 <TIM3_Config+0x6c>)
 80003ec:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80003f0:	6193      	str	r3, [r2, #24]

    /* PWM mode for CH3 */
    TIM3->CCMR2 |= (1 << 3);
 80003f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000430 <TIM3_Config+0x6c>)
 80003f4:	69db      	ldr	r3, [r3, #28]
 80003f6:	4a0e      	ldr	r2, [pc, #56]	@ (8000430 <TIM3_Config+0x6c>)
 80003f8:	f043 0308 	orr.w	r3, r3, #8
 80003fc:	61d3      	str	r3, [r2, #28]
    TIM3->CCMR2 |= (6 << 4);
 80003fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000430 <TIM3_Config+0x6c>)
 8000400:	69db      	ldr	r3, [r3, #28]
 8000402:	4a0b      	ldr	r2, [pc, #44]	@ (8000430 <TIM3_Config+0x6c>)
 8000404:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000408:	61d3      	str	r3, [r2, #28]

    /* Enable outputs */
    TIM3->CCER |= (1 << 0);   // CH1
 800040a:	4b09      	ldr	r3, [pc, #36]	@ (8000430 <TIM3_Config+0x6c>)
 800040c:	6a1b      	ldr	r3, [r3, #32]
 800040e:	4a08      	ldr	r2, [pc, #32]	@ (8000430 <TIM3_Config+0x6c>)
 8000410:	f043 0301 	orr.w	r3, r3, #1
 8000414:	6213      	str	r3, [r2, #32]
    TIM3->CCER |= (1 << 8);   // CH3
 8000416:	4b06      	ldr	r3, [pc, #24]	@ (8000430 <TIM3_Config+0x6c>)
 8000418:	6a1b      	ldr	r3, [r3, #32]
 800041a:	4a05      	ldr	r2, [pc, #20]	@ (8000430 <TIM3_Config+0x6c>)
 800041c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000420:	6213      	str	r3, [r2, #32]
}
 8000422:	bf00      	nop
 8000424:	46bd      	mov	sp, r7
 8000426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042a:	4770      	bx	lr
 800042c:	40023800 	.word	0x40023800
 8000430:	40000400 	.word	0x40000400

08000434 <TIM3_DutyCycle>:

/* Duty cycle control */
void TIM3_DutyCycle(uint32_t count, uint8_t DutyCycle, uint8_t channel)
{
 8000434:	b480      	push	{r7}
 8000436:	b083      	sub	sp, #12
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
 800043c:	460b      	mov	r3, r1
 800043e:	70fb      	strb	r3, [r7, #3]
 8000440:	4613      	mov	r3, r2
 8000442:	70bb      	strb	r3, [r7, #2]
    TIM3->ARR = 16000000U / count;
 8000444:	4a14      	ldr	r2, [pc, #80]	@ (8000498 <TIM3_DutyCycle+0x64>)
 8000446:	4915      	ldr	r1, [pc, #84]	@ (800049c <TIM3_DutyCycle+0x68>)
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	fbb1 f3f3 	udiv	r3, r1, r3
 800044e:	62d3      	str	r3, [r2, #44]	@ 0x2c

    if (channel == 1)
 8000450:	78bb      	ldrb	r3, [r7, #2]
 8000452:	2b01      	cmp	r3, #1
 8000454:	d10b      	bne.n	800046e <TIM3_DutyCycle+0x3a>
    {
        TIM3->CCR1 = (DutyCycle * TIM3->ARR) / 100;
 8000456:	78fb      	ldrb	r3, [r7, #3]
 8000458:	4a0f      	ldr	r2, [pc, #60]	@ (8000498 <TIM3_DutyCycle+0x64>)
 800045a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800045c:	fb02 f303 	mul.w	r3, r2, r3
 8000460:	4a0d      	ldr	r2, [pc, #52]	@ (8000498 <TIM3_DutyCycle+0x64>)
 8000462:	490f      	ldr	r1, [pc, #60]	@ (80004a0 <TIM3_DutyCycle+0x6c>)
 8000464:	fba1 1303 	umull	r1, r3, r1, r3
 8000468:	095b      	lsrs	r3, r3, #5
 800046a:	6353      	str	r3, [r2, #52]	@ 0x34
    }
    else if (channel == 3)
    {
        TIM3->CCR3 = (DutyCycle * TIM3->ARR) / 100;
    }
}
 800046c:	e00d      	b.n	800048a <TIM3_DutyCycle+0x56>
    else if (channel == 3)
 800046e:	78bb      	ldrb	r3, [r7, #2]
 8000470:	2b03      	cmp	r3, #3
 8000472:	d10a      	bne.n	800048a <TIM3_DutyCycle+0x56>
        TIM3->CCR3 = (DutyCycle * TIM3->ARR) / 100;
 8000474:	78fb      	ldrb	r3, [r7, #3]
 8000476:	4a08      	ldr	r2, [pc, #32]	@ (8000498 <TIM3_DutyCycle+0x64>)
 8000478:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800047a:	fb02 f303 	mul.w	r3, r2, r3
 800047e:	4a06      	ldr	r2, [pc, #24]	@ (8000498 <TIM3_DutyCycle+0x64>)
 8000480:	4907      	ldr	r1, [pc, #28]	@ (80004a0 <TIM3_DutyCycle+0x6c>)
 8000482:	fba1 1303 	umull	r1, r3, r1, r3
 8000486:	095b      	lsrs	r3, r3, #5
 8000488:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800048a:	bf00      	nop
 800048c:	370c      	adds	r7, #12
 800048e:	46bd      	mov	sp, r7
 8000490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000494:	4770      	bx	lr
 8000496:	bf00      	nop
 8000498:	40000400 	.word	0x40000400
 800049c:	00f42400 	.word	0x00f42400
 80004a0:	51eb851f 	.word	0x51eb851f

080004a4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80004a4:	480d      	ldr	r0, [pc, #52]	@ (80004dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80004a6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80004a8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004ac:	480c      	ldr	r0, [pc, #48]	@ (80004e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80004ae:	490d      	ldr	r1, [pc, #52]	@ (80004e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004b0:	4a0d      	ldr	r2, [pc, #52]	@ (80004e8 <LoopForever+0xe>)
  movs r3, #0
 80004b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004b4:	e002      	b.n	80004bc <LoopCopyDataInit>

080004b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004ba:	3304      	adds	r3, #4

080004bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004c0:	d3f9      	bcc.n	80004b6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004c2:	4a0a      	ldr	r2, [pc, #40]	@ (80004ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80004c4:	4c0a      	ldr	r4, [pc, #40]	@ (80004f0 <LoopForever+0x16>)
  movs r3, #0
 80004c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004c8:	e001      	b.n	80004ce <LoopFillZerobss>

080004ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004cc:	3204      	adds	r2, #4

080004ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004d0:	d3fb      	bcc.n	80004ca <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80004d2:	f000 f811 	bl	80004f8 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80004d6:	f7ff fe95 	bl	8000204 <main>

080004da <LoopForever>:

LoopForever:
  b LoopForever
 80004da:	e7fe      	b.n	80004da <LoopForever>
  ldr   r0, =_estack
 80004dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80004e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004e4:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80004e8:	08000560 	.word	0x08000560
  ldr r2, =_sbss
 80004ec:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80004f0:	20000020 	.word	0x20000020

080004f4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004f4:	e7fe      	b.n	80004f4 <ADC_IRQHandler>
	...

080004f8 <__libc_init_array>:
 80004f8:	b570      	push	{r4, r5, r6, lr}
 80004fa:	4d0d      	ldr	r5, [pc, #52]	@ (8000530 <__libc_init_array+0x38>)
 80004fc:	4c0d      	ldr	r4, [pc, #52]	@ (8000534 <__libc_init_array+0x3c>)
 80004fe:	1b64      	subs	r4, r4, r5
 8000500:	10a4      	asrs	r4, r4, #2
 8000502:	2600      	movs	r6, #0
 8000504:	42a6      	cmp	r6, r4
 8000506:	d109      	bne.n	800051c <__libc_init_array+0x24>
 8000508:	4d0b      	ldr	r5, [pc, #44]	@ (8000538 <__libc_init_array+0x40>)
 800050a:	4c0c      	ldr	r4, [pc, #48]	@ (800053c <__libc_init_array+0x44>)
 800050c:	f000 f818 	bl	8000540 <_init>
 8000510:	1b64      	subs	r4, r4, r5
 8000512:	10a4      	asrs	r4, r4, #2
 8000514:	2600      	movs	r6, #0
 8000516:	42a6      	cmp	r6, r4
 8000518:	d105      	bne.n	8000526 <__libc_init_array+0x2e>
 800051a:	bd70      	pop	{r4, r5, r6, pc}
 800051c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000520:	4798      	blx	r3
 8000522:	3601      	adds	r6, #1
 8000524:	e7ee      	b.n	8000504 <__libc_init_array+0xc>
 8000526:	f855 3b04 	ldr.w	r3, [r5], #4
 800052a:	4798      	blx	r3
 800052c:	3601      	adds	r6, #1
 800052e:	e7f2      	b.n	8000516 <__libc_init_array+0x1e>
 8000530:	08000558 	.word	0x08000558
 8000534:	08000558 	.word	0x08000558
 8000538:	08000558 	.word	0x08000558
 800053c:	0800055c 	.word	0x0800055c

08000540 <_init>:
 8000540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000542:	bf00      	nop
 8000544:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000546:	bc08      	pop	{r3}
 8000548:	469e      	mov	lr, r3
 800054a:	4770      	bx	lr

0800054c <_fini>:
 800054c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800054e:	bf00      	nop
 8000550:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000552:	bc08      	pop	{r3}
 8000554:	469e      	mov	lr, r3
 8000556:	4770      	bx	lr
