Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Semestre_9\Sistemas_Digitales_Avanzados\sisdig_final\Final_Project_Videogame\VGA_DISPLAY.vhd" into library work
Parsing entity <VGA_DISPLAY>.
Parsing architecture <Behavioral> of entity <vga_display>.
Parsing VHDL file "D:\Semestre_9\Sistemas_Digitales_Avanzados\sisdig_final\Final_Project_Videogame\VGA.vhd" into library work
Parsing entity <VGA>.
Parsing architecture <Behavioral> of entity <vga>.
Parsing VHDL file "D:\Semestre_9\Sistemas_Digitales_Avanzados\sisdig_final\Final_Project_Videogame\freqDivider60.vhd" into library work
Parsing entity <freqDivider60>.
Parsing architecture <Behavioral> of entity <freqdivider60>.
Parsing VHDL file "D:\Semestre_9\Sistemas_Digitales_Avanzados\sisdig_final\Final_Project_Videogame\Top.vhd" into library work
Parsing entity <Top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Top> (architecture <Behavioral>) from library <work>.

Elaborating entity <VGA> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "D:\Semestre_9\Sistemas_Digitales_Avanzados\sisdig_final\Final_Project_Videogame\VGA.vhd" Line 164. Case statement is complete. others clause is never selected

Elaborating entity <VGA_DISPLAY> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <freqDivider60> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "D:\Semestre_9\Sistemas_Digitales_Avanzados\sisdig_final\Final_Project_Videogame\Top.vhd".
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <VGA>.
    Related source file is "D:\Semestre_9\Sistemas_Digitales_Avanzados\sisdig_final\Final_Project_Videogame\VGA.vhd".
        MX_HS = 800
        MX_VS = 521
    Found 1-bit register for signal <En_25>.
    Found 2-bit register for signal <pr_state>.
    Found 2-bit register for signal <FreqDiv.Count>.
    Found 10-bit register for signal <CuentaH>.
    Found 10-bit register for signal <CuentaV>.
    Found finite state machine <FSM_0> for signal <pr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | al_hs                                          |
    | Power Up State     | al_hs                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <FreqDiv.Count[1]_GND_7_o_add_4_OUT> created at line 92.
    Found 10-bit adder for signal <CuentaH[9]_GND_7_o_add_8_OUT> created at line 113.
    Found 10-bit adder for signal <CuentaV[9]_GND_7_o_add_14_OUT> created at line 125.
    Found 10-bit subtractor for signal <X> created at line 35.
    Found 10-bit subtractor for signal <Y> created at line 36.
    Found 10-bit comparator lessequal for signal <n0003> created at line 79
    Found 10-bit comparator equal for signal <Tiempo[9]_CuentaH[9]_equal_8_o> created at line 109
    Found 10-bit comparator lessequal for signal <n0030> created at line 169
    Found 10-bit comparator lessequal for signal <n0032> created at line 169
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <VGA> synthesized.

Synthesizing Unit <VGA_DISPLAY>.
    Related source file is "D:\Semestre_9\Sistemas_Digitales_Avanzados\sisdig_final\Final_Project_Videogame\VGA_DISPLAY.vhd".
        n = 14
        m = 8
    Found 10-bit register for signal <offsetXP>.
    Found 10-bit register for signal <xButton>.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_17_OUT> created at line 2167.
    Found 11-bit subtractor for signal <GND_8_o_GND_8_o_sub_19_OUT> created at line 2167.
    Found 17-bit adder for signal <SuperAddressP> created at line 2132.
    Found 10-bit adder for signal <xButton[9]_GND_8_o_add_8_OUT> created at line 2153.
    Found 10-bit subtractor for signal <GND_8_o_GND_8_o_sub_1_OUT<9:0>> created at line 2132.
    Found 10-bit subtractor for signal <GND_8_o_GND_8_o_sub_2_OUT<9:0>> created at line 2132.
    Found 10-bit subtractor for signal <GND_8_o_GND_8_o_sub_7_OUT<9:0>> created at line 2150.
    Found 16384x8-bit Read Only RAM for signal <AddressChar[13]_GND_8_o_wide_mux_21_OUT>
    Found 10-bit comparator greater for signal <GND_8_o_xButton[9]_LessThan_6_o> created at line 2148
    Found 10-bit comparator greater for signal <xButton[9]_PWR_9_o_LessThan_8_o> created at line 2151
    Found 11-bit comparator lessequal for signal <n0026> created at line 2167
    Found 11-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_20_o> created at line 2167
    Found 10-bit comparator greater for signal <GND_8_o_Yin[9]_LessThan_21_o> created at line 2167
    Summary:
	inferred   1 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <VGA_DISPLAY> synthesized.

Synthesizing Unit <freqDivider60>.
    Related source file is "D:\Semestre_9\Sistemas_Digitales_Avanzados\sisdig_final\Final_Project_Videogame\freqDivider60.vhd".
    Found 20-bit register for signal <Count100M>.
    Found 1-bit register for signal <enable60>.
    Found 20-bit adder for signal <Count100M[19]_GND_20_o_add_1_OUT> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <freqDivider60> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16384x8-bit single-port Read Only RAM                 : 1
# Adders/Subtractors                                   : 12
 10-bit adder                                          : 2
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 4
 11-bit subtractor                                     : 2
 17-bit adder                                          : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 1
# Registers                                            : 8
 1-bit register                                        : 2
 10-bit register                                       : 4
 2-bit register                                        : 1
 20-bit register                                       : 1
# Comparators                                          : 9
 10-bit comparator equal                               : 1
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 3
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 1
# Multiplexers                                         : 3
 20-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Top>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <C02/Mram_AddressChar[13]_GND_8_o_wide_mux_21_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 8-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <C02/SuperAddressP> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Top> synthesized (advanced).

Synthesizing (advanced) Unit <VGA>.
The following registers are absorbed into counter <FreqDiv.Count>: 1 register on signal <FreqDiv.Count>.
The following registers are absorbed into counter <CuentaH>: 1 register on signal <CuentaH>.
The following registers are absorbed into counter <CuentaV>: 1 register on signal <CuentaV>.
Unit <VGA> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_DISPLAY>.
The following registers are absorbed into counter <xButton>: 1 register on signal <xButton>.
Unit <VGA_DISPLAY> synthesized (advanced).

Synthesizing (advanced) Unit <freqDivider60>.
The following registers are absorbed into counter <Count100M>: 1 register on signal <Count100M>.
Unit <freqDivider60> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16384x8-bit single-port distributed Read Only RAM     : 1
# Adders/Subtractors                                   : 8
 10-bit subtractor                                     : 3
 11-bit subtractor                                     : 2
 14-bit adder                                          : 1
 2-bit adder                                           : 1
 7-bit subtractor                                      : 1
# Counters                                             : 5
 10-bit up counter                                     : 2
 10-bit updown counter                                 : 1
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 9
 10-bit comparator equal                               : 1
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 3
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 1
# Multiplexers                                         : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <pr_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 al_hs | 00
 fp_hs | 01
 pu_hs | 10
 bp_hs | 11
-------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    C02/xButton_8 in unit <Top>


Optimizing unit <Top> ...
INFO:Xst:2261 - The FF/Latch <C01/FreqDiv.Count_0> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <C03/Count100M_0> 
INFO:Xst:2261 - The FF/Latch <C01/FreqDiv.Count_1> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <C03/Count100M_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 16.
WARNING:Xst:1426 - The value init of the FF/Latch C02/xButton_8_LD hinder the constant cleaning in the block Top.
   You should achieve better results by setting this init to 1.
FlipFlop C02/xButton_0 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1368
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 38
#      LUT2                        : 82
#      LUT3                        : 62
#      LUT4                        : 133
#      LUT5                        : 266
#      LUT6                        : 611
#      MUXCY                       : 63
#      MUXF7                       : 48
#      VCC                         : 1
#      XORCY                       : 58
# FlipFlops/Latches                : 68
#      FD                          : 20
#      FDC                         : 23
#      FDCE                        : 20
#      FDE                         : 2
#      FDPE                        : 2
#      LD                          : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 3
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              68  out of  18224     0%  
 Number of Slice LUTs:                 1197  out of   9112    13%  
    Number used as Logic:              1197  out of   9112    13%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1203
   Number with an unused Flip Flop:    1135  out of   1203    94%  
   Number with an unused LUT:             6  out of   1203     0%  
   Number of fully used LUT-FF pairs:    62  out of   1203     5%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  14  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 67    |
Rst                                | IBUF+BUFG              | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.033ns (Maximum Frequency: 247.936MHz)
   Minimum input arrival time before clock: 5.316ns
   Maximum output required time after clock: 26.343ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 4.033ns (frequency: 247.936MHz)
  Total number of paths / destination ports: 2489 / 90
-------------------------------------------------------------------------
Delay:               4.033ns (Levels of Logic = 3)
  Source:            C01/CuentaH_5 (FF)
  Destination:       C01/CuentaV_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: C01/CuentaH_5 to C01/CuentaV_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   1.109  C01/CuentaH_5 (C01/CuentaH_5)
     LUT6:I0->O            3   0.203   0.879  C01/Tiempo[9]_CuentaH[9]_equal_8_o102 (C01/Tiempo[9]_CuentaH[9]_equal_8_o101)
     LUT5:I2->O           11   0.205   0.883  C01/Tiempo[9]_CuentaH[9]_equal_8_o104 (C01/Tiempo[9]_CuentaH[9]_equal_8_o)
     LUT6:I5->O            1   0.205   0.000  C01/CuentaV_0_glue_set (C01/CuentaV_0_glue_set)
     FD:D                      0.102          C01/CuentaV_0
    ----------------------------------------
    Total                      4.033ns (1.162ns logic, 2.871ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 211 / 89
-------------------------------------------------------------------------
Offset:              5.316ns (Levels of Logic = 4)
  Source:            Rst (PAD)
  Destination:       C01/CuentaH_1 (FF)
  Destination Clock: Clk rising

  Data Path: Rst to C01/CuentaH_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            61   1.222   1.725  Rst_IBUF (Rst_IBUF)
     LUT2:I0->O            1   0.203   0.827  C01/Tiempo[9]_CuentaH[9]_equal_8_o104_SW0 (N36)
     LUT6:I2->O            9   0.203   0.830  C01/_n007811 (C01/_n00781)
     LUT5:I4->O            1   0.205   0.000  C01/CuentaH_1_rstpot (C01/CuentaH_1_rstpot)
     FD:D                      0.102          C01/CuentaH_1
    ----------------------------------------
    Total                      5.316ns (1.935ns logic, 3.381ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 4099802 / 10
-------------------------------------------------------------------------
Offset:              26.343ns (Levels of Logic = 24)
  Source:            C01/CuentaH_0 (FF)
  Destination:       Green<2> (PAD)
  Source Clock:      Clk rising

  Data Path: C01/CuentaH_0 to Green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.447   1.326  C01/CuentaH_0 (C01/CuentaH_0)
     LUT6:I1->O            8   0.203   0.803  C01/Msub_X_cy<5>11 (C01/Msub_X_cy<5>)
     LUT2:I1->O            4   0.205   0.683  C01/Msub_X_xor<6>11 (X_emb<6>)
     MUXCY:DI->O           1   0.145   0.000  C02/Msub_GND_8_o_GND_8_o_sub_1_OUT<9:0>_cy<6> (C02/Msub_GND_8_o_GND_8_o_sub_1_OUT<9:0>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  C02/Msub_GND_8_o_GND_8_o_sub_1_OUT<9:0>_cy<7> (C02/Msub_GND_8_o_GND_8_o_sub_1_OUT<9:0>_cy<7>)
     MUXCY:CI->O           0   0.019   0.000  C02/Msub_GND_8_o_GND_8_o_sub_1_OUT<9:0>_cy<8> (C02/Msub_GND_8_o_GND_8_o_sub_1_OUT<9:0>_cy<8>)
     XORCY:CI->O           2   0.180   0.981  C02/Msub_GND_8_o_GND_8_o_sub_1_OUT<9:0>_xor<9> (C02/GND_8_o_GND_8_o_sub_1_OUT<9>)
     LUT6:I0->O          350   0.203   2.440  C02/Madd_SuperAddressP_Madd_xor<9>11 (C02/SuperAddressP<9>)
     LUT6:I0->O            1   0.203   0.924  C02/Mram_AddressChar[13]_GND_8_o_wide_mux_21_OUT417112 (C02/Mram_AddressChar[13]_GND_8_o_wide_mux_21_OUT417111)
     LUT6:I1->O            1   0.203   0.580  C02/Mram_AddressChar[13]_GND_8_o_wide_mux_21_OUT417113 (C02/Mram_AddressChar[13]_GND_8_o_wide_mux_21_OUT417112)
     LUT6:I5->O            1   0.205   0.000  C02/Mram_AddressChar[13]_GND_8_o_wide_mux_21_OUT4171111_G (N851)
     MUXF7:I1->O          10   0.140   1.085  C02/Mram_AddressChar[13]_GND_8_o_wide_mux_21_OUT4171111 (C02/Mram_AddressChar[13]_GND_8_o_wide_mux_21_OUT4171)
     LUT4:I1->O            1   0.205   0.944  SF11431 (SF1143)
     LUT6:I0->O            1   0.203   0.924  SF126915 (C02/Mram_AddressChar[13]_GND_8_o_wide_mux_21_OUT67812384)
     LUT6:I1->O            1   0.203   0.827  SF126917 (C02/Mram_AddressChar[13]_GND_8_o_wide_mux_21_OUT67812386)
     LUT4:I0->O            1   0.203   0.684  SF126918_SW0 (N632)
     LUT6:I4->O            2   0.203   0.961  SF126918 (C02/Mram_AddressChar[13]_GND_8_o_wide_mux_21_OUT67812387)
     LUT5:I0->O            6   0.203   0.992  SF126942 (C02/Mram_AddressChar[13]_GND_8_o_wide_mux_21_OUT678123111)
     LUT5:I1->O            1   0.203   0.944  C02/Mram_AddressChar[13]_GND_8_o_wide_mux_21_OUT417123216_SW1 (N774)
     LUT6:I0->O            1   0.203   0.944  C02/Mram_AddressChar[13]_GND_8_o_wide_mux_21_OUT417123216 (C02/Mram_AddressChar[13]_GND_8_o_wide_mux_21_OUT417123215)
     LUT6:I0->O            1   0.203   0.808  C02/Mram_AddressChar[13]_GND_8_o_wide_mux_21_OUT417123217 (C02/Mram_AddressChar[13]_GND_8_o_wide_mux_21_OUT417123216)
     LUT6:I3->O            1   0.205   0.808  C02/Mram_AddressChar[13]_GND_8_o_wide_mux_21_OUT417123221 (C02/Mram_AddressChar[13]_GND_8_o_wide_mux_21_OUT417123220)
     LUT6:I3->O            1   0.205   0.924  C02/Mram_AddressChar[13]_GND_8_o_wide_mux_21_OUT417123222 (C02/AddressChar[13]_GND_8_o_wide_mux_21_OUT<4>)
     LUT5:I0->O            1   0.203   0.579  C02/Mmux_Color51 (Green_2_OBUF)
     OBUF:I->O                 2.571          Green_2_OBUF (Green<2>)
    ----------------------------------------
    Total                     26.343ns (7.185ns logic, 19.158ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Rst'
  Total number of paths / destination ports: 48 / 8
-------------------------------------------------------------------------
Offset:              8.429ns (Levels of Logic = 5)
  Source:            C02/xButton_8_LD (LATCH)
  Destination:       Red<2> (PAD)
  Source Clock:      Rst falling

  Data Path: C02/xButton_8_LD to Red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.879  C02/xButton_8_LD (C02/xButton_8_LD)
     LUT3:I0->O           17   0.205   1.132  C02/xButton_81 (C02/xButton_8)
     LUT5:I3->O            1   0.203   0.924  C02/Msub_GND_8_o_GND_8_o_sub_17_OUT_xor<9>11 (C02/GND_8_o_GND_8_o_sub_17_OUT<9>)
     LUT6:I1->O            8   0.203   1.031  C02/Mcompar_GND_8_o_GND_8_o_LessThan_18_o_cy<4> (C02/GND_8_o_GND_8_o_LessThan_18_o)
     LUT5:I2->O            1   0.205   0.579  C02/Mmux_Color81 (Red_2_OBUF)
     OBUF:I->O                 2.571          Red_2_OBUF (Red<2>)
    ----------------------------------------
    Total                      8.429ns (3.885ns logic, 4.544ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.033|         |         |         |
Rst            |         |    4.095|         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.83 secs
 
--> 

Total memory usage is 4583552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    4 (   0 filtered)

