

================================================================
== Vitis HLS Report for 'mac_Pipeline_VITIS_LOOP_242_2'
================================================================
* Date:           Tue Apr 15 09:07:42 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.839 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_242_2  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       37|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       73|    -|
|Register             |        -|     -|       11|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       11|      110|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln242_fu_94_p2                |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_67                   |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |tmp_nbreadreq_fu_44_p3            |       and|   0|  0|   2|           1|           0|
    |icmp_ln242_fu_88_p2               |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  37|          19|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_ii      |   9|          2|    4|          8|
    |ii_2_fu_40               |   9|          2|    4|          8|
    |z_u_local_address0       |  14|          3|    3|          9|
    |z_u_local_d0             |  14|          3|   32|         96|
    |z_u_stream_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|   46|        127|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |ii_2_fu_40               |  4|   0|    4|          0|
    |ii_reg_122               |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mac_Pipeline_VITIS_LOOP_242_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mac_Pipeline_VITIS_LOOP_242_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mac_Pipeline_VITIS_LOOP_242_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mac_Pipeline_VITIS_LOOP_242_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mac_Pipeline_VITIS_LOOP_242_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mac_Pipeline_VITIS_LOOP_242_2|  return value|
|ap_ext_blocking_n   |  out|    1|  ap_ctrl_hs|  mac_Pipeline_VITIS_LOOP_242_2|  return value|
|ap_str_blocking_n   |  out|    1|  ap_ctrl_hs|  mac_Pipeline_VITIS_LOOP_242_2|  return value|
|ap_int_blocking_n   |  out|    1|  ap_ctrl_hs|  mac_Pipeline_VITIS_LOOP_242_2|  return value|
|z_u_stream_dout     |   in|   32|     ap_fifo|                     z_u_stream|       pointer|
|z_u_stream_empty_n  |   in|    1|     ap_fifo|                     z_u_stream|       pointer|
|z_u_stream_read     |  out|    1|     ap_fifo|                     z_u_stream|       pointer|
|z_u_local_address0  |  out|    3|   ap_memory|                      z_u_local|         array|
|z_u_local_ce0       |  out|    1|   ap_memory|                      z_u_local|         array|
|z_u_local_we0       |  out|    1|   ap_memory|                      z_u_local|         array|
|z_u_local_d0        |  out|   32|   ap_memory|                      z_u_local|         array|
+--------------------+-----+-----+------------+-------------------------------+--------------+

