[2025-09-16 17:36:00] START suite=gap trace=cc-13
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/cc-13.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2565555 heartbeat IPC: 3.898 cumulative IPC: 3.898 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4820321 heartbeat IPC: 4.435 cumulative IPC: 4.149 (Simulation time: 00 hr 00 min 58 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4820321 cumulative IPC: 4.149 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4820321 cumulative IPC: 4.149 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 38100965 heartbeat IPC: 0.3005 cumulative IPC: 0.3005 (Simulation time: 00 hr 04 min 04 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 70815888 heartbeat IPC: 0.3057 cumulative IPC: 0.3031 (Simulation time: 00 hr 06 min 57 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 103613238 heartbeat IPC: 0.3049 cumulative IPC: 0.3037 (Simulation time: 00 hr 09 min 41 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 137750463 heartbeat IPC: 0.2929 cumulative IPC: 0.3009 (Simulation time: 00 hr 12 min 42 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 170132891 heartbeat IPC: 0.3088 cumulative IPC: 0.3025 (Simulation time: 00 hr 15 min 13 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 202364681 heartbeat IPC: 0.3103 cumulative IPC: 0.3037 (Simulation time: 00 hr 17 min 52 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 235222186 heartbeat IPC: 0.3043 cumulative IPC: 0.3038 (Simulation time: 00 hr 20 min 31 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 266747590 heartbeat IPC: 0.3172 cumulative IPC: 0.3054 (Simulation time: 00 hr 23 min 13 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 297782960 heartbeat IPC: 0.3222 cumulative IPC: 0.3072 (Simulation time: 00 hr 26 min 02 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 323762179 cumulative IPC: 0.3089 (Simulation time: 00 hr 28 min 50 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 323762179 cumulative IPC: 0.3089 (Simulation time: 00 hr 28 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/cc-13.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.3089 instructions: 100000003 cycles: 323762179
CPU 0 Branch Prediction Accuracy: 87.72% MPKI: 24.88 Average ROB Occupancy at Mispredict: 20.23
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 24.88
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 7596767
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 386.7427
REPLAY_LOAD: 215.60487
NON_REPLAY_LOAD: 30.8651

== Total ==
ADDR_TRANS: 145802
REPLAY_LOAD: 115133
NON_REPLAY_LOAD: 7335832

== Counts ==
ADDR_TRANS: 377
REPLAY_LOAD: 534
NON_REPLAY_LOAD: 237674

cpu0->cpu0_STLB TOTAL        ACCESS:    4972891 HIT:    4965460 MISS:       7431 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    4972891 HIT:    4965460 MISS:       7431 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 539.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7779837 HIT:    2502857 MISS:    5276980 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7539144 HIT:    2270964 MISS:    5268180 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     226208 HIT:     226131 MISS:         77 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      14485 HIT:       5762 MISS:       8723 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 70.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1156051 HIT:    1156051 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1156051 HIT:    1156051 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27242844 HIT:   18180616 MISS:    9062228 MSHR_MERGE:    1508599
cpu0->cpu0_L1D LOAD         ACCESS:   26952445 HIT:   17904702 MISS:    9047743 MSHR_MERGE:    1508599
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:     275522 HIT:     275522 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      14877 HIT:        392 MISS:      14485 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 59.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1156043 HIT:    1156043 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1156043 HIT:    1156043 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27227955 HIT:   21444048 MISS:    5783907 MSHR_MERGE:     811016
cpu0->cpu0_DTLB LOAD         ACCESS:   27227955 HIT:   21444048 MISS:    5783907 MSHR_MERGE:     811016
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.838 cycles
cpu0->LLC TOTAL        ACCESS:    5502612 HIT:    3140571 MISS:    2362041 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    5268180 HIT:    2915109 MISS:    2353071 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     225709 HIT:     225120 MISS:        589 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8723 HIT:        342 MISS:       8381 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.74 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13520
  ROW_BUFFER_MISS:    2347918
  AVG DBUS CONGESTED CYCLE: 5.967
Channel 0 WQ ROW_BUFFER_HIT:      43753
  ROW_BUFFER_MISS:     174191
  FULL:          0
Channel 0 REFRESHES ISSUED:      26980

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       310497      1768329      2238684      1421439
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0          784
  STLB miss resolved @ L2C                0            0            0            0        11524
  STLB miss resolved @ LLC                0            0            0            0          684
  STLB miss resolved @ MEM                0            0            0            0         8381

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 18:04:50] END   suite=gap trace=cc-13 (rc=0)
