$date
  Mon Aug 14 15:00:03 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module numeric_bit $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module multiplicador_tb $end
$var reg 1 ! clk_in $end
$var reg 1 " rst_in $end
$var reg 1 # start_in $end
$var reg 1 $ ready_out $end
$var reg 4 % va_in[3:0] $end
$var reg 4 & vb_in[3:0] $end
$var reg 8 ' result_out[7:0] $end
$var reg 1 ( keep_simulating $end
$scope module dut $end
$var reg 1 ) clock $end
$var reg 1 * reset $end
$var reg 1 + start $end
$var reg 4 , va[3:0] $end
$var reg 4 - vb[3:0] $end
$var reg 8 . vresult[7:0] $end
$var reg 1 / ready $end
$var reg 1 0 result_and_count_clear $end
$var reg 1 1 enable_count $end
$var reg 1 2 pl_va $end
$var reg 1 3 pl_vb $end
$var reg 1 4 pl_vresult $end
$var reg 1 5 calculate $end
$var reg 1 6 fd_ready $end
$var reg 1 7 invert_clock $end
$scope module fd $end
$var reg 1 8 clock $end
$var reg 4 9 va[3:0] $end
$var reg 4 : vb[3:0] $end
$var reg 8 ; vresult[7:0] $end
$var reg 1 < result_and_count_clear $end
$var reg 1 = enable_count $end
$var reg 1 > pl_va $end
$var reg 1 ? pl_vb $end
$var reg 1 @ pl_vresult $end
$var reg 1 A calculate $end
$var reg 1 B fd_ready $end
$var reg 1 C ready_ff_out $end
$var reg 1 D change_ready $end
$var reg 1 E add_cout $end
$var reg 1 F counter_rco $end
$var reg 1 G aux_ready $end
$var reg 1 H reg_add_cout $end
$var reg 3 I counter_variable[2:0] $end
$var reg 4 J reg_va[3:0] $end
$var reg 4 K reg_vb[3:0] $end
$var reg 4 L added_parcel[3:0] $end
$var reg 4 M add_result[3:0] $end
$var reg 8 N reg_vresult[7:0] $end
$var reg 8 O vresult_shifter_entry[7:0] $end
$scope module ready_ff $end
$var reg 1 P d $end
$var reg 1 Q clock $end
$var reg 1 R q $end
$upscope $end
$scope module counter $end
$var reg 1 S clock $end
$var reg 1 T clear $end
$var reg 1 U load $end
$var reg 3 V entry[2:0] $end
$var reg 1 W enable_count $end
$var reg 1 X rco $end
$var reg 3 Y count_variable[2:0] $end
$var reg 3 Z current_count[2:0] $end
$upscope $end
$scope module adder $end
$var reg 4 [ va[3:0] $end
$var reg 4 \ vb[3:0] $end
$var reg 1 ] cout $end
$var reg 4 ^ vresult[3:0] $end
$var reg 5 _ va_5bits[4:0] $end
$var reg 5 ` vb_5bits[4:0] $end
$var reg 5 a vresult_5bits[4:0] $end
$upscope $end
$scope module carry_out $end
$var reg 1 b d $end
$var reg 1 c clock $end
$var reg 1 d q $end
$upscope $end
$scope module va_shifter $end
$var reg 1 e clock $end
$var reg 1 f clear $end
$var reg 1 g parallel_load $end
$var reg 4 h parallel_entry[3:0] $end
$var reg 1 i enable_shift $end
$var reg 1 j serial_entry $end
$var reg 4 k reg_value[3:0] $end
$var reg 4 l current_value[3:0] $end
$upscope $end
$scope module vb_register $end
$var reg 1 m clock $end
$var reg 1 n clear $end
$var reg 1 o load $end
$var reg 4 p entry[3:0] $end
$var reg 4 q reg[3:0] $end
$var reg 4 r current_value[3:0] $end
$upscope $end
$scope module result_shifter $end
$var reg 1 s clock $end
$var reg 1 t clear $end
$var reg 1 u parallel_load $end
$var reg 8 v parallel_entry[7:0] $end
$var reg 1 w serial_entry $end
$var reg 8 x partial_result[7:0] $end
$var reg 8 y current_value[7:0] $end
$upscope $end
$upscope $end
$scope module uc $end
$var reg 1 z clock $end
$var reg 1 { start $end
$var reg 1 | reset $end
$var reg 1 } ready $end
$var reg 1 !" result_and_count_clear $end
$var reg 1 "" enable_count $end
$var reg 1 #" pl_va $end
$var reg 1 $" pl_vb $end
$var reg 1 %" pl_vresult $end
$var reg 1 &" calculate $end
$var reg 1 '" fd_ready $end
$comment current_state is not handled $end
$comment next_state is not handled $end
$var reg 1 (" internal_ready $end
$var reg 1 )" internal_calculating $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
b1111 %
b1011 &
b00000000 '
1(
0)
0*
0+
b1111 ,
b1011 -
b00000000 .
0/
00
01
02
03
04
05
06
17
18
b1111 9
b1011 :
b00000000 ;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
b000 I
b0000 J
b0000 K
b0000 L
b0000 M
b00000000 N
b00000000 O
0P
1Q
0R
1S
0T
0U
b000 V
0W
0X
b000 Y
b000 Z
b0000 [
b0000 \
0]
b0000 ^
b00000 _
b00000 `
b00000 a
0b
1c
0d
1e
0f
0g
b1111 h
0i
0j
b0000 k
b0000 l
1m
0n
0o
b1011 p
b0000 q
b0000 r
1s
0t
0u
b00000000 v
0w
b00000000 x
b00000000 y
0z
0{
0|
0}
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
#500000
1!
1)
07
08
0Q
0S
0c
0e
0m
0s
1z
#1000000
0!
1#
0)
1+
17
18
1Q
1S
1c
1e
1m
1s
0z
1{
#1500000
1!
1)
10
12
13
07
08
1<
1>
1?
0Q
0S
1T
0c
0e
1g
0m
1o
0s
1t
1z
1!"
1#"
1$"
#2000000
0!
0#
0)
0+
17
18
b1111 J
b1011 K
b1011 L
b1011 M
b10110000 O
1Q
1S
b1011 [
b1011 ^
b01011 _
b01011 a
1c
1e
1j
b1111 k
b1111 l
1m
b1011 q
b1011 r
1s
b10110000 v
0z
0{
#2500000
1!
1)
00
11
02
03
14
15
07
08
0<
1=
0>
0?
1@
1A
0Q
0S
0T
1W
0c
0e
0g
1i
0m
0o
0s
0t
1u
1z
0!"
1""
0#"
0$"
1%"
1&"
1)"
#3000000
0!
b10110000 '
0)
b10110000 .
17
18
b10110000 ;
1E
b001 I
b0110 M
b10110000 N
b01100000 O
1Q
1S
b001 Y
b001 Z
b1011 \
1]
b0110 ^
b01011 `
b10110 a
1b
1c
1e
1m
1s
b01100000 v
b10110000 x
b10110000 y
0z
#3500000
1!
b01011000 '
1)
b01011000 .
07
08
b01011000 ;
b0000 M
b01011000 N
b00001000 O
0Q
0S
b0101 \
b0000 ^
b00101 `
b10000 a
0c
0e
0m
0s
b00001000 v
b01011000 x
b01011000 y
1z
#4000000
0!
b00001000 '
0)
b00001000 .
17
18
b00001000 ;
0E
1H
b010 I
b1011 M
b00001000 N
b10111000 O
1Q
1S
b010 Y
b010 Z
b0000 \
0]
b1011 ^
b00000 `
b01011 a
0b
1c
1d
1e
1m
1s
b10111000 v
1w
b00001000 x
b00001000 y
0z
#4500000
1!
b10000100 '
1)
b10000100 .
07
08
b10000100 ;
1E
b0011 M
b10000100 N
b00110100 O
0Q
0S
b1000 \
1]
b0011 ^
b01000 `
b10011 a
1b
0c
0e
0m
0s
b00110100 v
b10000100 x
b10000100 y
1z
#5000000
0!
b00110100 '
0)
b00110100 .
17
18
b00110100 ;
0E
b011 I
b1110 M
b00110100 N
b11100100 O
1Q
1S
b011 Y
b011 Z
b0011 \
0]
b1110 ^
b00011 `
b01110 a
0b
1c
1e
1m
1s
b11100100 v
b00110100 x
b00110100 y
0z
#5500000
1!
b10011010 '
1)
b10011010 .
07
08
b10011010 ;
1E
b0100 M
b10011010 N
b01001010 O
0Q
0S
b1001 \
1]
b0100 ^
b01001 `
b10100 a
1b
0c
0e
0m
0s
b01001010 v
b10011010 x
b10011010 y
1z
#6000000
0!
b01001010 '
0)
b01001010 .
16
17
18
b01001010 ;
1B
1D
0E
1F
1G
b100 I
b1111 M
b01001010 N
b11111010 O
1P
1Q
1S
1X
b100 Y
b100 Z
b0100 \
0]
b1111 ^
b00100 `
b01111 a
0b
1c
1e
1m
1s
b11111010 v
b01001010 x
b01001010 y
0z
1'"
#6500000
1!
1$
b10100101 '
1)
b10100101 .
1/
01
04
05
07
08
b10100101 ;
0=
0@
0A
1E
b0101 M
b10100101 N
b01010101 O
0Q
0S
0W
b1010 \
1]
b0101 ^
b01010 `
b10101 a
1b
0c
0e
0i
0m
0s
0u
b01010101 v
b10100101 x
b10100101 y
1z
1}
0""
0%"
0&"
1("
0)"
#6501000
#7000000
0!
0)
06
17
18
0B
1C
0D
0G
0P
1Q
1R
1S
1c
1e
1m
1s
0z
0'"
#7500000
1!
0$
b11010010 '
1)
b11010010 .
0/
07
08
b11010010 ;
b1000 M
b11010010 N
b10000010 O
0Q
0S
b1101 \
b1000 ^
b01101 `
b11000 a
0c
0e
0m
0s
b10000010 v
b11010010 x
b11010010 y
1z
0}
0("
#7501000
b0000 &
b0000 -
b0000 :
b0000 p
#8000000
0!
1#
0)
1+
16
17
18
1B
0C
1D
1G
1P
1Q
0R
1S
1c
1e
1m
1s
0z
1{
1'"
#8500000
1!
b00000000 '
1)
b00000000 .
10
12
13
06
07
08
b00000000 ;
1<
1>
1?
0B
0D
0E
0F
0G
b000 I
b1011 M
b00000000 N
b10110000 O
0P
0Q
0S
1T
0X
b000 Y
b000 Z
b0000 \
0]
b1011 ^
b00000 `
b01011 a
0b
0c
0e
1g
0m
1o
0s
1t
b10110000 v
b00000000 x
b00000000 y
1z
1!"
1#"
1$"
0'"
#9000000
0!
0#
0)
0+
17
18
0H
b0000 K
b0000 L
b0000 M
b00000000 O
1Q
1S
b0000 [
b0000 ^
b00000 _
b00000 a
1c
0d
1e
1m
b0000 q
b0000 r
1s
b00000000 v
0w
0z
0{
#9500000
1!
1)
00
11
02
03
14
15
07
08
0<
1=
0>
0?
1@
1A
0Q
0S
0T
1W
0c
0e
0g
1i
0m
0o
0s
0t
1u
1z
0!"
1""
0#"
0$"
1%"
1&"
1)"
#10000000
0!
0)
17
18
b001 I
1Q
1S
b001 Y
b001 Z
1c
1e
1m
1s
0z
#10500000
1!
1)
07
08
0Q
0S
0c
0e
0m
0s
1z
#11000000
0!
0)
17
18
b010 I
1Q
1S
b010 Y
b010 Z
1c
1e
1m
1s
0z
#11500000
1!
1)
07
08
0Q
0S
0c
0e
0m
0s
1z
#12000000
0!
0)
17
18
b011 I
1Q
1S
b011 Y
b011 Z
1c
1e
1m
1s
0z
#12500000
1!
1)
07
08
0Q
0S
0c
0e
0m
0s
1z
#13000000
0!
0)
16
17
18
1B
1D
1F
1G
b100 I
1P
1Q
1S
1X
b100 Y
b100 Z
1c
1e
1m
1s
0z
1'"
#13500000
1!
1$
1)
1/
01
04
05
07
08
0=
0@
0A
0Q
0S
0W
0c
0e
0i
0m
0s
0u
1z
1}
0""
0%"
0&"
1("
0)"
#13501000
#14000000
0!
0)
06
17
18
0B
1C
0D
0G
0P
1Q
1R
1S
1c
1e
1m
1s
0z
0'"
#14500000
1!
0$
1)
0/
07
08
0Q
0S
0c
0e
0m
0s
1z
0}
0("
#14501000
b0001 %
b1011 &
b0001 ,
b1011 -
b0001 9
b1011 :
b0001 h
b1011 p
#15000000
0!
1#
0)
1+
16
17
18
1B
0C
1D
1G
1P
1Q
0R
1S
1c
1e
1m
1s
0z
1{
1'"
#15500000
1!
1)
10
12
13
06
07
08
1<
1>
1?
0B
0D
0F
0G
b000 I
0P
0Q
0S
1T
0X
b000 Y
b000 Z
0c
0e
1g
0m
1o
0s
1t
1z
1!"
1#"
1$"
0'"
#16000000
0!
0#
0)
0+
17
18
b0001 J
b1011 K
b1011 L
b1011 M
b10110000 O
1Q
1S
b1011 [
b1011 ^
b01011 _
b01011 a
1c
1e
b0001 k
b0001 l
1m
b1011 q
b1011 r
1s
b10110000 v
0z
0{
#16500000
1!
1)
00
11
02
03
14
15
07
08
0<
1=
0>
0?
1@
1A
0Q
0S
0T
1W
0c
0e
0g
1i
0m
0o
0s
0t
1u
1z
0!"
1""
0#"
0$"
1%"
1&"
1)"
#17000000
0!
b10110000 '
0)
b10110000 .
17
18
b10110000 ;
1E
b001 I
b0110 M
b10110000 N
b01100000 O
1Q
1S
b001 Y
b001 Z
b1011 \
1]
b0110 ^
b01011 `
b10110 a
1b
1c
1e
1m
1s
b01100000 v
b10110000 x
b10110000 y
0z
#17500000
1!
b01011000 '
1)
b01011000 .
07
08
b01011000 ;
0E
b1000 J
b0000 L
b0101 M
b01011000 N
b01011000 O
0Q
0S
b0000 [
b0101 \
0]
b0101 ^
b00000 _
b00101 `
b00101 a
0b
0c
0e
0j
b1000 k
b1000 l
0m
0s
b01011000 v
b01011000 x
b01011000 y
1z
#18000000
0!
0)
17
18
b010 I
1Q
1S
b010 Y
b010 Z
1c
1e
1m
1s
0z
#18500000
1!
b00101100 '
1)
b00101100 .
07
08
b00101100 ;
b0100 J
b0010 M
b00101100 N
b00101100 O
0Q
0S
b0010 \
b0010 ^
b00010 `
b00010 a
0c
0e
b0100 k
b0100 l
0m
0s
b00101100 v
b00101100 x
b00101100 y
1z
#19000000
0!
0)
17
18
b011 I
1Q
1S
b011 Y
b011 Z
1c
1e
1m
1s
0z
#19500000
1!
b00010110 '
1)
b00010110 .
07
08
b00010110 ;
b0010 J
b0001 M
b00010110 N
b00010110 O
0Q
0S
b0001 \
b0001 ^
b00001 `
b00001 a
0c
0e
b0010 k
b0010 l
0m
0s
b00010110 v
b00010110 x
b00010110 y
1z
#20000000
0!
0)
16
17
18
1B
1D
1F
1G
b100 I
1P
1Q
1S
1X
b100 Y
b100 Z
1c
1e
1m
1s
0z
1'"
#20500000
1!
1$
b00001011 '
1)
b00001011 .
1/
01
04
05
07
08
b00001011 ;
0=
0@
0A
b0001 J
b1011 L
b1011 M
b00001011 N
b10111011 O
0Q
0S
0W
b1011 [
b0000 \
b1011 ^
b01011 _
b00000 `
b01011 a
0c
0e
0i
1j
b0001 k
b0001 l
0m
0s
0u
b10111011 v
b00001011 x
b00001011 y
1z
1}
0""
0%"
0&"
1("
0)"
#20501000
#21000000
0!
0)
06
17
18
0B
1C
0D
0G
0P
1Q
1R
1S
1c
1e
1m
1s
0z
0'"
#21500000
1!
0$
b00000101 '
1)
b00000101 .
0/
07
08
b00000101 ;
b00000101 N
b10110101 O
0Q
0S
0c
0e
0m
0s
b10110101 v
b00000101 x
b00000101 y
1z
0}
0("
#21501000
0(
#22000000
0!
0)
16
17
18
1B
0C
1D
1G
1P
1Q
0R
1S
1c
1e
1m
1s
0z
1'"
#22001000
#22500000
