Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct 30 22:10:11 2018
| Host         : LAPTOP-98AM3G01 running 64-bit major release  (build 9200)
| Command      : report_methodology -file thinpad_top_methodology_drc_routed.rpt -pb thinpad_top_methodology_drc_routed.pb -rpx thinpad_top_methodology_drc_routed.rpx
| Design       : thinpad_top
| Device       : xc7a100tfgg676-2L
| Speed File   : -2L
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 25
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell   | 8          |
| TIMING-18 | Warning  | Missing input or output delay | 17         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin midreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin midreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin midreg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin midreg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin midreg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin midreg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin midreg_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin midreg_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on uart_dataready relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on dpy0[0] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on dpy0[1] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on dpy0[2] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on dpy0[3] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on dpy0[4] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on dpy0[5] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on dpy0[6] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on dpy0[7] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on dpy1[0] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on dpy1[1] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on dpy1[2] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on dpy1[3] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on dpy1[4] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on dpy1[5] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on dpy1[6] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on dpy1[7] relative to clock(s) clk_50M
Related violations: <none>


