<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="7616pt" height="1316pt"
 viewBox="0.00 0.00 7616.00 1316.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1312)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-1312 7612,-1312 7612,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 7588,-8 7588,-8 7594,-8 7600,-14 7600,-20 7600,-20 7600,-1288 7600,-1288 7600,-1294 7594,-1300 7588,-1300 7588,-1300 20,-1300 20,-1300 14,-1300 8,-1294 8,-1288 8,-1288 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="3804" y="-1284.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="3804" y="-1269.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:4294967296&#10;memories=board.memory.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 7580,-16 7580,-16 7586,-16 7592,-22 7592,-28 7592,-28 7592,-1242 7592,-1242 7592,-1248 7586,-1254 7580,-1254 7580,-1254 28,-1254 28,-1254 22,-1254 16,-1248 16,-1242 16,-1242 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="3804" y="-1238.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="3804" y="-1223.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M284,-848C284,-848 7572,-848 7572,-848 7578,-848 7584,-854 7584,-860 7584,-860 7584,-1196 7584,-1196 7584,-1202 7578,-1208 7572,-1208 7572,-1208 284,-1208 284,-1208 278,-1208 272,-1202 272,-1196 272,-1196 272,-860 272,-860 272,-854 278,-848 284,-848"/>
<text text-anchor="middle" x="3928" y="-1192.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="3928" y="-1177.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores0</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M292,-856C292,-856 1173,-856 1173,-856 1179,-856 1185,-862 1185,-868 1185,-868 1185,-1150 1185,-1150 1185,-1156 1179,-1162 1173,-1162 1173,-1162 292,-1162 292,-1162 286,-1162 280,-1156 280,-1150 280,-1150 280,-868 280,-868 280,-862 286,-856 292,-856"/>
<text text-anchor="middle" x="732.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores0 </text>
<text text-anchor="middle" x="732.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores0_core</title>
<g id="a_clust8"><a xlink:title="branchPred=board.processor.cores0.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=0&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores0.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores0.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores0.core.interrupts&#10;isa=board.processor.cores0.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores0.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores0.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores0.core.tracer&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M300,-864C300,-864 1165,-864 1165,-864 1171,-864 1177,-870 1177,-876 1177,-876 1177,-1104 1177,-1104 1177,-1110 1171,-1116 1165,-1116 1165,-1116 300,-1116 300,-1116 294,-1116 288,-1110 288,-1104 288,-1104 288,-876 288,-876 288,-870 294,-864 300,-864"/>
<text text-anchor="middle" x="732.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="732.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_cores0_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.cores0.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores0.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M823,-872C823,-872 1157,-872 1157,-872 1163,-872 1169,-878 1169,-884 1169,-884 1169,-1058 1169,-1058 1169,-1064 1163,-1070 1157,-1070 1157,-1070 823,-1070 823,-1070 817,-1070 811,-1064 811,-1058 811,-1058 811,-884 811,-884 811,-878 817,-872 823,-872"/>
<text text-anchor="middle" x="990" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="990" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_board_processor_cores0_core_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores0.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M831,-880C831,-880 974,-880 974,-880 980,-880 986,-886 986,-892 986,-892 986,-1012 986,-1012 986,-1018 980,-1024 974,-1024 974,-1024 831,-1024 831,-1024 825,-1024 819,-1018 819,-1012 819,-1012 819,-892 819,-892 819,-886 825,-880 831,-880"/>
<text text-anchor="middle" x="902.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="902.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_board_processor_cores0_core_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores0.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M839,-888C839,-888 966,-888 966,-888 972,-888 978,-894 978,-900 978,-900 978,-966 978,-966 978,-972 972,-978 966,-978 966,-978 839,-978 839,-978 833,-978 827,-972 827,-966 827,-966 827,-900 827,-900 827,-894 833,-888 839,-888"/>
<text text-anchor="middle" x="902.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="902.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_board_processor_cores0_core_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores0.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1006,-880C1006,-880 1149,-880 1149,-880 1155,-880 1161,-886 1161,-892 1161,-892 1161,-1012 1161,-1012 1161,-1018 1155,-1024 1149,-1024 1149,-1024 1006,-1024 1006,-1024 1000,-1024 994,-1018 994,-1012 994,-1012 994,-892 994,-892 994,-886 1000,-880 1006,-880"/>
<text text-anchor="middle" x="1077.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1077.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_board_processor_cores0_core_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores0.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1014,-888C1014,-888 1141,-888 1141,-888 1147,-888 1153,-894 1153,-900 1153,-900 1153,-966 1153,-966 1153,-972 1147,-978 1141,-978 1141,-978 1014,-978 1014,-978 1008,-978 1002,-972 1002,-966 1002,-966 1002,-900 1002,-900 1002,-894 1008,-888 1014,-888"/>
<text text-anchor="middle" x="1077.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1077.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust131" class="cluster">
<title>cluster_board_processor_cores0_core_interrupts</title>
<g id="a_clust131"><a xlink:title="clk_domain=board.processor.cores0.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M308,-888C308,-888 585,-888 585,-888 591,-888 597,-894 597,-900 597,-900 597,-966 597,-966 597,-972 591,-978 585,-978 585,-978 308,-978 308,-978 302,-978 296,-972 296,-966 296,-966 296,-900 296,-900 296,-894 302,-888 308,-888"/>
<text text-anchor="middle" x="446.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="446.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust133" class="cluster">
<title>cluster_board_processor_cores1</title>
<g id="a_clust133"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M1205,-856C1205,-856 2086,-856 2086,-856 2092,-856 2098,-862 2098,-868 2098,-868 2098,-1150 2098,-1150 2098,-1156 2092,-1162 2086,-1162 2086,-1162 1205,-1162 1205,-1162 1199,-1162 1193,-1156 1193,-1150 1193,-1150 1193,-868 1193,-868 1193,-862 1199,-856 1205,-856"/>
<text text-anchor="middle" x="1645.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores1 </text>
<text text-anchor="middle" x="1645.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust134" class="cluster">
<title>cluster_board_processor_cores1_core</title>
<g id="a_clust134"><a xlink:title="branchPred=board.processor.cores1.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=1&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores1.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores1.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores1.core.interrupts&#10;isa=board.processor.cores1.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores1.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores1.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores1.core.tracer&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1213,-864C1213,-864 2078,-864 2078,-864 2084,-864 2090,-870 2090,-876 2090,-876 2090,-1104 2090,-1104 2090,-1110 2084,-1116 2078,-1116 2078,-1116 1213,-1116 1213,-1116 1207,-1116 1201,-1110 1201,-1104 1201,-1104 1201,-876 1201,-876 1201,-870 1207,-864 1213,-864"/>
<text text-anchor="middle" x="1645.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="1645.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust135" class="cluster">
<title>cluster_board_processor_cores1_core_mmu</title>
<g id="a_clust135"><a xlink:title="dtb=board.processor.cores1.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores1.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1736,-872C1736,-872 2070,-872 2070,-872 2076,-872 2082,-878 2082,-884 2082,-884 2082,-1058 2082,-1058 2082,-1064 2076,-1070 2070,-1070 2070,-1070 1736,-1070 1736,-1070 1730,-1070 1724,-1064 1724,-1058 1724,-1058 1724,-884 1724,-884 1724,-878 1730,-872 1736,-872"/>
<text text-anchor="middle" x="1903" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1903" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust136" class="cluster">
<title>cluster_board_processor_cores1_core_mmu_itb</title>
<g id="a_clust136"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores1.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1744,-880C1744,-880 1887,-880 1887,-880 1893,-880 1899,-886 1899,-892 1899,-892 1899,-1012 1899,-1012 1899,-1018 1893,-1024 1887,-1024 1887,-1024 1744,-1024 1744,-1024 1738,-1024 1732,-1018 1732,-1012 1732,-1012 1732,-892 1732,-892 1732,-886 1738,-880 1744,-880"/>
<text text-anchor="middle" x="1815.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1815.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust137" class="cluster">
<title>cluster_board_processor_cores1_core_mmu_itb_walker</title>
<g id="a_clust137"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores1.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1752,-888C1752,-888 1879,-888 1879,-888 1885,-888 1891,-894 1891,-900 1891,-900 1891,-966 1891,-966 1891,-972 1885,-978 1879,-978 1879,-978 1752,-978 1752,-978 1746,-978 1740,-972 1740,-966 1740,-966 1740,-900 1740,-900 1740,-894 1746,-888 1752,-888"/>
<text text-anchor="middle" x="1815.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1815.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust139" class="cluster">
<title>cluster_board_processor_cores1_core_mmu_dtb</title>
<g id="a_clust139"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores1.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1919,-880C1919,-880 2062,-880 2062,-880 2068,-880 2074,-886 2074,-892 2074,-892 2074,-1012 2074,-1012 2074,-1018 2068,-1024 2062,-1024 2062,-1024 1919,-1024 1919,-1024 1913,-1024 1907,-1018 1907,-1012 1907,-1012 1907,-892 1907,-892 1907,-886 1913,-880 1919,-880"/>
<text text-anchor="middle" x="1990.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1990.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust140" class="cluster">
<title>cluster_board_processor_cores1_core_mmu_dtb_walker</title>
<g id="a_clust140"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores1.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1927,-888C1927,-888 2054,-888 2054,-888 2060,-888 2066,-894 2066,-900 2066,-900 2066,-966 2066,-966 2066,-972 2060,-978 2054,-978 2054,-978 1927,-978 1927,-978 1921,-978 1915,-972 1915,-966 1915,-966 1915,-900 1915,-900 1915,-894 1921,-888 1927,-888"/>
<text text-anchor="middle" x="1990.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1990.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust256" class="cluster">
<title>cluster_board_processor_cores1_core_interrupts</title>
<g id="a_clust256"><a xlink:title="clk_domain=board.processor.cores1.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M1221,-888C1221,-888 1498,-888 1498,-888 1504,-888 1510,-894 1510,-900 1510,-900 1510,-966 1510,-966 1510,-972 1504,-978 1498,-978 1498,-978 1221,-978 1221,-978 1215,-978 1209,-972 1209,-966 1209,-966 1209,-900 1209,-900 1209,-894 1215,-888 1221,-888"/>
<text text-anchor="middle" x="1359.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1359.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust258" class="cluster">
<title>cluster_board_processor_cores2</title>
<g id="a_clust258"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M2118,-856C2118,-856 2999,-856 2999,-856 3005,-856 3011,-862 3011,-868 3011,-868 3011,-1150 3011,-1150 3011,-1156 3005,-1162 2999,-1162 2999,-1162 2118,-1162 2118,-1162 2112,-1162 2106,-1156 2106,-1150 2106,-1150 2106,-868 2106,-868 2106,-862 2112,-856 2118,-856"/>
<text text-anchor="middle" x="2558.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores2 </text>
<text text-anchor="middle" x="2558.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust259" class="cluster">
<title>cluster_board_processor_cores2_core</title>
<g id="a_clust259"><a xlink:title="branchPred=board.processor.cores2.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=2&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores2.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores2.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores2.core.interrupts&#10;isa=board.processor.cores2.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores2.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores2.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores2.core.tracer&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2126,-864C2126,-864 2991,-864 2991,-864 2997,-864 3003,-870 3003,-876 3003,-876 3003,-1104 3003,-1104 3003,-1110 2997,-1116 2991,-1116 2991,-1116 2126,-1116 2126,-1116 2120,-1116 2114,-1110 2114,-1104 2114,-1104 2114,-876 2114,-876 2114,-870 2120,-864 2126,-864"/>
<text text-anchor="middle" x="2558.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="2558.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust260" class="cluster">
<title>cluster_board_processor_cores2_core_mmu</title>
<g id="a_clust260"><a xlink:title="dtb=board.processor.cores2.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores2.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2649,-872C2649,-872 2983,-872 2983,-872 2989,-872 2995,-878 2995,-884 2995,-884 2995,-1058 2995,-1058 2995,-1064 2989,-1070 2983,-1070 2983,-1070 2649,-1070 2649,-1070 2643,-1070 2637,-1064 2637,-1058 2637,-1058 2637,-884 2637,-884 2637,-878 2643,-872 2649,-872"/>
<text text-anchor="middle" x="2816" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2816" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust261" class="cluster">
<title>cluster_board_processor_cores2_core_mmu_itb</title>
<g id="a_clust261"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores2.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2657,-880C2657,-880 2800,-880 2800,-880 2806,-880 2812,-886 2812,-892 2812,-892 2812,-1012 2812,-1012 2812,-1018 2806,-1024 2800,-1024 2800,-1024 2657,-1024 2657,-1024 2651,-1024 2645,-1018 2645,-1012 2645,-1012 2645,-892 2645,-892 2645,-886 2651,-880 2657,-880"/>
<text text-anchor="middle" x="2728.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2728.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust262" class="cluster">
<title>cluster_board_processor_cores2_core_mmu_itb_walker</title>
<g id="a_clust262"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores2.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M2665,-888C2665,-888 2792,-888 2792,-888 2798,-888 2804,-894 2804,-900 2804,-900 2804,-966 2804,-966 2804,-972 2798,-978 2792,-978 2792,-978 2665,-978 2665,-978 2659,-978 2653,-972 2653,-966 2653,-966 2653,-900 2653,-900 2653,-894 2659,-888 2665,-888"/>
<text text-anchor="middle" x="2728.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2728.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust264" class="cluster">
<title>cluster_board_processor_cores2_core_mmu_dtb</title>
<g id="a_clust264"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores2.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2832,-880C2832,-880 2975,-880 2975,-880 2981,-880 2987,-886 2987,-892 2987,-892 2987,-1012 2987,-1012 2987,-1018 2981,-1024 2975,-1024 2975,-1024 2832,-1024 2832,-1024 2826,-1024 2820,-1018 2820,-1012 2820,-1012 2820,-892 2820,-892 2820,-886 2826,-880 2832,-880"/>
<text text-anchor="middle" x="2903.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2903.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust265" class="cluster">
<title>cluster_board_processor_cores2_core_mmu_dtb_walker</title>
<g id="a_clust265"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores2.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M2840,-888C2840,-888 2967,-888 2967,-888 2973,-888 2979,-894 2979,-900 2979,-900 2979,-966 2979,-966 2979,-972 2973,-978 2967,-978 2967,-978 2840,-978 2840,-978 2834,-978 2828,-972 2828,-966 2828,-966 2828,-900 2828,-900 2828,-894 2834,-888 2840,-888"/>
<text text-anchor="middle" x="2903.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2903.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust381" class="cluster">
<title>cluster_board_processor_cores2_core_interrupts</title>
<g id="a_clust381"><a xlink:title="clk_domain=board.processor.cores2.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M2134,-888C2134,-888 2411,-888 2411,-888 2417,-888 2423,-894 2423,-900 2423,-900 2423,-966 2423,-966 2423,-972 2417,-978 2411,-978 2411,-978 2134,-978 2134,-978 2128,-978 2122,-972 2122,-966 2122,-966 2122,-900 2122,-900 2122,-894 2128,-888 2134,-888"/>
<text text-anchor="middle" x="2272.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2272.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust383" class="cluster">
<title>cluster_board_processor_cores3</title>
<g id="a_clust383"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M3031,-856C3031,-856 3912,-856 3912,-856 3918,-856 3924,-862 3924,-868 3924,-868 3924,-1150 3924,-1150 3924,-1156 3918,-1162 3912,-1162 3912,-1162 3031,-1162 3031,-1162 3025,-1162 3019,-1156 3019,-1150 3019,-1150 3019,-868 3019,-868 3019,-862 3025,-856 3031,-856"/>
<text text-anchor="middle" x="3471.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores3 </text>
<text text-anchor="middle" x="3471.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust384" class="cluster">
<title>cluster_board_processor_cores3_core</title>
<g id="a_clust384"><a xlink:title="branchPred=board.processor.cores3.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=3&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores3.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores3.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores3.core.interrupts&#10;isa=board.processor.cores3.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores3.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores3.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores3.core.tracer&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3039,-864C3039,-864 3904,-864 3904,-864 3910,-864 3916,-870 3916,-876 3916,-876 3916,-1104 3916,-1104 3916,-1110 3910,-1116 3904,-1116 3904,-1116 3039,-1116 3039,-1116 3033,-1116 3027,-1110 3027,-1104 3027,-1104 3027,-876 3027,-876 3027,-870 3033,-864 3039,-864"/>
<text text-anchor="middle" x="3471.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="3471.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust385" class="cluster">
<title>cluster_board_processor_cores3_core_mmu</title>
<g id="a_clust385"><a xlink:title="dtb=board.processor.cores3.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores3.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3562,-872C3562,-872 3896,-872 3896,-872 3902,-872 3908,-878 3908,-884 3908,-884 3908,-1058 3908,-1058 3908,-1064 3902,-1070 3896,-1070 3896,-1070 3562,-1070 3562,-1070 3556,-1070 3550,-1064 3550,-1058 3550,-1058 3550,-884 3550,-884 3550,-878 3556,-872 3562,-872"/>
<text text-anchor="middle" x="3729" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3729" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust386" class="cluster">
<title>cluster_board_processor_cores3_core_mmu_itb</title>
<g id="a_clust386"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores3.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3570,-880C3570,-880 3713,-880 3713,-880 3719,-880 3725,-886 3725,-892 3725,-892 3725,-1012 3725,-1012 3725,-1018 3719,-1024 3713,-1024 3713,-1024 3570,-1024 3570,-1024 3564,-1024 3558,-1018 3558,-1012 3558,-1012 3558,-892 3558,-892 3558,-886 3564,-880 3570,-880"/>
<text text-anchor="middle" x="3641.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3641.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust387" class="cluster">
<title>cluster_board_processor_cores3_core_mmu_itb_walker</title>
<g id="a_clust387"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores3.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M3578,-888C3578,-888 3705,-888 3705,-888 3711,-888 3717,-894 3717,-900 3717,-900 3717,-966 3717,-966 3717,-972 3711,-978 3705,-978 3705,-978 3578,-978 3578,-978 3572,-978 3566,-972 3566,-966 3566,-966 3566,-900 3566,-900 3566,-894 3572,-888 3578,-888"/>
<text text-anchor="middle" x="3641.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3641.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust389" class="cluster">
<title>cluster_board_processor_cores3_core_mmu_dtb</title>
<g id="a_clust389"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores3.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3745,-880C3745,-880 3888,-880 3888,-880 3894,-880 3900,-886 3900,-892 3900,-892 3900,-1012 3900,-1012 3900,-1018 3894,-1024 3888,-1024 3888,-1024 3745,-1024 3745,-1024 3739,-1024 3733,-1018 3733,-1012 3733,-1012 3733,-892 3733,-892 3733,-886 3739,-880 3745,-880"/>
<text text-anchor="middle" x="3816.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3816.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust390" class="cluster">
<title>cluster_board_processor_cores3_core_mmu_dtb_walker</title>
<g id="a_clust390"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores3.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M3753,-888C3753,-888 3880,-888 3880,-888 3886,-888 3892,-894 3892,-900 3892,-900 3892,-966 3892,-966 3892,-972 3886,-978 3880,-978 3880,-978 3753,-978 3753,-978 3747,-978 3741,-972 3741,-966 3741,-966 3741,-900 3741,-900 3741,-894 3747,-888 3753,-888"/>
<text text-anchor="middle" x="3816.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3816.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust506" class="cluster">
<title>cluster_board_processor_cores3_core_interrupts</title>
<g id="a_clust506"><a xlink:title="clk_domain=board.processor.cores3.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M3047,-888C3047,-888 3324,-888 3324,-888 3330,-888 3336,-894 3336,-900 3336,-900 3336,-966 3336,-966 3336,-972 3330,-978 3324,-978 3324,-978 3047,-978 3047,-978 3041,-978 3035,-972 3035,-966 3035,-966 3035,-900 3035,-900 3035,-894 3041,-888 3047,-888"/>
<text text-anchor="middle" x="3185.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3185.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust508" class="cluster">
<title>cluster_board_processor_cores4</title>
<g id="a_clust508"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M3944,-856C3944,-856 4825,-856 4825,-856 4831,-856 4837,-862 4837,-868 4837,-868 4837,-1150 4837,-1150 4837,-1156 4831,-1162 4825,-1162 4825,-1162 3944,-1162 3944,-1162 3938,-1162 3932,-1156 3932,-1150 3932,-1150 3932,-868 3932,-868 3932,-862 3938,-856 3944,-856"/>
<text text-anchor="middle" x="4384.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores4 </text>
<text text-anchor="middle" x="4384.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust509" class="cluster">
<title>cluster_board_processor_cores4_core</title>
<g id="a_clust509"><a xlink:title="branchPred=board.processor.cores4.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=4&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores4.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores4.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores4.core.interrupts&#10;isa=board.processor.cores4.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores4.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores4.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores4.core.tracer&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3952,-864C3952,-864 4817,-864 4817,-864 4823,-864 4829,-870 4829,-876 4829,-876 4829,-1104 4829,-1104 4829,-1110 4823,-1116 4817,-1116 4817,-1116 3952,-1116 3952,-1116 3946,-1116 3940,-1110 3940,-1104 3940,-1104 3940,-876 3940,-876 3940,-870 3946,-864 3952,-864"/>
<text text-anchor="middle" x="4384.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="4384.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust510" class="cluster">
<title>cluster_board_processor_cores4_core_mmu</title>
<g id="a_clust510"><a xlink:title="dtb=board.processor.cores4.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores4.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M4475,-872C4475,-872 4809,-872 4809,-872 4815,-872 4821,-878 4821,-884 4821,-884 4821,-1058 4821,-1058 4821,-1064 4815,-1070 4809,-1070 4809,-1070 4475,-1070 4475,-1070 4469,-1070 4463,-1064 4463,-1058 4463,-1058 4463,-884 4463,-884 4463,-878 4469,-872 4475,-872"/>
<text text-anchor="middle" x="4642" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4642" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust511" class="cluster">
<title>cluster_board_processor_cores4_core_mmu_itb</title>
<g id="a_clust511"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores4.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4483,-880C4483,-880 4626,-880 4626,-880 4632,-880 4638,-886 4638,-892 4638,-892 4638,-1012 4638,-1012 4638,-1018 4632,-1024 4626,-1024 4626,-1024 4483,-1024 4483,-1024 4477,-1024 4471,-1018 4471,-1012 4471,-1012 4471,-892 4471,-892 4471,-886 4477,-880 4483,-880"/>
<text text-anchor="middle" x="4554.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4554.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust512" class="cluster">
<title>cluster_board_processor_cores4_core_mmu_itb_walker</title>
<g id="a_clust512"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores4.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M4491,-888C4491,-888 4618,-888 4618,-888 4624,-888 4630,-894 4630,-900 4630,-900 4630,-966 4630,-966 4630,-972 4624,-978 4618,-978 4618,-978 4491,-978 4491,-978 4485,-978 4479,-972 4479,-966 4479,-966 4479,-900 4479,-900 4479,-894 4485,-888 4491,-888"/>
<text text-anchor="middle" x="4554.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4554.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust514" class="cluster">
<title>cluster_board_processor_cores4_core_mmu_dtb</title>
<g id="a_clust514"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores4.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4658,-880C4658,-880 4801,-880 4801,-880 4807,-880 4813,-886 4813,-892 4813,-892 4813,-1012 4813,-1012 4813,-1018 4807,-1024 4801,-1024 4801,-1024 4658,-1024 4658,-1024 4652,-1024 4646,-1018 4646,-1012 4646,-1012 4646,-892 4646,-892 4646,-886 4652,-880 4658,-880"/>
<text text-anchor="middle" x="4729.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4729.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust515" class="cluster">
<title>cluster_board_processor_cores4_core_mmu_dtb_walker</title>
<g id="a_clust515"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores4.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M4666,-888C4666,-888 4793,-888 4793,-888 4799,-888 4805,-894 4805,-900 4805,-900 4805,-966 4805,-966 4805,-972 4799,-978 4793,-978 4793,-978 4666,-978 4666,-978 4660,-978 4654,-972 4654,-966 4654,-966 4654,-900 4654,-900 4654,-894 4660,-888 4666,-888"/>
<text text-anchor="middle" x="4729.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4729.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust631" class="cluster">
<title>cluster_board_processor_cores4_core_interrupts</title>
<g id="a_clust631"><a xlink:title="clk_domain=board.processor.cores4.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M3960,-888C3960,-888 4237,-888 4237,-888 4243,-888 4249,-894 4249,-900 4249,-900 4249,-966 4249,-966 4249,-972 4243,-978 4237,-978 4237,-978 3960,-978 3960,-978 3954,-978 3948,-972 3948,-966 3948,-966 3948,-900 3948,-900 3948,-894 3954,-888 3960,-888"/>
<text text-anchor="middle" x="4098.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="4098.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust633" class="cluster">
<title>cluster_board_processor_cores5</title>
<g id="a_clust633"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M4857,-856C4857,-856 5738,-856 5738,-856 5744,-856 5750,-862 5750,-868 5750,-868 5750,-1150 5750,-1150 5750,-1156 5744,-1162 5738,-1162 5738,-1162 4857,-1162 4857,-1162 4851,-1162 4845,-1156 4845,-1150 4845,-1150 4845,-868 4845,-868 4845,-862 4851,-856 4857,-856"/>
<text text-anchor="middle" x="5297.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores5 </text>
<text text-anchor="middle" x="5297.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust634" class="cluster">
<title>cluster_board_processor_cores5_core</title>
<g id="a_clust634"><a xlink:title="branchPred=board.processor.cores5.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=5&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores5.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores5.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores5.core.interrupts&#10;isa=board.processor.cores5.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores5.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores5.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores5.core.tracer&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4865,-864C4865,-864 5730,-864 5730,-864 5736,-864 5742,-870 5742,-876 5742,-876 5742,-1104 5742,-1104 5742,-1110 5736,-1116 5730,-1116 5730,-1116 4865,-1116 4865,-1116 4859,-1116 4853,-1110 4853,-1104 4853,-1104 4853,-876 4853,-876 4853,-870 4859,-864 4865,-864"/>
<text text-anchor="middle" x="5297.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="5297.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust635" class="cluster">
<title>cluster_board_processor_cores5_core_mmu</title>
<g id="a_clust635"><a xlink:title="dtb=board.processor.cores5.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores5.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M5388,-872C5388,-872 5722,-872 5722,-872 5728,-872 5734,-878 5734,-884 5734,-884 5734,-1058 5734,-1058 5734,-1064 5728,-1070 5722,-1070 5722,-1070 5388,-1070 5388,-1070 5382,-1070 5376,-1064 5376,-1058 5376,-1058 5376,-884 5376,-884 5376,-878 5382,-872 5388,-872"/>
<text text-anchor="middle" x="5555" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="5555" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust636" class="cluster">
<title>cluster_board_processor_cores5_core_mmu_itb</title>
<g id="a_clust636"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores5.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5396,-880C5396,-880 5539,-880 5539,-880 5545,-880 5551,-886 5551,-892 5551,-892 5551,-1012 5551,-1012 5551,-1018 5545,-1024 5539,-1024 5539,-1024 5396,-1024 5396,-1024 5390,-1024 5384,-1018 5384,-1012 5384,-1012 5384,-892 5384,-892 5384,-886 5390,-880 5396,-880"/>
<text text-anchor="middle" x="5467.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="5467.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust637" class="cluster">
<title>cluster_board_processor_cores5_core_mmu_itb_walker</title>
<g id="a_clust637"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores5.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M5404,-888C5404,-888 5531,-888 5531,-888 5537,-888 5543,-894 5543,-900 5543,-900 5543,-966 5543,-966 5543,-972 5537,-978 5531,-978 5531,-978 5404,-978 5404,-978 5398,-978 5392,-972 5392,-966 5392,-966 5392,-900 5392,-900 5392,-894 5398,-888 5404,-888"/>
<text text-anchor="middle" x="5467.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5467.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust639" class="cluster">
<title>cluster_board_processor_cores5_core_mmu_dtb</title>
<g id="a_clust639"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores5.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5571,-880C5571,-880 5714,-880 5714,-880 5720,-880 5726,-886 5726,-892 5726,-892 5726,-1012 5726,-1012 5726,-1018 5720,-1024 5714,-1024 5714,-1024 5571,-1024 5571,-1024 5565,-1024 5559,-1018 5559,-1012 5559,-1012 5559,-892 5559,-892 5559,-886 5565,-880 5571,-880"/>
<text text-anchor="middle" x="5642.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5642.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust640" class="cluster">
<title>cluster_board_processor_cores5_core_mmu_dtb_walker</title>
<g id="a_clust640"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores5.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M5579,-888C5579,-888 5706,-888 5706,-888 5712,-888 5718,-894 5718,-900 5718,-900 5718,-966 5718,-966 5718,-972 5712,-978 5706,-978 5706,-978 5579,-978 5579,-978 5573,-978 5567,-972 5567,-966 5567,-966 5567,-900 5567,-900 5567,-894 5573,-888 5579,-888"/>
<text text-anchor="middle" x="5642.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5642.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust756" class="cluster">
<title>cluster_board_processor_cores5_core_interrupts</title>
<g id="a_clust756"><a xlink:title="clk_domain=board.processor.cores5.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M4873,-888C4873,-888 5150,-888 5150,-888 5156,-888 5162,-894 5162,-900 5162,-900 5162,-966 5162,-966 5162,-972 5156,-978 5150,-978 5150,-978 4873,-978 4873,-978 4867,-978 4861,-972 4861,-966 4861,-966 4861,-900 4861,-900 4861,-894 4867,-888 4873,-888"/>
<text text-anchor="middle" x="5011.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="5011.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust758" class="cluster">
<title>cluster_board_processor_cores6</title>
<g id="a_clust758"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M5770,-856C5770,-856 6651,-856 6651,-856 6657,-856 6663,-862 6663,-868 6663,-868 6663,-1150 6663,-1150 6663,-1156 6657,-1162 6651,-1162 6651,-1162 5770,-1162 5770,-1162 5764,-1162 5758,-1156 5758,-1150 5758,-1150 5758,-868 5758,-868 5758,-862 5764,-856 5770,-856"/>
<text text-anchor="middle" x="6210.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores6 </text>
<text text-anchor="middle" x="6210.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust759" class="cluster">
<title>cluster_board_processor_cores6_core</title>
<g id="a_clust759"><a xlink:title="branchPred=board.processor.cores6.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=6&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores6.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores6.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores6.core.interrupts&#10;isa=board.processor.cores6.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores6.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores6.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores6.core.tracer&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M5778,-864C5778,-864 6643,-864 6643,-864 6649,-864 6655,-870 6655,-876 6655,-876 6655,-1104 6655,-1104 6655,-1110 6649,-1116 6643,-1116 6643,-1116 5778,-1116 5778,-1116 5772,-1116 5766,-1110 5766,-1104 5766,-1104 5766,-876 5766,-876 5766,-870 5772,-864 5778,-864"/>
<text text-anchor="middle" x="6210.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="6210.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust760" class="cluster">
<title>cluster_board_processor_cores6_core_mmu</title>
<g id="a_clust760"><a xlink:title="dtb=board.processor.cores6.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores6.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M6301,-872C6301,-872 6635,-872 6635,-872 6641,-872 6647,-878 6647,-884 6647,-884 6647,-1058 6647,-1058 6647,-1064 6641,-1070 6635,-1070 6635,-1070 6301,-1070 6301,-1070 6295,-1070 6289,-1064 6289,-1058 6289,-1058 6289,-884 6289,-884 6289,-878 6295,-872 6301,-872"/>
<text text-anchor="middle" x="6468" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="6468" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust761" class="cluster">
<title>cluster_board_processor_cores6_core_mmu_itb</title>
<g id="a_clust761"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores6.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6309,-880C6309,-880 6452,-880 6452,-880 6458,-880 6464,-886 6464,-892 6464,-892 6464,-1012 6464,-1012 6464,-1018 6458,-1024 6452,-1024 6452,-1024 6309,-1024 6309,-1024 6303,-1024 6297,-1018 6297,-1012 6297,-1012 6297,-892 6297,-892 6297,-886 6303,-880 6309,-880"/>
<text text-anchor="middle" x="6380.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="6380.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust762" class="cluster">
<title>cluster_board_processor_cores6_core_mmu_itb_walker</title>
<g id="a_clust762"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores6.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M6317,-888C6317,-888 6444,-888 6444,-888 6450,-888 6456,-894 6456,-900 6456,-900 6456,-966 6456,-966 6456,-972 6450,-978 6444,-978 6444,-978 6317,-978 6317,-978 6311,-978 6305,-972 6305,-966 6305,-966 6305,-900 6305,-900 6305,-894 6311,-888 6317,-888"/>
<text text-anchor="middle" x="6380.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6380.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust764" class="cluster">
<title>cluster_board_processor_cores6_core_mmu_dtb</title>
<g id="a_clust764"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores6.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6484,-880C6484,-880 6627,-880 6627,-880 6633,-880 6639,-886 6639,-892 6639,-892 6639,-1012 6639,-1012 6639,-1018 6633,-1024 6627,-1024 6627,-1024 6484,-1024 6484,-1024 6478,-1024 6472,-1018 6472,-1012 6472,-1012 6472,-892 6472,-892 6472,-886 6478,-880 6484,-880"/>
<text text-anchor="middle" x="6555.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="6555.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust765" class="cluster">
<title>cluster_board_processor_cores6_core_mmu_dtb_walker</title>
<g id="a_clust765"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores6.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M6492,-888C6492,-888 6619,-888 6619,-888 6625,-888 6631,-894 6631,-900 6631,-900 6631,-966 6631,-966 6631,-972 6625,-978 6619,-978 6619,-978 6492,-978 6492,-978 6486,-978 6480,-972 6480,-966 6480,-966 6480,-900 6480,-900 6480,-894 6486,-888 6492,-888"/>
<text text-anchor="middle" x="6555.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6555.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust881" class="cluster">
<title>cluster_board_processor_cores6_core_interrupts</title>
<g id="a_clust881"><a xlink:title="clk_domain=board.processor.cores6.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M5786,-888C5786,-888 6063,-888 6063,-888 6069,-888 6075,-894 6075,-900 6075,-900 6075,-966 6075,-966 6075,-972 6069,-978 6063,-978 6063,-978 5786,-978 5786,-978 5780,-978 5774,-972 5774,-966 5774,-966 5774,-900 5774,-900 5774,-894 5780,-888 5786,-888"/>
<text text-anchor="middle" x="5924.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="5924.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust883" class="cluster">
<title>cluster_board_processor_cores7</title>
<g id="a_clust883"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M6683,-856C6683,-856 7564,-856 7564,-856 7570,-856 7576,-862 7576,-868 7576,-868 7576,-1150 7576,-1150 7576,-1156 7570,-1162 7564,-1162 7564,-1162 6683,-1162 6683,-1162 6677,-1162 6671,-1156 6671,-1150 6671,-1150 6671,-868 6671,-868 6671,-862 6677,-856 6683,-856"/>
<text text-anchor="middle" x="7123.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores7 </text>
<text text-anchor="middle" x="7123.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust884" class="cluster">
<title>cluster_board_processor_cores7_core</title>
<g id="a_clust884"><a xlink:title="branchPred=board.processor.cores7.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=7&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores7.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores7.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores7.core.interrupts&#10;isa=board.processor.cores7.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores7.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores7.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores7.core.tracer&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M6691,-864C6691,-864 7556,-864 7556,-864 7562,-864 7568,-870 7568,-876 7568,-876 7568,-1104 7568,-1104 7568,-1110 7562,-1116 7556,-1116 7556,-1116 6691,-1116 6691,-1116 6685,-1116 6679,-1110 6679,-1104 6679,-1104 6679,-876 6679,-876 6679,-870 6685,-864 6691,-864"/>
<text text-anchor="middle" x="7123.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="7123.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust885" class="cluster">
<title>cluster_board_processor_cores7_core_mmu</title>
<g id="a_clust885"><a xlink:title="dtb=board.processor.cores7.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores7.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M7214,-872C7214,-872 7548,-872 7548,-872 7554,-872 7560,-878 7560,-884 7560,-884 7560,-1058 7560,-1058 7560,-1064 7554,-1070 7548,-1070 7548,-1070 7214,-1070 7214,-1070 7208,-1070 7202,-1064 7202,-1058 7202,-1058 7202,-884 7202,-884 7202,-878 7208,-872 7214,-872"/>
<text text-anchor="middle" x="7381" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7381" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust886" class="cluster">
<title>cluster_board_processor_cores7_core_mmu_itb</title>
<g id="a_clust886"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores7.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7222,-880C7222,-880 7365,-880 7365,-880 7371,-880 7377,-886 7377,-892 7377,-892 7377,-1012 7377,-1012 7377,-1018 7371,-1024 7365,-1024 7365,-1024 7222,-1024 7222,-1024 7216,-1024 7210,-1018 7210,-1012 7210,-1012 7210,-892 7210,-892 7210,-886 7216,-880 7222,-880"/>
<text text-anchor="middle" x="7293.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7293.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust887" class="cluster">
<title>cluster_board_processor_cores7_core_mmu_itb_walker</title>
<g id="a_clust887"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores7.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M7230,-888C7230,-888 7357,-888 7357,-888 7363,-888 7369,-894 7369,-900 7369,-900 7369,-966 7369,-966 7369,-972 7363,-978 7357,-978 7357,-978 7230,-978 7230,-978 7224,-978 7218,-972 7218,-966 7218,-966 7218,-900 7218,-900 7218,-894 7224,-888 7230,-888"/>
<text text-anchor="middle" x="7293.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7293.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust889" class="cluster">
<title>cluster_board_processor_cores7_core_mmu_dtb</title>
<g id="a_clust889"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores7.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7397,-880C7397,-880 7540,-880 7540,-880 7546,-880 7552,-886 7552,-892 7552,-892 7552,-1012 7552,-1012 7552,-1018 7546,-1024 7540,-1024 7540,-1024 7397,-1024 7397,-1024 7391,-1024 7385,-1018 7385,-1012 7385,-1012 7385,-892 7385,-892 7385,-886 7391,-880 7397,-880"/>
<text text-anchor="middle" x="7468.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7468.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust890" class="cluster">
<title>cluster_board_processor_cores7_core_mmu_dtb_walker</title>
<g id="a_clust890"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores7.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M7405,-888C7405,-888 7532,-888 7532,-888 7538,-888 7544,-894 7544,-900 7544,-900 7544,-966 7544,-966 7544,-972 7538,-978 7532,-978 7532,-978 7405,-978 7405,-978 7399,-978 7393,-972 7393,-966 7393,-966 7393,-900 7393,-900 7393,-894 7399,-888 7405,-888"/>
<text text-anchor="middle" x="7468.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7468.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1006" class="cluster">
<title>cluster_board_processor_cores7_core_interrupts</title>
<g id="a_clust1006"><a xlink:title="clk_domain=board.processor.cores7.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M6699,-888C6699,-888 6976,-888 6976,-888 6982,-888 6988,-894 6988,-900 6988,-900 6988,-966 6988,-966 6988,-972 6982,-978 6976,-978 6976,-978 6699,-978 6699,-978 6693,-978 6687,-972 6687,-966 6687,-966 6687,-900 6687,-900 6687,-894 6693,-888 6699,-888"/>
<text text-anchor="middle" x="6837.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="6837.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1008" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust1008"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M136,-880C136,-880 252,-880 252,-880 258,-880 264,-886 264,-892 264,-892 264,-1012 264,-1012 264,-1018 258,-1024 252,-1024 252,-1024 136,-1024 136,-1024 130,-1024 124,-1018 124,-1012 124,-1012 124,-892 124,-892 124,-886 130,-880 136,-880"/>
<text text-anchor="middle" x="194" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="194" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust1009" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust1009"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M191,-888C191,-888 244,-888 244,-888 250,-888 256,-894 256,-900 256,-900 256,-966 256,-966 256,-972 250,-978 244,-978 244,-978 191,-978 191,-978 185,-978 179,-972 179,-966 179,-966 179,-900 179,-900 179,-894 185,-888 191,-888"/>
<text text-anchor="middle" x="217.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="217.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust1013" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust1013"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M36,-24C36,-24 6356,-24 6356,-24 6362,-24 6368,-30 6368,-36 6368,-36 6368,-828 6368,-828 6368,-834 6362,-840 6356,-840 6356,-840 36,-840 36,-840 30,-840 24,-834 24,-828 24,-828 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="3196" y="-824.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="3196" y="-809.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1PrivateL2SharedL3CacheHierarchy</text>
</a>
</g>
</g>
<g id="clust1014" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust1014"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M3018,-566C3018,-566 3330,-566 3330,-566 3336,-566 3342,-572 3342,-578 3342,-578 3342,-782 3342,-782 3342,-788 3336,-794 3330,-794 3330,-794 3018,-794 3018,-794 3012,-794 3006,-788 3006,-782 3006,-782 3006,-578 3006,-578 3006,-572 3012,-566 3018,-566"/>
<text text-anchor="middle" x="3174" y="-778.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="3174" y="-763.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust1017" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust1017"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M3026,-574C3026,-574 3140,-574 3140,-574 3146,-574 3152,-580 3152,-586 3152,-586 3152,-652 3152,-652 3152,-658 3146,-664 3140,-664 3140,-664 3026,-664 3026,-664 3020,-664 3014,-658 3014,-652 3014,-652 3014,-586 3014,-586 3014,-580 3020,-574 3026,-574"/>
<text text-anchor="middle" x="3083" y="-648.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="3083" y="-633.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust1019" class="cluster">
<title>cluster_board_cache_hierarchy_l3_bus</title>
<g id="a_clust1019"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l3_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l3_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M3151,-444C3151,-444 3387,-444 3387,-444 3393,-444 3399,-450 3399,-456 3399,-456 3399,-522 3399,-522 3399,-528 3393,-534 3387,-534 3387,-534 3151,-534 3151,-534 3145,-534 3139,-528 3139,-522 3139,-522 3139,-456 3139,-456 3139,-450 3145,-444 3151,-444"/>
<text text-anchor="middle" x="3269" y="-518.8" font-family="Arial" font-size="14.00" fill="#000000">l3_bus </text>
<text text-anchor="middle" x="3269" y="-503.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust1022" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0</title>
<g id="a_clust1022"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M44,-32C44,-32 804,-32 804,-32 810,-32 816,-38 816,-44 816,-44 816,-424 816,-424 816,-430 810,-436 804,-436 804,-436 44,-436 44,-436 38,-436 32,-430 32,-424 32,-424 32,-44 32,-44 32,-38 38,-32 44,-32"/>
<text text-anchor="middle" x="424" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters0 </text>
<text text-anchor="middle" x="424" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust1023" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0_l1i_cache</title>
<g id="a_clust1023"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters0.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters0.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters0.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters0.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M52,-40C52,-40 214,-40 214,-40 220,-40 226,-46 226,-52 226,-52 226,-118 226,-118 226,-124 220,-130 214,-130 214,-130 52,-130 52,-130 46,-130 40,-124 40,-118 40,-118 40,-52 40,-52 40,-46 46,-40 52,-40"/>
<text text-anchor="middle" x="133" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="133" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust1033" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0_l1d_cache</title>
<g id="a_clust1033"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters0.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters0.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters0.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters0.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M246,-40C246,-40 408,-40 408,-40 414,-40 420,-46 420,-52 420,-52 420,-118 420,-118 420,-124 414,-130 408,-130 408,-130 246,-130 246,-130 240,-130 234,-124 234,-118 234,-118 234,-52 234,-52 234,-46 240,-40 246,-40"/>
<text text-anchor="middle" x="327" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="327" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust1043" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0_l2_cache</title>
<g id="a_clust1043"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters0.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters0.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters0.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters0.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M424,-300C424,-300 586,-300 586,-300 592,-300 598,-306 598,-312 598,-312 598,-378 598,-378 598,-384 592,-390 586,-390 586,-390 424,-390 424,-390 418,-390 412,-384 412,-378 412,-378 412,-312 412,-312 412,-306 418,-300 424,-300"/>
<text text-anchor="middle" x="505" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="505" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust1053" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0_l2_bus</title>
<g id="a_clust1053"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters0.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters0.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M290,-170C290,-170 526,-170 526,-170 532,-170 538,-176 538,-182 538,-182 538,-248 538,-248 538,-254 532,-260 526,-260 526,-260 290,-260 290,-260 284,-260 278,-254 278,-248 278,-248 278,-182 278,-182 278,-176 284,-170 290,-170"/>
<text text-anchor="middle" x="408" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="408" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust1056" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0_iptw_cache</title>
<g id="a_clust1056"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters0.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters0.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters0.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M440,-40C440,-40 602,-40 602,-40 608,-40 614,-46 614,-52 614,-52 614,-118 614,-118 614,-124 608,-130 602,-130 602,-130 440,-130 440,-130 434,-130 428,-124 428,-118 428,-118 428,-52 428,-52 428,-46 434,-40 440,-40"/>
<text text-anchor="middle" x="521" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="521" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust1062" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0_dptw_cache</title>
<g id="a_clust1062"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters0.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters0.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters0.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M634,-40C634,-40 796,-40 796,-40 802,-40 808,-46 808,-52 808,-52 808,-118 808,-118 808,-124 802,-130 796,-130 796,-130 634,-130 634,-130 628,-130 622,-124 622,-118 622,-118 622,-52 622,-52 622,-46 628,-40 634,-40"/>
<text text-anchor="middle" x="715" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="715" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust1068" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1</title>
<g id="a_clust1068"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M836,-32C836,-32 1596,-32 1596,-32 1602,-32 1608,-38 1608,-44 1608,-44 1608,-424 1608,-424 1608,-430 1602,-436 1596,-436 1596,-436 836,-436 836,-436 830,-436 824,-430 824,-424 824,-424 824,-44 824,-44 824,-38 830,-32 836,-32"/>
<text text-anchor="middle" x="1216" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters1 </text>
<text text-anchor="middle" x="1216" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust1069" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1_l1i_cache</title>
<g id="a_clust1069"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters1.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters1.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters1.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters1.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M844,-40C844,-40 1006,-40 1006,-40 1012,-40 1018,-46 1018,-52 1018,-52 1018,-118 1018,-118 1018,-124 1012,-130 1006,-130 1006,-130 844,-130 844,-130 838,-130 832,-124 832,-118 832,-118 832,-52 832,-52 832,-46 838,-40 844,-40"/>
<text text-anchor="middle" x="925" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="925" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust1079" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1_l1d_cache</title>
<g id="a_clust1079"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters1.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters1.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters1.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters1.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M1038,-40C1038,-40 1200,-40 1200,-40 1206,-40 1212,-46 1212,-52 1212,-52 1212,-118 1212,-118 1212,-124 1206,-130 1200,-130 1200,-130 1038,-130 1038,-130 1032,-130 1026,-124 1026,-118 1026,-118 1026,-52 1026,-52 1026,-46 1032,-40 1038,-40"/>
<text text-anchor="middle" x="1119" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="1119" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust1089" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1_l2_cache</title>
<g id="a_clust1089"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters1.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters1.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters1.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters1.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M1217,-300C1217,-300 1379,-300 1379,-300 1385,-300 1391,-306 1391,-312 1391,-312 1391,-378 1391,-378 1391,-384 1385,-390 1379,-390 1379,-390 1217,-390 1217,-390 1211,-390 1205,-384 1205,-378 1205,-378 1205,-312 1205,-312 1205,-306 1211,-300 1217,-300"/>
<text text-anchor="middle" x="1298" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="1298" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust1099" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1_l2_bus</title>
<g id="a_clust1099"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters1.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters1.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1082,-170C1082,-170 1318,-170 1318,-170 1324,-170 1330,-176 1330,-182 1330,-182 1330,-248 1330,-248 1330,-254 1324,-260 1318,-260 1318,-260 1082,-260 1082,-260 1076,-260 1070,-254 1070,-248 1070,-248 1070,-182 1070,-182 1070,-176 1076,-170 1082,-170"/>
<text text-anchor="middle" x="1200" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="1200" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust1102" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1_iptw_cache</title>
<g id="a_clust1102"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters1.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters1.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters1.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M1232,-40C1232,-40 1394,-40 1394,-40 1400,-40 1406,-46 1406,-52 1406,-52 1406,-118 1406,-118 1406,-124 1400,-130 1394,-130 1394,-130 1232,-130 1232,-130 1226,-130 1220,-124 1220,-118 1220,-118 1220,-52 1220,-52 1220,-46 1226,-40 1232,-40"/>
<text text-anchor="middle" x="1313" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="1313" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust1108" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1_dptw_cache</title>
<g id="a_clust1108"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters1.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters1.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters1.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M1426,-40C1426,-40 1588,-40 1588,-40 1594,-40 1600,-46 1600,-52 1600,-52 1600,-118 1600,-118 1600,-124 1594,-130 1588,-130 1588,-130 1426,-130 1426,-130 1420,-130 1414,-124 1414,-118 1414,-118 1414,-52 1414,-52 1414,-46 1420,-40 1426,-40"/>
<text text-anchor="middle" x="1507" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="1507" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust1114" class="cluster">
<title>cluster_board_cache_hierarchy_clusters2</title>
<g id="a_clust1114"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M1628,-32C1628,-32 2388,-32 2388,-32 2394,-32 2400,-38 2400,-44 2400,-44 2400,-424 2400,-424 2400,-430 2394,-436 2388,-436 2388,-436 1628,-436 1628,-436 1622,-436 1616,-430 1616,-424 1616,-424 1616,-44 1616,-44 1616,-38 1622,-32 1628,-32"/>
<text text-anchor="middle" x="2008" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters2 </text>
<text text-anchor="middle" x="2008" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust1115" class="cluster">
<title>cluster_board_cache_hierarchy_clusters2_l1i_cache</title>
<g id="a_clust1115"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters2.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters2.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters2.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters2.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M1636,-40C1636,-40 1798,-40 1798,-40 1804,-40 1810,-46 1810,-52 1810,-52 1810,-118 1810,-118 1810,-124 1804,-130 1798,-130 1798,-130 1636,-130 1636,-130 1630,-130 1624,-124 1624,-118 1624,-118 1624,-52 1624,-52 1624,-46 1630,-40 1636,-40"/>
<text text-anchor="middle" x="1717" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="1717" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust1125" class="cluster">
<title>cluster_board_cache_hierarchy_clusters2_l1d_cache</title>
<g id="a_clust1125"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters2.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters2.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters2.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters2.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M1830,-40C1830,-40 1992,-40 1992,-40 1998,-40 2004,-46 2004,-52 2004,-52 2004,-118 2004,-118 2004,-124 1998,-130 1992,-130 1992,-130 1830,-130 1830,-130 1824,-130 1818,-124 1818,-118 1818,-118 1818,-52 1818,-52 1818,-46 1824,-40 1830,-40"/>
<text text-anchor="middle" x="1911" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="1911" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust1135" class="cluster">
<title>cluster_board_cache_hierarchy_clusters2_l2_cache</title>
<g id="a_clust1135"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters2.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters2.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters2.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters2.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M2009,-300C2009,-300 2171,-300 2171,-300 2177,-300 2183,-306 2183,-312 2183,-312 2183,-378 2183,-378 2183,-384 2177,-390 2171,-390 2171,-390 2009,-390 2009,-390 2003,-390 1997,-384 1997,-378 1997,-378 1997,-312 1997,-312 1997,-306 2003,-300 2009,-300"/>
<text text-anchor="middle" x="2090" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="2090" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust1145" class="cluster">
<title>cluster_board_cache_hierarchy_clusters2_l2_bus</title>
<g id="a_clust1145"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters2.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters2.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1874,-170C1874,-170 2110,-170 2110,-170 2116,-170 2122,-176 2122,-182 2122,-182 2122,-248 2122,-248 2122,-254 2116,-260 2110,-260 2110,-260 1874,-260 1874,-260 1868,-260 1862,-254 1862,-248 1862,-248 1862,-182 1862,-182 1862,-176 1868,-170 1874,-170"/>
<text text-anchor="middle" x="1992" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="1992" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust1148" class="cluster">
<title>cluster_board_cache_hierarchy_clusters2_iptw_cache</title>
<g id="a_clust1148"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters2.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters2.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters2.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M2024,-40C2024,-40 2186,-40 2186,-40 2192,-40 2198,-46 2198,-52 2198,-52 2198,-118 2198,-118 2198,-124 2192,-130 2186,-130 2186,-130 2024,-130 2024,-130 2018,-130 2012,-124 2012,-118 2012,-118 2012,-52 2012,-52 2012,-46 2018,-40 2024,-40"/>
<text text-anchor="middle" x="2105" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="2105" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust1154" class="cluster">
<title>cluster_board_cache_hierarchy_clusters2_dptw_cache</title>
<g id="a_clust1154"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters2.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters2.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters2.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M2218,-40C2218,-40 2380,-40 2380,-40 2386,-40 2392,-46 2392,-52 2392,-52 2392,-118 2392,-118 2392,-124 2386,-130 2380,-130 2380,-130 2218,-130 2218,-130 2212,-130 2206,-124 2206,-118 2206,-118 2206,-52 2206,-52 2206,-46 2212,-40 2218,-40"/>
<text text-anchor="middle" x="2299" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="2299" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust1160" class="cluster">
<title>cluster_board_cache_hierarchy_clusters3</title>
<g id="a_clust1160"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M2420,-32C2420,-32 3180,-32 3180,-32 3186,-32 3192,-38 3192,-44 3192,-44 3192,-424 3192,-424 3192,-430 3186,-436 3180,-436 3180,-436 2420,-436 2420,-436 2414,-436 2408,-430 2408,-424 2408,-424 2408,-44 2408,-44 2408,-38 2414,-32 2420,-32"/>
<text text-anchor="middle" x="2800" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters3 </text>
<text text-anchor="middle" x="2800" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust1161" class="cluster">
<title>cluster_board_cache_hierarchy_clusters3_l1i_cache</title>
<g id="a_clust1161"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters3.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters3.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters3.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters3.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M2428,-40C2428,-40 2590,-40 2590,-40 2596,-40 2602,-46 2602,-52 2602,-52 2602,-118 2602,-118 2602,-124 2596,-130 2590,-130 2590,-130 2428,-130 2428,-130 2422,-130 2416,-124 2416,-118 2416,-118 2416,-52 2416,-52 2416,-46 2422,-40 2428,-40"/>
<text text-anchor="middle" x="2509" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="2509" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust1171" class="cluster">
<title>cluster_board_cache_hierarchy_clusters3_l1d_cache</title>
<g id="a_clust1171"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters3.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters3.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters3.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters3.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M2622,-40C2622,-40 2784,-40 2784,-40 2790,-40 2796,-46 2796,-52 2796,-52 2796,-118 2796,-118 2796,-124 2790,-130 2784,-130 2784,-130 2622,-130 2622,-130 2616,-130 2610,-124 2610,-118 2610,-118 2610,-52 2610,-52 2610,-46 2616,-40 2622,-40"/>
<text text-anchor="middle" x="2703" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="2703" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust1181" class="cluster">
<title>cluster_board_cache_hierarchy_clusters3_l2_cache</title>
<g id="a_clust1181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters3.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters3.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters3.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters3.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M2801,-300C2801,-300 2963,-300 2963,-300 2969,-300 2975,-306 2975,-312 2975,-312 2975,-378 2975,-378 2975,-384 2969,-390 2963,-390 2963,-390 2801,-390 2801,-390 2795,-390 2789,-384 2789,-378 2789,-378 2789,-312 2789,-312 2789,-306 2795,-300 2801,-300"/>
<text text-anchor="middle" x="2882" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="2882" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust1191" class="cluster">
<title>cluster_board_cache_hierarchy_clusters3_l2_bus</title>
<g id="a_clust1191"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters3.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters3.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M2666,-170C2666,-170 2902,-170 2902,-170 2908,-170 2914,-176 2914,-182 2914,-182 2914,-248 2914,-248 2914,-254 2908,-260 2902,-260 2902,-260 2666,-260 2666,-260 2660,-260 2654,-254 2654,-248 2654,-248 2654,-182 2654,-182 2654,-176 2660,-170 2666,-170"/>
<text text-anchor="middle" x="2784" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="2784" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust1194" class="cluster">
<title>cluster_board_cache_hierarchy_clusters3_iptw_cache</title>
<g id="a_clust1194"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters3.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters3.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters3.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M2816,-40C2816,-40 2978,-40 2978,-40 2984,-40 2990,-46 2990,-52 2990,-52 2990,-118 2990,-118 2990,-124 2984,-130 2978,-130 2978,-130 2816,-130 2816,-130 2810,-130 2804,-124 2804,-118 2804,-118 2804,-52 2804,-52 2804,-46 2810,-40 2816,-40"/>
<text text-anchor="middle" x="2897" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="2897" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust1200" class="cluster">
<title>cluster_board_cache_hierarchy_clusters3_dptw_cache</title>
<g id="a_clust1200"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters3.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters3.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters3.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M3010,-40C3010,-40 3172,-40 3172,-40 3178,-40 3184,-46 3184,-52 3184,-52 3184,-118 3184,-118 3184,-124 3178,-130 3172,-130 3172,-130 3010,-130 3010,-130 3004,-130 2998,-124 2998,-118 2998,-118 2998,-52 2998,-52 2998,-46 3004,-40 3010,-40"/>
<text text-anchor="middle" x="3091" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="3091" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust1206" class="cluster">
<title>cluster_board_cache_hierarchy_clusters4</title>
<g id="a_clust1206"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M3212,-32C3212,-32 3972,-32 3972,-32 3978,-32 3984,-38 3984,-44 3984,-44 3984,-424 3984,-424 3984,-430 3978,-436 3972,-436 3972,-436 3212,-436 3212,-436 3206,-436 3200,-430 3200,-424 3200,-424 3200,-44 3200,-44 3200,-38 3206,-32 3212,-32"/>
<text text-anchor="middle" x="3592" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters4 </text>
<text text-anchor="middle" x="3592" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust1207" class="cluster">
<title>cluster_board_cache_hierarchy_clusters4_l1i_cache</title>
<g id="a_clust1207"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters4.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters4.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters4.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters4.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M3220,-40C3220,-40 3382,-40 3382,-40 3388,-40 3394,-46 3394,-52 3394,-52 3394,-118 3394,-118 3394,-124 3388,-130 3382,-130 3382,-130 3220,-130 3220,-130 3214,-130 3208,-124 3208,-118 3208,-118 3208,-52 3208,-52 3208,-46 3214,-40 3220,-40"/>
<text text-anchor="middle" x="3301" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="3301" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust1217" class="cluster">
<title>cluster_board_cache_hierarchy_clusters4_l1d_cache</title>
<g id="a_clust1217"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters4.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters4.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters4.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters4.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M3414,-40C3414,-40 3576,-40 3576,-40 3582,-40 3588,-46 3588,-52 3588,-52 3588,-118 3588,-118 3588,-124 3582,-130 3576,-130 3576,-130 3414,-130 3414,-130 3408,-130 3402,-124 3402,-118 3402,-118 3402,-52 3402,-52 3402,-46 3408,-40 3414,-40"/>
<text text-anchor="middle" x="3495" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="3495" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust1227" class="cluster">
<title>cluster_board_cache_hierarchy_clusters4_l2_cache</title>
<g id="a_clust1227"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters4.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters4.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters4.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters4.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M3301,-300C3301,-300 3463,-300 3463,-300 3469,-300 3475,-306 3475,-312 3475,-312 3475,-378 3475,-378 3475,-384 3469,-390 3463,-390 3463,-390 3301,-390 3301,-390 3295,-390 3289,-384 3289,-378 3289,-378 3289,-312 3289,-312 3289,-306 3295,-300 3301,-300"/>
<text text-anchor="middle" x="3382" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="3382" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust1237" class="cluster">
<title>cluster_board_cache_hierarchy_clusters4_l2_bus</title>
<g id="a_clust1237"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters4.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters4.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M3376,-170C3376,-170 3612,-170 3612,-170 3618,-170 3624,-176 3624,-182 3624,-182 3624,-248 3624,-248 3624,-254 3618,-260 3612,-260 3612,-260 3376,-260 3376,-260 3370,-260 3364,-254 3364,-248 3364,-248 3364,-182 3364,-182 3364,-176 3370,-170 3376,-170"/>
<text text-anchor="middle" x="3494" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="3494" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust1240" class="cluster">
<title>cluster_board_cache_hierarchy_clusters4_iptw_cache</title>
<g id="a_clust1240"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters4.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters4.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters4.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M3608,-40C3608,-40 3770,-40 3770,-40 3776,-40 3782,-46 3782,-52 3782,-52 3782,-118 3782,-118 3782,-124 3776,-130 3770,-130 3770,-130 3608,-130 3608,-130 3602,-130 3596,-124 3596,-118 3596,-118 3596,-52 3596,-52 3596,-46 3602,-40 3608,-40"/>
<text text-anchor="middle" x="3689" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="3689" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust1246" class="cluster">
<title>cluster_board_cache_hierarchy_clusters4_dptw_cache</title>
<g id="a_clust1246"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters4.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters4.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters4.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M3802,-40C3802,-40 3964,-40 3964,-40 3970,-40 3976,-46 3976,-52 3976,-52 3976,-118 3976,-118 3976,-124 3970,-130 3964,-130 3964,-130 3802,-130 3802,-130 3796,-130 3790,-124 3790,-118 3790,-118 3790,-52 3790,-52 3790,-46 3796,-40 3802,-40"/>
<text text-anchor="middle" x="3883" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="3883" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust1252" class="cluster">
<title>cluster_board_cache_hierarchy_clusters5</title>
<g id="a_clust1252"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M4004,-32C4004,-32 4764,-32 4764,-32 4770,-32 4776,-38 4776,-44 4776,-44 4776,-424 4776,-424 4776,-430 4770,-436 4764,-436 4764,-436 4004,-436 4004,-436 3998,-436 3992,-430 3992,-424 3992,-424 3992,-44 3992,-44 3992,-38 3998,-32 4004,-32"/>
<text text-anchor="middle" x="4384" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters5 </text>
<text text-anchor="middle" x="4384" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust1253" class="cluster">
<title>cluster_board_cache_hierarchy_clusters5_l1i_cache</title>
<g id="a_clust1253"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters5.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters5.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters5.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters5.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M4012,-40C4012,-40 4174,-40 4174,-40 4180,-40 4186,-46 4186,-52 4186,-52 4186,-118 4186,-118 4186,-124 4180,-130 4174,-130 4174,-130 4012,-130 4012,-130 4006,-130 4000,-124 4000,-118 4000,-118 4000,-52 4000,-52 4000,-46 4006,-40 4012,-40"/>
<text text-anchor="middle" x="4093" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="4093" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust1263" class="cluster">
<title>cluster_board_cache_hierarchy_clusters5_l1d_cache</title>
<g id="a_clust1263"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters5.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters5.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters5.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters5.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M4206,-40C4206,-40 4368,-40 4368,-40 4374,-40 4380,-46 4380,-52 4380,-52 4380,-118 4380,-118 4380,-124 4374,-130 4368,-130 4368,-130 4206,-130 4206,-130 4200,-130 4194,-124 4194,-118 4194,-118 4194,-52 4194,-52 4194,-46 4200,-40 4206,-40"/>
<text text-anchor="middle" x="4287" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="4287" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust1273" class="cluster">
<title>cluster_board_cache_hierarchy_clusters5_l2_cache</title>
<g id="a_clust1273"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters5.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters5.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters5.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters5.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M4012,-300C4012,-300 4174,-300 4174,-300 4180,-300 4186,-306 4186,-312 4186,-312 4186,-378 4186,-378 4186,-384 4180,-390 4174,-390 4174,-390 4012,-390 4012,-390 4006,-390 4000,-384 4000,-378 4000,-378 4000,-312 4000,-312 4000,-306 4006,-300 4012,-300"/>
<text text-anchor="middle" x="4093" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="4093" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust1283" class="cluster">
<title>cluster_board_cache_hierarchy_clusters5_l2_bus</title>
<g id="a_clust1283"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters5.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters5.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M4087,-170C4087,-170 4323,-170 4323,-170 4329,-170 4335,-176 4335,-182 4335,-182 4335,-248 4335,-248 4335,-254 4329,-260 4323,-260 4323,-260 4087,-260 4087,-260 4081,-260 4075,-254 4075,-248 4075,-248 4075,-182 4075,-182 4075,-176 4081,-170 4087,-170"/>
<text text-anchor="middle" x="4205" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="4205" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust1286" class="cluster">
<title>cluster_board_cache_hierarchy_clusters5_iptw_cache</title>
<g id="a_clust1286"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters5.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters5.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters5.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M4400,-40C4400,-40 4562,-40 4562,-40 4568,-40 4574,-46 4574,-52 4574,-52 4574,-118 4574,-118 4574,-124 4568,-130 4562,-130 4562,-130 4400,-130 4400,-130 4394,-130 4388,-124 4388,-118 4388,-118 4388,-52 4388,-52 4388,-46 4394,-40 4400,-40"/>
<text text-anchor="middle" x="4481" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="4481" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust1292" class="cluster">
<title>cluster_board_cache_hierarchy_clusters5_dptw_cache</title>
<g id="a_clust1292"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters5.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters5.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters5.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M4594,-40C4594,-40 4756,-40 4756,-40 4762,-40 4768,-46 4768,-52 4768,-52 4768,-118 4768,-118 4768,-124 4762,-130 4756,-130 4756,-130 4594,-130 4594,-130 4588,-130 4582,-124 4582,-118 4582,-118 4582,-52 4582,-52 4582,-46 4588,-40 4594,-40"/>
<text text-anchor="middle" x="4675" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="4675" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust1298" class="cluster">
<title>cluster_board_cache_hierarchy_clusters6</title>
<g id="a_clust1298"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M4796,-32C4796,-32 5556,-32 5556,-32 5562,-32 5568,-38 5568,-44 5568,-44 5568,-424 5568,-424 5568,-430 5562,-436 5556,-436 5556,-436 4796,-436 4796,-436 4790,-436 4784,-430 4784,-424 4784,-424 4784,-44 4784,-44 4784,-38 4790,-32 4796,-32"/>
<text text-anchor="middle" x="5176" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters6 </text>
<text text-anchor="middle" x="5176" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust1299" class="cluster">
<title>cluster_board_cache_hierarchy_clusters6_l1i_cache</title>
<g id="a_clust1299"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters6.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters6.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters6.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters6.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M4804,-40C4804,-40 4966,-40 4966,-40 4972,-40 4978,-46 4978,-52 4978,-52 4978,-118 4978,-118 4978,-124 4972,-130 4966,-130 4966,-130 4804,-130 4804,-130 4798,-130 4792,-124 4792,-118 4792,-118 4792,-52 4792,-52 4792,-46 4798,-40 4804,-40"/>
<text text-anchor="middle" x="4885" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="4885" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust1309" class="cluster">
<title>cluster_board_cache_hierarchy_clusters6_l1d_cache</title>
<g id="a_clust1309"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters6.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters6.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters6.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters6.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M4998,-40C4998,-40 5160,-40 5160,-40 5166,-40 5172,-46 5172,-52 5172,-52 5172,-118 5172,-118 5172,-124 5166,-130 5160,-130 5160,-130 4998,-130 4998,-130 4992,-130 4986,-124 4986,-118 4986,-118 4986,-52 4986,-52 4986,-46 4992,-40 4998,-40"/>
<text text-anchor="middle" x="5079" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="5079" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust1319" class="cluster">
<title>cluster_board_cache_hierarchy_clusters6_l2_cache</title>
<g id="a_clust1319"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters6.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters6.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters6.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters6.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M4804,-300C4804,-300 4966,-300 4966,-300 4972,-300 4978,-306 4978,-312 4978,-312 4978,-378 4978,-378 4978,-384 4972,-390 4966,-390 4966,-390 4804,-390 4804,-390 4798,-390 4792,-384 4792,-378 4792,-378 4792,-312 4792,-312 4792,-306 4798,-300 4804,-300"/>
<text text-anchor="middle" x="4885" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="4885" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust1329" class="cluster">
<title>cluster_board_cache_hierarchy_clusters6_l2_bus</title>
<g id="a_clust1329"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters6.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters6.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M4879,-170C4879,-170 5115,-170 5115,-170 5121,-170 5127,-176 5127,-182 5127,-182 5127,-248 5127,-248 5127,-254 5121,-260 5115,-260 5115,-260 4879,-260 4879,-260 4873,-260 4867,-254 4867,-248 4867,-248 4867,-182 4867,-182 4867,-176 4873,-170 4879,-170"/>
<text text-anchor="middle" x="4997" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="4997" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust1332" class="cluster">
<title>cluster_board_cache_hierarchy_clusters6_iptw_cache</title>
<g id="a_clust1332"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters6.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters6.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters6.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M5192,-40C5192,-40 5354,-40 5354,-40 5360,-40 5366,-46 5366,-52 5366,-52 5366,-118 5366,-118 5366,-124 5360,-130 5354,-130 5354,-130 5192,-130 5192,-130 5186,-130 5180,-124 5180,-118 5180,-118 5180,-52 5180,-52 5180,-46 5186,-40 5192,-40"/>
<text text-anchor="middle" x="5273" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="5273" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust1338" class="cluster">
<title>cluster_board_cache_hierarchy_clusters6_dptw_cache</title>
<g id="a_clust1338"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters6.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters6.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters6.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M5386,-40C5386,-40 5548,-40 5548,-40 5554,-40 5560,-46 5560,-52 5560,-52 5560,-118 5560,-118 5560,-124 5554,-130 5548,-130 5548,-130 5386,-130 5386,-130 5380,-130 5374,-124 5374,-118 5374,-118 5374,-52 5374,-52 5374,-46 5380,-40 5386,-40"/>
<text text-anchor="middle" x="5467" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="5467" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust1344" class="cluster">
<title>cluster_board_cache_hierarchy_clusters7</title>
<g id="a_clust1344"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M5588,-32C5588,-32 6348,-32 6348,-32 6354,-32 6360,-38 6360,-44 6360,-44 6360,-424 6360,-424 6360,-430 6354,-436 6348,-436 6348,-436 5588,-436 5588,-436 5582,-436 5576,-430 5576,-424 5576,-424 5576,-44 5576,-44 5576,-38 5582,-32 5588,-32"/>
<text text-anchor="middle" x="5968" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters7 </text>
<text text-anchor="middle" x="5968" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust1345" class="cluster">
<title>cluster_board_cache_hierarchy_clusters7_l1i_cache</title>
<g id="a_clust1345"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters7.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters7.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters7.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters7.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M5596,-40C5596,-40 5758,-40 5758,-40 5764,-40 5770,-46 5770,-52 5770,-52 5770,-118 5770,-118 5770,-124 5764,-130 5758,-130 5758,-130 5596,-130 5596,-130 5590,-130 5584,-124 5584,-118 5584,-118 5584,-52 5584,-52 5584,-46 5590,-40 5596,-40"/>
<text text-anchor="middle" x="5677" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="5677" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust1355" class="cluster">
<title>cluster_board_cache_hierarchy_clusters7_l1d_cache</title>
<g id="a_clust1355"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters7.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters7.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters7.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters7.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M5790,-40C5790,-40 5952,-40 5952,-40 5958,-40 5964,-46 5964,-52 5964,-52 5964,-118 5964,-118 5964,-124 5958,-130 5952,-130 5952,-130 5790,-130 5790,-130 5784,-130 5778,-124 5778,-118 5778,-118 5778,-52 5778,-52 5778,-46 5784,-40 5790,-40"/>
<text text-anchor="middle" x="5871" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="5871" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust1365" class="cluster">
<title>cluster_board_cache_hierarchy_clusters7_l2_cache</title>
<g id="a_clust1365"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters7.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters7.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters7.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters7.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M5596,-300C5596,-300 5758,-300 5758,-300 5764,-300 5770,-306 5770,-312 5770,-312 5770,-378 5770,-378 5770,-384 5764,-390 5758,-390 5758,-390 5596,-390 5596,-390 5590,-390 5584,-384 5584,-378 5584,-378 5584,-312 5584,-312 5584,-306 5590,-300 5596,-300"/>
<text text-anchor="middle" x="5677" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="5677" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust1375" class="cluster">
<title>cluster_board_cache_hierarchy_clusters7_l2_bus</title>
<g id="a_clust1375"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters7.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters7.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M5671,-170C5671,-170 5907,-170 5907,-170 5913,-170 5919,-176 5919,-182 5919,-182 5919,-248 5919,-248 5919,-254 5913,-260 5907,-260 5907,-260 5671,-260 5671,-260 5665,-260 5659,-254 5659,-248 5659,-248 5659,-182 5659,-182 5659,-176 5665,-170 5671,-170"/>
<text text-anchor="middle" x="5789" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="5789" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust1378" class="cluster">
<title>cluster_board_cache_hierarchy_clusters7_iptw_cache</title>
<g id="a_clust1378"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters7.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters7.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters7.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M5984,-40C5984,-40 6146,-40 6146,-40 6152,-40 6158,-46 6158,-52 6158,-52 6158,-118 6158,-118 6158,-124 6152,-130 6146,-130 6146,-130 5984,-130 5984,-130 5978,-130 5972,-124 5972,-118 5972,-118 5972,-52 5972,-52 5972,-46 5978,-40 5984,-40"/>
<text text-anchor="middle" x="6065" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="6065" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust1384" class="cluster">
<title>cluster_board_cache_hierarchy_clusters7_dptw_cache</title>
<g id="a_clust1384"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters7.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters7.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters7.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M6178,-40C6178,-40 6340,-40 6340,-40 6346,-40 6352,-46 6352,-52 6352,-52 6352,-118 6352,-118 6352,-124 6346,-130 6340,-130 6340,-130 6178,-130 6178,-130 6172,-130 6166,-124 6166,-118 6166,-118 6166,-52 6166,-52 6166,-46 6172,-40 6178,-40"/>
<text text-anchor="middle" x="6259" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="6259" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust1390" class="cluster">
<title>cluster_board_cache_hierarchy_l3_cache</title>
<g id="a_clust1390"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l3_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l3_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=2097152&#10;system=board&#10;tag_latency=20&#10;tags=board.cache_hierarchy.l3_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M3362,-574C3362,-574 3524,-574 3524,-574 3530,-574 3536,-580 3536,-586 3536,-586 3536,-652 3536,-652 3536,-658 3530,-664 3524,-664 3524,-664 3362,-664 3362,-664 3356,-664 3350,-658 3350,-652 3350,-652 3350,-586 3350,-586 3350,-580 3356,-574 3362,-574"/>
<text text-anchor="middle" x="3443" y="-648.8" font-family="Arial" font-size="14.00" fill="#000000">l3_cache </text>
<text text-anchor="middle" x="3443" y="-633.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M103.5,-932C103.5,-932 36.5,-932 36.5,-932 30.5,-932 24.5,-926 24.5,-920 24.5,-920 24.5,-908 24.5,-908 24.5,-902 30.5,-896 36.5,-896 36.5,-896 103.5,-896 103.5,-896 109.5,-896 115.5,-902 115.5,-908 115.5,-908 115.5,-920 115.5,-920 115.5,-926 109.5,-932 103.5,-932"/>
<text text-anchor="middle" x="70" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node59" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3322,-748C3322,-748 3238,-748 3238,-748 3232,-748 3226,-742 3226,-736 3226,-736 3226,-724 3226,-724 3226,-718 3232,-712 3238,-712 3238,-712 3322,-712 3322,-712 3328,-712 3334,-718 3334,-724 3334,-724 3334,-736 3334,-736 3334,-742 3328,-748 3322,-748"/>
<text text-anchor="middle" x="3280" y="-726.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M90.06,-895.81C110.07,-879.89 142.43,-857.31 175,-848 195.31,-842.19 3198.72,-850.58 3217,-840 3247.39,-822.41 3264.45,-783.96 3272.94,-757.77"/>
<polygon fill="black" stroke="black" points="3276.33,-758.65 3275.88,-748.06 3269.63,-756.62 3276.33,-758.65"/>
</g>
<!-- board_processor_cores0_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores0_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M681,-932C681,-932 619,-932 619,-932 613,-932 607,-926 607,-920 607,-920 607,-908 607,-908 607,-902 613,-896 619,-896 619,-896 681,-896 681,-896 687,-896 693,-902 693,-908 693,-908 693,-920 693,-920 693,-926 687,-932 681,-932"/>
<text text-anchor="middle" x="650" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters0_l1i_cache_cpu_side -->
<g id="node65" class="node">
<title>board_cache_hierarchy_clusters0_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M205.5,-84C205.5,-84 158.5,-84 158.5,-84 152.5,-84 146.5,-78 146.5,-72 146.5,-72 146.5,-60 146.5,-60 146.5,-54 152.5,-48 158.5,-48 158.5,-48 205.5,-48 205.5,-48 211.5,-48 217.5,-54 217.5,-60 217.5,-60 217.5,-72 217.5,-72 217.5,-78 211.5,-84 205.5,-84"/>
<text text-anchor="middle" x="182" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores0_core_icache_port&#45;&gt;board_cache_hierarchy_clusters0_l1i_cache_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores0_core_icache_port&#45;&gt;board_cache_hierarchy_clusters0_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M658.39,-895.77C667.11,-880.06 682.37,-857.84 703,-848 719.57,-840.1 3327.66,-840.75 3346,-840 3682.65,-826.2 6369,-937.94 6369,-601 6369,-601 6369,-601 6369,-325 6369,-115.15 6129.8,-205.66 5923,-170 5767.16,-143.13 371.47,-200.68 230,-130 214.51,-122.26 202.64,-106.89 194.58,-93.27"/>
<polygon fill="black" stroke="black" points="197.5,-91.31 189.62,-84.23 191.37,-94.68 197.5,-91.31"/>
</g>
<!-- board_processor_cores0_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores0_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M790.5,-932C790.5,-932 723.5,-932 723.5,-932 717.5,-932 711.5,-926 711.5,-920 711.5,-920 711.5,-908 711.5,-908 711.5,-902 717.5,-896 723.5,-896 723.5,-896 790.5,-896 790.5,-896 796.5,-896 802.5,-902 802.5,-908 802.5,-908 802.5,-920 802.5,-920 802.5,-926 796.5,-932 790.5,-932"/>
<text text-anchor="middle" x="757" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters0_l1d_cache_cpu_side -->
<g id="node67" class="node">
<title>board_cache_hierarchy_clusters0_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M399.5,-84C399.5,-84 352.5,-84 352.5,-84 346.5,-84 340.5,-78 340.5,-72 340.5,-72 340.5,-60 340.5,-60 340.5,-54 346.5,-48 352.5,-48 352.5,-48 399.5,-48 399.5,-48 405.5,-48 411.5,-54 411.5,-60 411.5,-60 411.5,-72 411.5,-72 411.5,-78 405.5,-84 399.5,-84"/>
<text text-anchor="middle" x="376" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores0_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters0_l1d_cache_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores0_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters0_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M768.28,-895.96C779.86,-880.15 799.49,-857.65 823,-848 840.83,-840.68 6359.96,-853.21 6374,-840 6393.38,-821.77 6389,-627.61 6389,-601 6389,-601 6389,-601 6389,-325 6389,-290.39 6399.54,-193.35 6374,-170 6313,-114.24 497.93,-166.93 424,-130 408.51,-122.26 396.64,-106.89 388.58,-93.27"/>
<polygon fill="black" stroke="black" points="391.5,-91.31 383.62,-84.23 385.37,-94.68 391.5,-91.31"/>
</g>
<!-- board_processor_cores0_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores0_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M958,-932C958,-932 928,-932 928,-932 922,-932 916,-926 916,-920 916,-920 916,-908 916,-908 916,-902 922,-896 928,-896 928,-896 958,-896 958,-896 964,-896 970,-902 970,-908 970,-908 970,-920 970,-920 970,-926 964,-932 958,-932"/>
<text text-anchor="middle" x="943" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters0_iptw_cache_cpu_side -->
<g id="node73" class="node">
<title>board_cache_hierarchy_clusters0_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M593.5,-84C593.5,-84 546.5,-84 546.5,-84 540.5,-84 534.5,-78 534.5,-72 534.5,-72 534.5,-60 534.5,-60 534.5,-54 540.5,-48 546.5,-48 546.5,-48 593.5,-48 593.5,-48 599.5,-48 605.5,-54 605.5,-60 605.5,-60 605.5,-72 605.5,-72 605.5,-78 599.5,-84 593.5,-84"/>
<text text-anchor="middle" x="570" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores0_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters0_iptw_cache_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_cores0_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters0_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M951.87,-895.74C961.04,-880.01 976.95,-857.78 998,-848 1014.99,-840.1 6380.35,-852.84 6394,-840 6413.38,-821.77 6409,-627.61 6409,-601 6409,-601 6409,-601 6409,-325 6409,-290.39 6419.54,-193.35 6394,-170 6334.79,-115.87 689.77,-165.85 618,-130 602.51,-122.26 590.64,-106.89 582.58,-93.27"/>
<polygon fill="black" stroke="black" points="585.5,-91.31 577.62,-84.23 579.37,-94.68 585.5,-91.31"/>
</g>
<!-- board_processor_cores0_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores0_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1133,-932C1133,-932 1103,-932 1103,-932 1097,-932 1091,-926 1091,-920 1091,-920 1091,-908 1091,-908 1091,-902 1097,-896 1103,-896 1103,-896 1133,-896 1133,-896 1139,-896 1145,-902 1145,-908 1145,-908 1145,-920 1145,-920 1145,-926 1139,-932 1133,-932"/>
<text text-anchor="middle" x="1118" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters0_dptw_cache_cpu_side -->
<g id="node75" class="node">
<title>board_cache_hierarchy_clusters0_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M787.5,-84C787.5,-84 740.5,-84 740.5,-84 734.5,-84 728.5,-78 728.5,-72 728.5,-72 728.5,-60 728.5,-60 728.5,-54 734.5,-48 740.5,-48 740.5,-48 787.5,-48 787.5,-48 793.5,-48 799.5,-54 799.5,-60 799.5,-60 799.5,-72 799.5,-72 799.5,-78 793.5,-84 787.5,-84"/>
<text text-anchor="middle" x="764" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores0_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters0_dptw_cache_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_cores0_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters0_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1134.06,-895.86C1150.22,-879.97 1176.74,-857.42 1205,-848 1222.16,-842.28 6400.83,-852.39 6414,-840 6452.76,-803.54 6429,-654.22 6429,-601 6429,-601 6429,-601 6429,-325 6429,-255.79 6465.08,-216.71 6414,-170 6356.74,-117.64 899.69,-159.67 828,-130 809.21,-122.23 792.96,-106.02 781.53,-92"/>
<polygon fill="black" stroke="black" points="784.28,-89.83 775.38,-84.07 778.75,-94.12 784.28,-89.83"/>
</g>
<!-- board_processor_cores0_core_interrupts_int_requestor -->
<g id="node6" class="node">
<title>board_processor_cores0_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M576.5,-932C576.5,-932 505.5,-932 505.5,-932 499.5,-932 493.5,-926 493.5,-920 493.5,-920 493.5,-908 493.5,-908 493.5,-902 499.5,-896 505.5,-896 505.5,-896 576.5,-896 576.5,-896 582.5,-896 588.5,-902 588.5,-908 588.5,-908 588.5,-920 588.5,-920 588.5,-926 582.5,-932 576.5,-932"/>
<text text-anchor="middle" x="541" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores0_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge6" class="edge">
<title>board_processor_cores0_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M549.15,-895.78C557.64,-880.07 572.57,-857.86 593,-848 625.82,-832.16 3185.46,-858.26 3217,-840 3247.39,-822.4 3264.45,-783.96 3272.94,-757.77"/>
<polygon fill="black" stroke="black" points="3276.33,-758.65 3275.88,-748.06 3269.63,-756.62 3276.33,-758.65"/>
</g>
<!-- board_processor_cores0_core_interrupts_int_responder -->
<g id="node7" class="node">
<title>board_processor_cores0_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M463.5,-932C463.5,-932 388.5,-932 388.5,-932 382.5,-932 376.5,-926 376.5,-920 376.5,-920 376.5,-908 376.5,-908 376.5,-902 382.5,-896 388.5,-896 388.5,-896 463.5,-896 463.5,-896 469.5,-896 475.5,-902 475.5,-908 475.5,-908 475.5,-920 475.5,-920 475.5,-926 469.5,-932 463.5,-932"/>
<text text-anchor="middle" x="426" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node60" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3196,-748C3196,-748 3102,-748 3102,-748 3096,-748 3090,-742 3090,-736 3090,-736 3090,-724 3090,-724 3090,-718 3096,-712 3102,-712 3102,-712 3196,-712 3196,-712 3202,-712 3208,-718 3208,-724 3208,-724 3208,-736 3208,-736 3208,-742 3202,-748 3196,-748"/>
<text text-anchor="middle" x="3149" y="-726.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_processor_cores0_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge7" class="edge">
<title>board_processor_cores0_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M441.65,-887.12C451.96,-872.69 466.89,-856.05 485,-848 517.95,-833.35 3049.5,-857.54 3081,-840 3116.47,-820.25 3135.87,-773.49 3144.13,-748.11"/>
<polygon fill="black" stroke="black" points="438.54,-885.47 435.84,-895.72 444.34,-889.39 438.54,-885.47"/>
</g>
<!-- board_processor_cores0_core_interrupts_pio -->
<g id="node8" class="node">
<title>board_processor_cores0_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M346,-932C346,-932 316,-932 316,-932 310,-932 304,-926 304,-920 304,-920 304,-908 304,-908 304,-902 310,-896 316,-896 316,-896 346,-896 346,-896 352,-896 358,-902 358,-908 358,-908 358,-920 358,-920 358,-926 352,-932 346,-932"/>
<text text-anchor="middle" x="331" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores0_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge8" class="edge">
<title>board_processor_cores0_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M338.96,-886.23C344.64,-872.2 353.83,-856.27 368,-848 400.55,-829.01 3048.08,-858.33 3081,-840 3116.47,-820.25 3135.87,-773.49 3144.13,-748.11"/>
<polygon fill="black" stroke="black" points="335.54,-885.37 335.42,-895.96 342.12,-887.76 335.54,-885.37"/>
</g>
<!-- board_processor_cores1_core_icache_port -->
<g id="node9" class="node">
<title>board_processor_cores1_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1594,-932C1594,-932 1532,-932 1532,-932 1526,-932 1520,-926 1520,-920 1520,-920 1520,-908 1520,-908 1520,-902 1526,-896 1532,-896 1532,-896 1594,-896 1594,-896 1600,-896 1606,-902 1606,-908 1606,-908 1606,-920 1606,-920 1606,-926 1600,-932 1594,-932"/>
<text text-anchor="middle" x="1563" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters1_l1i_cache_cpu_side -->
<g id="node77" class="node">
<title>board_cache_hierarchy_clusters1_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M997.5,-84C997.5,-84 950.5,-84 950.5,-84 944.5,-84 938.5,-78 938.5,-72 938.5,-72 938.5,-60 938.5,-60 938.5,-54 944.5,-48 950.5,-48 950.5,-48 997.5,-48 997.5,-48 1003.5,-48 1009.5,-54 1009.5,-60 1009.5,-60 1009.5,-72 1009.5,-72 1009.5,-78 1003.5,-84 997.5,-84"/>
<text text-anchor="middle" x="974" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores1_core_icache_port&#45;&gt;board_cache_hierarchy_clusters1_l1i_cache_cpu_side -->
<g id="edge9" class="edge">
<title>board_processor_cores1_core_icache_port&#45;&gt;board_cache_hierarchy_clusters1_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1571.39,-895.76C1580.1,-880.05 1595.36,-857.82 1616,-848 1631.09,-840.82 6417.73,-851.35 6430,-840 6449.55,-821.91 6449,-627.64 6449,-601 6449,-601 6449,-601 6449,-325 6449,-290.35 6457.72,-193.22 6432,-170 6376.23,-119.64 1089.21,-163.6 1022,-130 1006.51,-122.26 994.64,-106.89 986.59,-93.27"/>
<polygon fill="black" stroke="black" points="989.5,-91.31 981.62,-84.23 983.37,-94.68 989.5,-91.31"/>
</g>
<!-- board_processor_cores1_core_dcache_port -->
<g id="node10" class="node">
<title>board_processor_cores1_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1703.5,-932C1703.5,-932 1636.5,-932 1636.5,-932 1630.5,-932 1624.5,-926 1624.5,-920 1624.5,-920 1624.5,-908 1624.5,-908 1624.5,-902 1630.5,-896 1636.5,-896 1636.5,-896 1703.5,-896 1703.5,-896 1709.5,-896 1715.5,-902 1715.5,-908 1715.5,-908 1715.5,-920 1715.5,-920 1715.5,-926 1709.5,-932 1703.5,-932"/>
<text text-anchor="middle" x="1670" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters1_l1d_cache_cpu_side -->
<g id="node79" class="node">
<title>board_cache_hierarchy_clusters1_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1191.5,-84C1191.5,-84 1144.5,-84 1144.5,-84 1138.5,-84 1132.5,-78 1132.5,-72 1132.5,-72 1132.5,-60 1132.5,-60 1132.5,-54 1138.5,-48 1144.5,-48 1144.5,-48 1191.5,-48 1191.5,-48 1197.5,-48 1203.5,-54 1203.5,-60 1203.5,-60 1203.5,-72 1203.5,-72 1203.5,-78 1197.5,-84 1191.5,-84"/>
<text text-anchor="middle" x="1168" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores1_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters1_l1d_cache_cpu_side -->
<g id="edge10" class="edge">
<title>board_processor_cores1_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters1_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1681.28,-895.96C1692.86,-880.15 1712.5,-857.65 1736,-848 1751.15,-841.78 6442.07,-851.23 6454,-840 6473.38,-821.77 6469,-627.61 6469,-601 6469,-601 6469,-601 6469,-325 6469,-290.39 6479.53,-193.36 6454,-170 6346.65,-71.78 1346.14,-195.08 1216,-130 1200.51,-122.26 1188.65,-106.88 1180.59,-93.26"/>
<polygon fill="black" stroke="black" points="1183.5,-91.31 1175.62,-84.23 1177.37,-94.68 1183.5,-91.31"/>
</g>
<!-- board_processor_cores1_core_mmu_itb_walker_port -->
<g id="node11" class="node">
<title>board_processor_cores1_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1871,-932C1871,-932 1841,-932 1841,-932 1835,-932 1829,-926 1829,-920 1829,-920 1829,-908 1829,-908 1829,-902 1835,-896 1841,-896 1841,-896 1871,-896 1871,-896 1877,-896 1883,-902 1883,-908 1883,-908 1883,-920 1883,-920 1883,-926 1877,-932 1871,-932"/>
<text text-anchor="middle" x="1856" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters1_iptw_cache_cpu_side -->
<g id="node85" class="node">
<title>board_cache_hierarchy_clusters1_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1385.5,-84C1385.5,-84 1338.5,-84 1338.5,-84 1332.5,-84 1326.5,-78 1326.5,-72 1326.5,-72 1326.5,-60 1326.5,-60 1326.5,-54 1332.5,-48 1338.5,-48 1338.5,-48 1385.5,-48 1385.5,-48 1391.5,-48 1397.5,-54 1397.5,-60 1397.5,-60 1397.5,-72 1397.5,-72 1397.5,-78 1391.5,-84 1385.5,-84"/>
<text text-anchor="middle" x="1362" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores1_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters1_iptw_cache_cpu_side -->
<g id="edge11" class="edge">
<title>board_processor_cores1_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters1_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1864.87,-895.75C1874.04,-880.01 1889.95,-857.78 1911,-848 1925.37,-841.32 6462.46,-850.86 6474,-840 6493.38,-821.77 6489,-627.61 6489,-601 6489,-601 6489,-601 6489,-325 6489,-290.39 6499.53,-193.36 6474,-170 6370.22,-75.03 1535.81,-192.93 1410,-130 1394.51,-122.25 1382.65,-106.88 1374.59,-93.26"/>
<polygon fill="black" stroke="black" points="1377.5,-91.3 1369.62,-84.23 1371.37,-94.68 1377.5,-91.3"/>
</g>
<!-- board_processor_cores1_core_mmu_dtb_walker_port -->
<g id="node12" class="node">
<title>board_processor_cores1_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2046,-932C2046,-932 2016,-932 2016,-932 2010,-932 2004,-926 2004,-920 2004,-920 2004,-908 2004,-908 2004,-902 2010,-896 2016,-896 2016,-896 2046,-896 2046,-896 2052,-896 2058,-902 2058,-908 2058,-908 2058,-920 2058,-920 2058,-926 2052,-932 2046,-932"/>
<text text-anchor="middle" x="2031" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters1_dptw_cache_cpu_side -->
<g id="node87" class="node">
<title>board_cache_hierarchy_clusters1_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1579.5,-84C1579.5,-84 1532.5,-84 1532.5,-84 1526.5,-84 1520.5,-78 1520.5,-72 1520.5,-72 1520.5,-60 1520.5,-60 1520.5,-54 1526.5,-48 1532.5,-48 1532.5,-48 1579.5,-48 1579.5,-48 1585.5,-48 1591.5,-54 1591.5,-60 1591.5,-60 1591.5,-72 1591.5,-72 1591.5,-78 1585.5,-84 1579.5,-84"/>
<text text-anchor="middle" x="1556" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores1_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters1_dptw_cache_cpu_side -->
<g id="edge12" class="edge">
<title>board_processor_cores1_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters1_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2047.06,-895.86C2063.22,-879.97 2089.74,-857.42 2118,-848 2132.41,-843.2 6482.93,-850.41 6494,-840 6532.76,-803.53 6509,-654.22 6509,-601 6509,-601 6509,-601 6509,-325 6509,-255.79 6545.05,-216.73 6494,-170 6394.13,-78.58 1745.08,-181.83 1620,-130 1601.22,-122.22 1584.96,-106.01 1573.54,-91.99"/>
<polygon fill="black" stroke="black" points="1576.28,-89.82 1567.38,-84.07 1570.75,-94.11 1576.28,-89.82"/>
</g>
<!-- board_processor_cores1_core_interrupts_int_requestor -->
<g id="node13" class="node">
<title>board_processor_cores1_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1489.5,-932C1489.5,-932 1418.5,-932 1418.5,-932 1412.5,-932 1406.5,-926 1406.5,-920 1406.5,-920 1406.5,-908 1406.5,-908 1406.5,-902 1412.5,-896 1418.5,-896 1418.5,-896 1489.5,-896 1489.5,-896 1495.5,-896 1501.5,-902 1501.5,-908 1501.5,-908 1501.5,-920 1501.5,-920 1501.5,-926 1495.5,-932 1489.5,-932"/>
<text text-anchor="middle" x="1454" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores1_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge13" class="edge">
<title>board_processor_cores1_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M1462.15,-895.79C1470.64,-880.09 1485.57,-857.88 1506,-848 1527.39,-837.66 3196.44,-851.93 3217,-840 3247.38,-822.38 3264.44,-783.94 3272.93,-757.76"/>
<polygon fill="black" stroke="black" points="3276.32,-758.64 3275.88,-748.05 3269.63,-756.61 3276.32,-758.64"/>
</g>
<!-- board_processor_cores1_core_interrupts_int_responder -->
<g id="node14" class="node">
<title>board_processor_cores1_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1376.5,-932C1376.5,-932 1301.5,-932 1301.5,-932 1295.5,-932 1289.5,-926 1289.5,-920 1289.5,-920 1289.5,-908 1289.5,-908 1289.5,-902 1295.5,-896 1301.5,-896 1301.5,-896 1376.5,-896 1376.5,-896 1382.5,-896 1388.5,-902 1388.5,-908 1388.5,-908 1388.5,-920 1388.5,-920 1388.5,-926 1382.5,-932 1376.5,-932"/>
<text text-anchor="middle" x="1339" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores1_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge14" class="edge">
<title>board_processor_cores1_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1354.65,-887.13C1364.97,-872.7 1379.9,-856.07 1398,-848 1419.35,-838.48 3060.59,-851.39 3081,-840 3116.45,-820.22 3135.86,-773.47 3144.13,-748.1"/>
<polygon fill="black" stroke="black" points="1351.54,-885.48 1348.84,-895.73 1357.34,-889.4 1351.54,-885.48"/>
</g>
<!-- board_processor_cores1_core_interrupts_pio -->
<g id="node15" class="node">
<title>board_processor_cores1_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1259,-932C1259,-932 1229,-932 1229,-932 1223,-932 1217,-926 1217,-920 1217,-920 1217,-908 1217,-908 1217,-902 1223,-896 1229,-896 1229,-896 1259,-896 1259,-896 1265,-896 1271,-902 1271,-908 1271,-908 1271,-920 1271,-920 1271,-926 1265,-932 1259,-932"/>
<text text-anchor="middle" x="1244" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores1_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge15" class="edge">
<title>board_processor_cores1_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1251.96,-886.24C1257.64,-872.22 1266.84,-856.28 1281,-848 1302.58,-835.39 3059.17,-852.18 3081,-840 3116.45,-820.23 3135.87,-773.48 3144.13,-748.1"/>
<polygon fill="black" stroke="black" points="1248.55,-885.38 1248.42,-895.97 1255.13,-887.77 1248.55,-885.38"/>
</g>
<!-- board_processor_cores2_core_icache_port -->
<g id="node16" class="node">
<title>board_processor_cores2_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2507,-932C2507,-932 2445,-932 2445,-932 2439,-932 2433,-926 2433,-920 2433,-920 2433,-908 2433,-908 2433,-902 2439,-896 2445,-896 2445,-896 2507,-896 2507,-896 2513,-896 2519,-902 2519,-908 2519,-908 2519,-920 2519,-920 2519,-926 2513,-932 2507,-932"/>
<text text-anchor="middle" x="2476" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters2_l1i_cache_cpu_side -->
<g id="node89" class="node">
<title>board_cache_hierarchy_clusters2_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1789.5,-84C1789.5,-84 1742.5,-84 1742.5,-84 1736.5,-84 1730.5,-78 1730.5,-72 1730.5,-72 1730.5,-60 1730.5,-60 1730.5,-54 1736.5,-48 1742.5,-48 1742.5,-48 1789.5,-48 1789.5,-48 1795.5,-48 1801.5,-54 1801.5,-60 1801.5,-60 1801.5,-72 1801.5,-72 1801.5,-78 1795.5,-84 1789.5,-84"/>
<text text-anchor="middle" x="1766" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores2_core_icache_port&#45;&gt;board_cache_hierarchy_clusters2_l1i_cache_cpu_side -->
<g id="edge16" class="edge">
<title>board_processor_cores2_core_icache_port&#45;&gt;board_cache_hierarchy_clusters2_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2484.39,-895.77C2493.1,-880.05 2508.36,-857.83 2529,-848 2553.96,-836.12 6489.71,-858.78 6510,-840 6529.55,-821.91 6529,-627.64 6529,-601 6529,-601 6529,-601 6529,-325 6529,-290.35 6537.7,-193.24 6512,-170 6415.19,-82.48 1930.7,-188.42 1814,-130 1798.51,-122.25 1786.65,-106.88 1778.59,-93.26"/>
<polygon fill="black" stroke="black" points="1781.51,-91.3 1773.62,-84.23 1775.37,-94.67 1781.51,-91.3"/>
</g>
<!-- board_processor_cores2_core_dcache_port -->
<g id="node17" class="node">
<title>board_processor_cores2_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2616.5,-932C2616.5,-932 2549.5,-932 2549.5,-932 2543.5,-932 2537.5,-926 2537.5,-920 2537.5,-920 2537.5,-908 2537.5,-908 2537.5,-902 2543.5,-896 2549.5,-896 2549.5,-896 2616.5,-896 2616.5,-896 2622.5,-896 2628.5,-902 2628.5,-908 2628.5,-908 2628.5,-920 2628.5,-920 2628.5,-926 2622.5,-932 2616.5,-932"/>
<text text-anchor="middle" x="2583" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters2_l1d_cache_cpu_side -->
<g id="node91" class="node">
<title>board_cache_hierarchy_clusters2_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1983.5,-84C1983.5,-84 1936.5,-84 1936.5,-84 1930.5,-84 1924.5,-78 1924.5,-72 1924.5,-72 1924.5,-60 1924.5,-60 1924.5,-54 1930.5,-48 1936.5,-48 1936.5,-48 1983.5,-48 1983.5,-48 1989.5,-48 1995.5,-54 1995.5,-60 1995.5,-60 1995.5,-72 1995.5,-72 1995.5,-78 1989.5,-84 1983.5,-84"/>
<text text-anchor="middle" x="1960" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores2_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters2_l1d_cache_cpu_side -->
<g id="edge17" class="edge">
<title>board_processor_cores2_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters2_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2594.28,-895.96C2605.86,-880.15 2625.5,-857.66 2649,-848 2661.48,-842.87 6524.18,-849.25 6534,-840 6553.38,-821.76 6549,-627.61 6549,-601 6549,-601 6549,-601 6549,-325 6549,-290.39 6559.52,-193.37 6534,-170 6441.29,-85.08 2120.42,-186.3 2008,-130 1992.52,-122.25 1980.65,-106.87 1972.59,-93.26"/>
<polygon fill="black" stroke="black" points="1975.51,-91.3 1967.62,-84.22 1969.37,-94.67 1975.51,-91.3"/>
</g>
<!-- board_processor_cores2_core_mmu_itb_walker_port -->
<g id="node18" class="node">
<title>board_processor_cores2_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2784,-932C2784,-932 2754,-932 2754,-932 2748,-932 2742,-926 2742,-920 2742,-920 2742,-908 2742,-908 2742,-902 2748,-896 2754,-896 2754,-896 2784,-896 2784,-896 2790,-896 2796,-902 2796,-908 2796,-908 2796,-920 2796,-920 2796,-926 2790,-932 2784,-932"/>
<text text-anchor="middle" x="2769" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters2_iptw_cache_cpu_side -->
<g id="node97" class="node">
<title>board_cache_hierarchy_clusters2_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M2177.5,-84C2177.5,-84 2130.5,-84 2130.5,-84 2124.5,-84 2118.5,-78 2118.5,-72 2118.5,-72 2118.5,-60 2118.5,-60 2118.5,-54 2124.5,-48 2130.5,-48 2130.5,-48 2177.5,-48 2177.5,-48 2183.5,-48 2189.5,-54 2189.5,-60 2189.5,-60 2189.5,-72 2189.5,-72 2189.5,-78 2183.5,-84 2177.5,-84"/>
<text text-anchor="middle" x="2154" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores2_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters2_iptw_cache_cpu_side -->
<g id="edge18" class="edge">
<title>board_processor_cores2_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters2_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2777.87,-895.75C2787.04,-880.02 2802.96,-857.79 2824,-848 2847.49,-837.08 6535.14,-857.75 6554,-840 6573.38,-821.76 6569,-627.61 6569,-601 6569,-601 6569,-601 6569,-325 6569,-290.39 6579.51,-193.38 6554,-170 6464.87,-88.33 2310.09,-184.15 2202,-130 2186.52,-122.24 2174.65,-106.87 2166.59,-93.25"/>
<polygon fill="black" stroke="black" points="2169.51,-91.3 2161.62,-84.22 2163.38,-94.67 2169.51,-91.3"/>
</g>
<!-- board_processor_cores2_core_mmu_dtb_walker_port -->
<g id="node19" class="node">
<title>board_processor_cores2_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2959,-932C2959,-932 2929,-932 2929,-932 2923,-932 2917,-926 2917,-920 2917,-920 2917,-908 2917,-908 2917,-902 2923,-896 2929,-896 2929,-896 2959,-896 2959,-896 2965,-896 2971,-902 2971,-908 2971,-908 2971,-920 2971,-920 2971,-926 2965,-932 2959,-932"/>
<text text-anchor="middle" x="2944" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters2_dptw_cache_cpu_side -->
<g id="node99" class="node">
<title>board_cache_hierarchy_clusters2_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M2371.5,-84C2371.5,-84 2324.5,-84 2324.5,-84 2318.5,-84 2312.5,-78 2312.5,-72 2312.5,-72 2312.5,-60 2312.5,-60 2312.5,-54 2318.5,-48 2324.5,-48 2324.5,-48 2371.5,-48 2371.5,-48 2377.5,-48 2383.5,-54 2383.5,-60 2383.5,-60 2383.5,-72 2383.5,-72 2383.5,-78 2377.5,-84 2371.5,-84"/>
<text text-anchor="middle" x="2348" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores2_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters2_dptw_cache_cpu_side -->
<g id="edge19" class="edge">
<title>board_processor_cores2_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters2_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2960.06,-895.86C2976.22,-879.98 3002.74,-857.43 3031,-848 3054.34,-840.21 6556.08,-856.86 6574,-840 6612.75,-803.52 6589,-654.22 6589,-601 6589,-601 6589,-601 6589,-325 6589,-255.79 6625.02,-216.77 6574,-170 6488.77,-91.87 2518.78,-174.34 2412,-130 2393.22,-122.2 2376.97,-106 2365.54,-91.98"/>
<polygon fill="black" stroke="black" points="2368.28,-89.81 2359.38,-84.06 2362.76,-94.1 2368.28,-89.81"/>
</g>
<!-- board_processor_cores2_core_interrupts_int_requestor -->
<g id="node20" class="node">
<title>board_processor_cores2_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2402.5,-932C2402.5,-932 2331.5,-932 2331.5,-932 2325.5,-932 2319.5,-926 2319.5,-920 2319.5,-920 2319.5,-908 2319.5,-908 2319.5,-902 2325.5,-896 2331.5,-896 2331.5,-896 2402.5,-896 2402.5,-896 2408.5,-896 2414.5,-902 2414.5,-908 2414.5,-908 2414.5,-920 2414.5,-920 2414.5,-926 2408.5,-932 2402.5,-932"/>
<text text-anchor="middle" x="2367" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores2_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge20" class="edge">
<title>board_processor_cores2_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M2375.16,-895.81C2383.66,-880.13 2398.6,-857.93 2419,-848 2458.86,-828.59 3178.71,-862.35 3217,-840 3247.33,-822.3 3264.4,-783.88 3272.92,-757.72"/>
<polygon fill="black" stroke="black" points="3276.3,-758.62 3275.86,-748.03 3269.6,-756.58 3276.3,-758.62"/>
</g>
<!-- board_processor_cores2_core_interrupts_int_responder -->
<g id="node21" class="node">
<title>board_processor_cores2_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2289.5,-932C2289.5,-932 2214.5,-932 2214.5,-932 2208.5,-932 2202.5,-926 2202.5,-920 2202.5,-920 2202.5,-908 2202.5,-908 2202.5,-902 2208.5,-896 2214.5,-896 2214.5,-896 2289.5,-896 2289.5,-896 2295.5,-896 2301.5,-902 2301.5,-908 2301.5,-908 2301.5,-920 2301.5,-920 2301.5,-926 2295.5,-932 2289.5,-932"/>
<text text-anchor="middle" x="2252" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores2_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge21" class="edge">
<title>board_processor_cores2_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2267.67,-887.17C2277.99,-872.76 2292.92,-856.12 2311,-848 2350.03,-830.48 3043.7,-860.95 3081,-840 3116.39,-820.12 3135.83,-773.42 3144.11,-748.08"/>
<polygon fill="black" stroke="black" points="2264.56,-885.51 2261.85,-895.75 2270.36,-889.44 2264.56,-885.51"/>
</g>
<!-- board_processor_cores2_core_interrupts_pio -->
<g id="node22" class="node">
<title>board_processor_cores2_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2172,-932C2172,-932 2142,-932 2142,-932 2136,-932 2130,-926 2130,-920 2130,-920 2130,-908 2130,-908 2130,-902 2136,-896 2142,-896 2142,-896 2172,-896 2172,-896 2178,-896 2184,-902 2184,-908 2184,-908 2184,-920 2184,-920 2184,-926 2178,-932 2172,-932"/>
<text text-anchor="middle" x="2157" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores2_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge22" class="edge">
<title>board_processor_cores2_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2164.97,-886.26C2170.66,-872.25 2179.86,-856.31 2194,-848 2215.24,-835.52 3059.51,-852.05 3081,-840 3116.41,-820.15 3135.84,-773.43 3144.11,-748.08"/>
<polygon fill="black" stroke="black" points="2161.57,-885.39 2161.43,-895.99 2168.14,-887.79 2161.57,-885.39"/>
</g>
<!-- board_processor_cores3_core_icache_port -->
<g id="node23" class="node">
<title>board_processor_cores3_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3420,-932C3420,-932 3358,-932 3358,-932 3352,-932 3346,-926 3346,-920 3346,-920 3346,-908 3346,-908 3346,-902 3352,-896 3358,-896 3358,-896 3420,-896 3420,-896 3426,-896 3432,-902 3432,-908 3432,-908 3432,-920 3432,-920 3432,-926 3426,-932 3420,-932"/>
<text text-anchor="middle" x="3389" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters3_l1i_cache_cpu_side -->
<g id="node101" class="node">
<title>board_cache_hierarchy_clusters3_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M2581.5,-84C2581.5,-84 2534.5,-84 2534.5,-84 2528.5,-84 2522.5,-78 2522.5,-72 2522.5,-72 2522.5,-60 2522.5,-60 2522.5,-54 2528.5,-48 2534.5,-48 2534.5,-48 2581.5,-48 2581.5,-48 2587.5,-48 2593.5,-54 2593.5,-60 2593.5,-60 2593.5,-72 2593.5,-72 2593.5,-78 2587.5,-84 2581.5,-84"/>
<text text-anchor="middle" x="2558" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores3_core_icache_port&#45;&gt;board_cache_hierarchy_clusters3_l1i_cache_cpu_side -->
<g id="edge23" class="edge">
<title>board_processor_cores3_core_icache_port&#45;&gt;board_cache_hierarchy_clusters3_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3397.39,-895.77C3406.1,-880.05 3421.36,-857.83 3442,-848 3461.74,-838.6 6573.96,-854.85 6590,-840 6609.55,-821.9 6609,-627.64 6609,-601 6609,-601 6609,-601 6609,-325 6609,-290.35 6617.69,-193.26 6592,-170 6509.92,-95.68 2704.98,-179.64 2606,-130 2590.52,-122.24 2578.66,-106.86 2570.59,-93.25"/>
<polygon fill="black" stroke="black" points="2573.51,-91.29 2565.62,-84.22 2567.38,-94.67 2573.51,-91.29"/>
</g>
<!-- board_processor_cores3_core_dcache_port -->
<g id="node24" class="node">
<title>board_processor_cores3_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3529.5,-932C3529.5,-932 3462.5,-932 3462.5,-932 3456.5,-932 3450.5,-926 3450.5,-920 3450.5,-920 3450.5,-908 3450.5,-908 3450.5,-902 3456.5,-896 3462.5,-896 3462.5,-896 3529.5,-896 3529.5,-896 3535.5,-896 3541.5,-902 3541.5,-908 3541.5,-908 3541.5,-920 3541.5,-920 3541.5,-926 3535.5,-932 3529.5,-932"/>
<text text-anchor="middle" x="3496" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters3_l1d_cache_cpu_side -->
<g id="node103" class="node">
<title>board_cache_hierarchy_clusters3_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M2775.5,-84C2775.5,-84 2728.5,-84 2728.5,-84 2722.5,-84 2716.5,-78 2716.5,-72 2716.5,-72 2716.5,-60 2716.5,-60 2716.5,-54 2722.5,-48 2728.5,-48 2728.5,-48 2775.5,-48 2775.5,-48 2781.5,-48 2787.5,-54 2787.5,-60 2787.5,-60 2787.5,-72 2787.5,-72 2787.5,-78 2781.5,-84 2775.5,-84"/>
<text text-anchor="middle" x="2752" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores3_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters3_l1d_cache_cpu_side -->
<g id="edge24" class="edge">
<title>board_processor_cores3_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters3_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3507.28,-895.97C3518.87,-880.16 3538.5,-857.67 3562,-848 3581.6,-839.94 6598.57,-854.53 6614,-840 6633.37,-821.76 6629,-627.61 6629,-601 6629,-601 6629,-601 6629,-325 6629,-290.39 6639.5,-193.4 6614,-170 6535.93,-98.37 2894.7,-177.52 2800,-130 2784.52,-122.23 2772.66,-106.86 2764.59,-93.25"/>
<polygon fill="black" stroke="black" points="2767.51,-91.29 2759.62,-84.22 2761.38,-94.67 2767.51,-91.29"/>
</g>
<!-- board_processor_cores3_core_mmu_itb_walker_port -->
<g id="node25" class="node">
<title>board_processor_cores3_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3697,-932C3697,-932 3667,-932 3667,-932 3661,-932 3655,-926 3655,-920 3655,-920 3655,-908 3655,-908 3655,-902 3661,-896 3667,-896 3667,-896 3697,-896 3697,-896 3703,-896 3709,-902 3709,-908 3709,-908 3709,-920 3709,-920 3709,-926 3703,-932 3697,-932"/>
<text text-anchor="middle" x="3682" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters3_iptw_cache_cpu_side -->
<g id="node109" class="node">
<title>board_cache_hierarchy_clusters3_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M2969.5,-84C2969.5,-84 2922.5,-84 2922.5,-84 2916.5,-84 2910.5,-78 2910.5,-72 2910.5,-72 2910.5,-60 2910.5,-60 2910.5,-54 2916.5,-48 2922.5,-48 2922.5,-48 2969.5,-48 2969.5,-48 2975.5,-48 2981.5,-54 2981.5,-60 2981.5,-60 2981.5,-72 2981.5,-72 2981.5,-78 2975.5,-84 2969.5,-84"/>
<text text-anchor="middle" x="2946" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores3_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters3_iptw_cache_cpu_side -->
<g id="edge25" class="edge">
<title>board_processor_cores3_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters3_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3690.87,-895.75C3700.04,-880.02 3715.96,-857.79 3737,-848 3755.24,-839.51 6619.35,-853.79 6634,-840 6653.37,-821.76 6649,-627.61 6649,-601 6649,-601 6649,-601 6649,-325 6649,-290.39 6659.49,-193.4 6634,-170 6559.51,-101.62 3084.36,-175.38 2994,-130 2978.52,-122.23 2966.66,-106.86 2958.6,-93.24"/>
<polygon fill="black" stroke="black" points="2961.51,-91.29 2953.62,-84.21 2955.38,-94.66 2961.51,-91.29"/>
</g>
<!-- board_processor_cores3_core_mmu_dtb_walker_port -->
<g id="node26" class="node">
<title>board_processor_cores3_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3872,-932C3872,-932 3842,-932 3842,-932 3836,-932 3830,-926 3830,-920 3830,-920 3830,-908 3830,-908 3830,-902 3836,-896 3842,-896 3842,-896 3872,-896 3872,-896 3878,-896 3884,-902 3884,-908 3884,-908 3884,-920 3884,-920 3884,-926 3878,-932 3872,-932"/>
<text text-anchor="middle" x="3857" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters3_dptw_cache_cpu_side -->
<g id="node111" class="node">
<title>board_cache_hierarchy_clusters3_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M3163.5,-84C3163.5,-84 3116.5,-84 3116.5,-84 3110.5,-84 3104.5,-78 3104.5,-72 3104.5,-72 3104.5,-60 3104.5,-60 3104.5,-54 3110.5,-48 3116.5,-48 3116.5,-48 3163.5,-48 3163.5,-48 3169.5,-48 3175.5,-54 3175.5,-60 3175.5,-60 3175.5,-72 3175.5,-72 3175.5,-78 3169.5,-84 3163.5,-84"/>
<text text-anchor="middle" x="3140" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores3_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters3_dptw_cache_cpu_side -->
<g id="edge26" class="edge">
<title>board_processor_cores3_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters3_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3873.06,-895.86C3889.23,-879.98 3915.74,-857.44 3944,-848 3961.85,-842.04 6640.3,-852.9 6654,-840 6692.74,-803.51 6669,-654.22 6669,-601 6669,-601 6669,-601 6669,-325 6669,-255.79 6704.97,-216.82 6654,-170 6583.42,-105.17 3292.48,-166.84 3204,-130 3185.23,-122.18 3168.98,-105.98 3157.54,-91.97"/>
<polygon fill="black" stroke="black" points="3160.29,-89.8 3151.39,-84.05 3154.76,-94.09 3160.29,-89.8"/>
</g>
<!-- board_processor_cores3_core_interrupts_int_requestor -->
<g id="node27" class="node">
<title>board_processor_cores3_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3315.5,-932C3315.5,-932 3244.5,-932 3244.5,-932 3238.5,-932 3232.5,-926 3232.5,-920 3232.5,-920 3232.5,-908 3232.5,-908 3232.5,-902 3238.5,-896 3244.5,-896 3244.5,-896 3315.5,-896 3315.5,-896 3321.5,-896 3327.5,-902 3327.5,-908 3327.5,-908 3327.5,-920 3327.5,-920 3327.5,-926 3321.5,-932 3315.5,-932"/>
<text text-anchor="middle" x="3280" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores3_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge27" class="edge">
<title>board_processor_cores3_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M3280,-895.88C3280,-864.31 3280,-796.67 3280,-758.57"/>
<polygon fill="black" stroke="black" points="3283.5,-758.21 3280,-748.21 3276.5,-758.21 3283.5,-758.21"/>
</g>
<!-- board_processor_cores3_core_interrupts_int_responder -->
<g id="node28" class="node">
<title>board_processor_cores3_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3202.5,-932C3202.5,-932 3127.5,-932 3127.5,-932 3121.5,-932 3115.5,-926 3115.5,-920 3115.5,-920 3115.5,-908 3115.5,-908 3115.5,-902 3121.5,-896 3127.5,-896 3127.5,-896 3202.5,-896 3202.5,-896 3208.5,-896 3214.5,-902 3214.5,-908 3214.5,-908 3214.5,-920 3214.5,-920 3214.5,-926 3208.5,-932 3202.5,-932"/>
<text text-anchor="middle" x="3165" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores3_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge28" class="edge">
<title>board_processor_cores3_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3162.59,-885.54C3159.24,-847.49 3153.29,-779.85 3150.51,-748.21"/>
<polygon fill="black" stroke="black" points="3159.13,-886.22 3163.49,-895.88 3166.11,-885.61 3159.13,-886.22"/>
</g>
<!-- board_processor_cores3_core_interrupts_pio -->
<g id="node29" class="node">
<title>board_processor_cores3_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3085,-932C3085,-932 3055,-932 3055,-932 3049,-932 3043,-926 3043,-920 3043,-920 3043,-908 3043,-908 3043,-902 3049,-896 3055,-896 3055,-896 3085,-896 3085,-896 3091,-896 3097,-902 3097,-908 3097,-908 3097,-920 3097,-920 3097,-926 3091,-932 3085,-932"/>
<text text-anchor="middle" x="3070" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores3_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge29" class="edge">
<title>board_processor_cores3_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3081.5,-886.51C3097.93,-848.65 3127.68,-780.12 3141.53,-748.21"/>
<polygon fill="black" stroke="black" points="3078.2,-885.31 3077.43,-895.88 3084.62,-888.1 3078.2,-885.31"/>
</g>
<!-- board_processor_cores4_core_icache_port -->
<g id="node30" class="node">
<title>board_processor_cores4_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4333,-932C4333,-932 4271,-932 4271,-932 4265,-932 4259,-926 4259,-920 4259,-920 4259,-908 4259,-908 4259,-902 4265,-896 4271,-896 4271,-896 4333,-896 4333,-896 4339,-896 4345,-902 4345,-908 4345,-908 4345,-920 4345,-920 4345,-926 4339,-932 4333,-932"/>
<text text-anchor="middle" x="4302" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters4_l1i_cache_cpu_side -->
<g id="node113" class="node">
<title>board_cache_hierarchy_clusters4_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M3373.5,-84C3373.5,-84 3326.5,-84 3326.5,-84 3320.5,-84 3314.5,-78 3314.5,-72 3314.5,-72 3314.5,-60 3314.5,-60 3314.5,-54 3320.5,-48 3326.5,-48 3326.5,-48 3373.5,-48 3373.5,-48 3379.5,-48 3385.5,-54 3385.5,-60 3385.5,-60 3385.5,-72 3385.5,-72 3385.5,-78 3379.5,-84 3373.5,-84"/>
<text text-anchor="middle" x="3350" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores4_core_icache_port&#45;&gt;board_cache_hierarchy_clusters4_l1i_cache_cpu_side -->
<g id="edge30" class="edge">
<title>board_processor_cores4_core_icache_port&#45;&gt;board_cache_hierarchy_clusters4_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4310.39,-895.77C4319.11,-880.06 4334.37,-857.84 4355,-848 4369.51,-841.08 6658.21,-850.93 6670,-840 6689.54,-821.89 6689,-627.64 6689,-601 6689,-601 6689,-601 6689,-325 6689,-290.35 6697.66,-193.28 6672,-170 6604.64,-108.88 3479.25,-170.86 3398,-130 3382.53,-122.22 3370.66,-106.85 3362.6,-93.24"/>
<polygon fill="black" stroke="black" points="3365.52,-91.28 3357.63,-84.21 3359.39,-94.66 3365.52,-91.28"/>
</g>
<!-- board_processor_cores4_core_dcache_port -->
<g id="node31" class="node">
<title>board_processor_cores4_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4442.5,-932C4442.5,-932 4375.5,-932 4375.5,-932 4369.5,-932 4363.5,-926 4363.5,-920 4363.5,-920 4363.5,-908 4363.5,-908 4363.5,-902 4369.5,-896 4375.5,-896 4375.5,-896 4442.5,-896 4442.5,-896 4448.5,-896 4454.5,-902 4454.5,-908 4454.5,-908 4454.5,-920 4454.5,-920 4454.5,-926 4448.5,-932 4442.5,-932"/>
<text text-anchor="middle" x="4409" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters4_l1d_cache_cpu_side -->
<g id="node115" class="node">
<title>board_cache_hierarchy_clusters4_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M3567.5,-84C3567.5,-84 3520.5,-84 3520.5,-84 3514.5,-84 3508.5,-78 3508.5,-72 3508.5,-72 3508.5,-60 3508.5,-60 3508.5,-54 3514.5,-48 3520.5,-48 3520.5,-48 3567.5,-48 3567.5,-48 3573.5,-48 3579.5,-54 3579.5,-60 3579.5,-60 3579.5,-72 3579.5,-72 3579.5,-78 3573.5,-84 3567.5,-84"/>
<text text-anchor="middle" x="3544" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores4_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters4_l1d_cache_cpu_side -->
<g id="edge31" class="edge">
<title>board_processor_cores4_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters4_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4420.28,-895.97C4431.87,-880.17 4451.5,-857.68 4475,-848 4489.25,-842.13 6682.79,-850.57 6694,-840 6713.36,-821.75 6709,-627.61 6709,-601 6709,-601 6709,-601 6709,-325 6709,-290.39 6719.47,-193.43 6694,-170 6630.57,-111.66 3668.97,-168.74 3592,-130 3576.53,-122.21 3564.67,-106.84 3556.6,-93.23"/>
<polygon fill="black" stroke="black" points="3559.52,-91.28 3551.63,-84.21 3553.39,-94.65 3559.52,-91.28"/>
</g>
<!-- board_processor_cores4_core_mmu_itb_walker_port -->
<g id="node32" class="node">
<title>board_processor_cores4_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4610,-932C4610,-932 4580,-932 4580,-932 4574,-932 4568,-926 4568,-920 4568,-920 4568,-908 4568,-908 4568,-902 4574,-896 4580,-896 4580,-896 4610,-896 4610,-896 4616,-896 4622,-902 4622,-908 4622,-908 4622,-920 4622,-920 4622,-926 4616,-932 4610,-932"/>
<text text-anchor="middle" x="4595" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters4_iptw_cache_cpu_side -->
<g id="node121" class="node">
<title>board_cache_hierarchy_clusters4_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M3761.5,-84C3761.5,-84 3714.5,-84 3714.5,-84 3708.5,-84 3702.5,-78 3702.5,-72 3702.5,-72 3702.5,-60 3702.5,-60 3702.5,-54 3708.5,-48 3714.5,-48 3714.5,-48 3761.5,-48 3761.5,-48 3767.5,-48 3773.5,-54 3773.5,-60 3773.5,-60 3773.5,-72 3773.5,-72 3773.5,-78 3767.5,-84 3761.5,-84"/>
<text text-anchor="middle" x="3738" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores4_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters4_iptw_cache_cpu_side -->
<g id="edge32" class="edge">
<title>board_processor_cores4_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters4_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4603.88,-895.76C4613.04,-880.03 4628.96,-857.81 4650,-848 4662.99,-841.94 6703.57,-849.83 6714,-840 6733.36,-821.75 6729,-627.61 6729,-601 6729,-601 6729,-601 6729,-325 6729,-290.39 6739.46,-193.44 6714,-170 6654.15,-114.91 3858.64,-166.6 3786,-130 3770.53,-122.21 3758.67,-106.84 3750.6,-93.23"/>
<polygon fill="black" stroke="black" points="3753.52,-91.27 3745.63,-84.2 3747.39,-94.65 3753.52,-91.27"/>
</g>
<!-- board_processor_cores4_core_mmu_dtb_walker_port -->
<g id="node33" class="node">
<title>board_processor_cores4_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4785,-932C4785,-932 4755,-932 4755,-932 4749,-932 4743,-926 4743,-920 4743,-920 4743,-908 4743,-908 4743,-902 4749,-896 4755,-896 4755,-896 4785,-896 4785,-896 4791,-896 4797,-902 4797,-908 4797,-908 4797,-920 4797,-920 4797,-926 4791,-932 4785,-932"/>
<text text-anchor="middle" x="4770" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters4_dptw_cache_cpu_side -->
<g id="node123" class="node">
<title>board_cache_hierarchy_clusters4_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M3955.5,-84C3955.5,-84 3908.5,-84 3908.5,-84 3902.5,-84 3896.5,-78 3896.5,-72 3896.5,-72 3896.5,-60 3896.5,-60 3896.5,-54 3902.5,-48 3908.5,-48 3908.5,-48 3955.5,-48 3955.5,-48 3961.5,-48 3967.5,-54 3967.5,-60 3967.5,-60 3967.5,-72 3967.5,-72 3967.5,-78 3961.5,-84 3955.5,-84"/>
<text text-anchor="middle" x="3932" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores4_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters4_dptw_cache_cpu_side -->
<g id="edge33" class="edge">
<title>board_processor_cores4_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters4_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4786.07,-895.87C4802.23,-880 4828.75,-857.45 4857,-848 4869.36,-843.86 6724.52,-848.94 6734,-840 6772.71,-803.49 6749,-654.22 6749,-601 6749,-601 6749,-601 6749,-325 6749,-255.79 6784.9,-216.9 6734,-170 6678.06,-118.46 4066.18,-159.34 3996,-130 3977.24,-122.16 3960.99,-105.96 3949.55,-91.95"/>
<polygon fill="black" stroke="black" points="3952.3,-89.78 3943.4,-84.03 3946.77,-94.08 3952.3,-89.78"/>
</g>
<!-- board_processor_cores4_core_interrupts_int_requestor -->
<g id="node34" class="node">
<title>board_processor_cores4_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4228.5,-932C4228.5,-932 4157.5,-932 4157.5,-932 4151.5,-932 4145.5,-926 4145.5,-920 4145.5,-920 4145.5,-908 4145.5,-908 4145.5,-902 4151.5,-896 4157.5,-896 4157.5,-896 4228.5,-896 4228.5,-896 4234.5,-896 4240.5,-902 4240.5,-908 4240.5,-908 4240.5,-920 4240.5,-920 4240.5,-926 4234.5,-932 4228.5,-932"/>
<text text-anchor="middle" x="4193" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores4_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge34" class="edge">
<title>board_processor_cores4_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M4183.2,-895.78C4173.54,-880.53 4157.29,-859.02 4137,-848 3999.7,-773.41 3519.3,-742.77 3344.35,-733.92"/>
<polygon fill="black" stroke="black" points="3344.43,-730.42 3334.26,-733.42 3344.08,-737.41 3344.43,-730.42"/>
</g>
<!-- board_processor_cores4_core_interrupts_int_responder -->
<g id="node35" class="node">
<title>board_processor_cores4_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M4115.5,-932C4115.5,-932 4040.5,-932 4040.5,-932 4034.5,-932 4028.5,-926 4028.5,-920 4028.5,-920 4028.5,-908 4028.5,-908 4028.5,-902 4034.5,-896 4040.5,-896 4040.5,-896 4115.5,-896 4115.5,-896 4121.5,-896 4127.5,-902 4127.5,-908 4127.5,-908 4127.5,-920 4127.5,-920 4127.5,-926 4121.5,-932 4115.5,-932"/>
<text text-anchor="middle" x="4078" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores4_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge35" class="edge">
<title>board_processor_cores4_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M4062.33,-887.16C4052.01,-872.75 4037.08,-856.11 4019,-848 3978.35,-829.76 3255.85,-861.81 3217,-840 3181.6,-820.13 3162.17,-773.42 3153.89,-748.08"/>
<polygon fill="black" stroke="black" points="4059.64,-889.43 4068.15,-895.75 4065.44,-885.51 4059.64,-889.43"/>
</g>
<!-- board_processor_cores4_core_interrupts_pio -->
<g id="node36" class="node">
<title>board_processor_cores4_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3998,-932C3998,-932 3968,-932 3968,-932 3962,-932 3956,-926 3956,-920 3956,-920 3956,-908 3956,-908 3956,-902 3962,-896 3968,-896 3968,-896 3998,-896 3998,-896 4004,-896 4010,-902 4010,-908 4010,-908 4010,-920 4010,-920 4010,-926 4004,-932 3998,-932"/>
<text text-anchor="middle" x="3983" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores4_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge36" class="edge">
<title>board_processor_cores4_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3959.5,-888.9C3943.25,-874 3920.25,-856.22 3896,-848 3860.27,-835.89 3249.88,-858.5 3217,-840 3181.62,-820.1 3162.18,-773.4 3153.89,-748.07"/>
<polygon fill="black" stroke="black" points="3957.25,-891.58 3966.92,-895.92 3962.06,-886.5 3957.25,-891.58"/>
</g>
<!-- board_processor_cores5_core_icache_port -->
<g id="node37" class="node">
<title>board_processor_cores5_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5246,-932C5246,-932 5184,-932 5184,-932 5178,-932 5172,-926 5172,-920 5172,-920 5172,-908 5172,-908 5172,-902 5178,-896 5184,-896 5184,-896 5246,-896 5246,-896 5252,-896 5258,-902 5258,-908 5258,-908 5258,-920 5258,-920 5258,-926 5252,-932 5246,-932"/>
<text text-anchor="middle" x="5215" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters5_l1i_cache_cpu_side -->
<g id="node125" class="node">
<title>board_cache_hierarchy_clusters5_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M4165.5,-84C4165.5,-84 4118.5,-84 4118.5,-84 4112.5,-84 4106.5,-78 4106.5,-72 4106.5,-72 4106.5,-60 4106.5,-60 4106.5,-54 4112.5,-48 4118.5,-48 4118.5,-48 4165.5,-48 4165.5,-48 4171.5,-48 4177.5,-54 4177.5,-60 4177.5,-60 4177.5,-72 4177.5,-72 4177.5,-78 4171.5,-84 4165.5,-84"/>
<text text-anchor="middle" x="4142" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores5_core_icache_port&#45;&gt;board_cache_hierarchy_clusters5_l1i_cache_cpu_side -->
<g id="edge37" class="edge">
<title>board_processor_cores5_core_icache_port&#45;&gt;board_cache_hierarchy_clusters5_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5223.4,-895.78C5232.12,-880.08 5247.38,-857.86 5268,-848 5286.57,-839.12 6734.92,-854.01 6750,-840 6769.52,-821.87 6769,-627.64 6769,-601 6769,-601 6769,-601 6769,-325 6769,-290.35 6777.62,-193.33 6752,-170 6646.74,-74.16 4317.07,-194.17 4190,-130 4174.54,-122.19 4162.68,-106.82 4154.61,-93.22"/>
<polygon fill="black" stroke="black" points="4157.53,-91.26 4149.64,-84.19 4151.4,-94.64 4157.53,-91.26"/>
</g>
<!-- board_processor_cores5_core_dcache_port -->
<g id="node38" class="node">
<title>board_processor_cores5_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M5355.5,-932C5355.5,-932 5288.5,-932 5288.5,-932 5282.5,-932 5276.5,-926 5276.5,-920 5276.5,-920 5276.5,-908 5276.5,-908 5276.5,-902 5282.5,-896 5288.5,-896 5288.5,-896 5355.5,-896 5355.5,-896 5361.5,-896 5367.5,-902 5367.5,-908 5367.5,-908 5367.5,-920 5367.5,-920 5367.5,-926 5361.5,-932 5355.5,-932"/>
<text text-anchor="middle" x="5322" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters5_l1d_cache_cpu_side -->
<g id="node127" class="node">
<title>board_cache_hierarchy_clusters5_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M4359.5,-84C4359.5,-84 4312.5,-84 4312.5,-84 4306.5,-84 4300.5,-78 4300.5,-72 4300.5,-72 4300.5,-60 4300.5,-60 4300.5,-54 4306.5,-48 4312.5,-48 4312.5,-48 4359.5,-48 4359.5,-48 4365.5,-48 4371.5,-54 4371.5,-60 4371.5,-60 4371.5,-72 4371.5,-72 4371.5,-78 4365.5,-84 4359.5,-84"/>
<text text-anchor="middle" x="4336" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores5_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters5_l1d_cache_cpu_side -->
<g id="edge38" class="edge">
<title>board_processor_cores5_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters5_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5333.29,-895.98C5344.88,-880.19 5364.52,-857.7 5388,-848 5405.79,-840.65 6760.01,-853.22 6774,-840 6793.34,-821.73 6789,-627.61 6789,-601 6789,-601 6789,-601 6789,-325 6789,-290.39 6799.43,-193.47 6774,-170 6676.43,-79.92 4502.5,-189.93 4384,-130 4368.55,-122.18 4356.68,-106.81 4348.61,-93.21"/>
<polygon fill="black" stroke="black" points="4351.53,-91.25 4343.64,-84.19 4345.4,-94.64 4351.53,-91.25"/>
</g>
<!-- board_processor_cores5_core_mmu_itb_walker_port -->
<g id="node39" class="node">
<title>board_processor_cores5_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5523,-932C5523,-932 5493,-932 5493,-932 5487,-932 5481,-926 5481,-920 5481,-920 5481,-908 5481,-908 5481,-902 5487,-896 5493,-896 5493,-896 5523,-896 5523,-896 5529,-896 5535,-902 5535,-908 5535,-908 5535,-920 5535,-920 5535,-926 5529,-932 5523,-932"/>
<text text-anchor="middle" x="5508" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters5_iptw_cache_cpu_side -->
<g id="node133" class="node">
<title>board_cache_hierarchy_clusters5_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M4553.5,-84C4553.5,-84 4506.5,-84 4506.5,-84 4500.5,-84 4494.5,-78 4494.5,-72 4494.5,-72 4494.5,-60 4494.5,-60 4494.5,-54 4500.5,-48 4506.5,-48 4506.5,-48 4553.5,-48 4553.5,-48 4559.5,-48 4565.5,-54 4565.5,-60 4565.5,-60 4565.5,-72 4565.5,-72 4565.5,-78 4559.5,-84 4553.5,-84"/>
<text text-anchor="middle" x="4530" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores5_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters5_iptw_cache_cpu_side -->
<g id="edge39" class="edge">
<title>board_processor_cores5_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters5_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5516.88,-895.77C5526.05,-880.05 5541.98,-857.83 5563,-848 5578.49,-840.76 6781.58,-851.75 6794,-840 6813.34,-821.72 6809,-627.61 6809,-601 6809,-601 6809,-601 6809,-325 6809,-290.39 6819.41,-193.49 6794,-170 6703.59,-86.41 4687.84,-185.64 4578,-130 4562.55,-122.17 4550.69,-106.8 4542.62,-93.2"/>
<polygon fill="black" stroke="black" points="4545.54,-91.25 4537.64,-84.18 4539.41,-94.63 4545.54,-91.25"/>
</g>
<!-- board_processor_cores5_core_mmu_dtb_walker_port -->
<g id="node40" class="node">
<title>board_processor_cores5_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5698,-932C5698,-932 5668,-932 5668,-932 5662,-932 5656,-926 5656,-920 5656,-920 5656,-908 5656,-908 5656,-902 5662,-896 5668,-896 5668,-896 5698,-896 5698,-896 5704,-896 5710,-902 5710,-908 5710,-908 5710,-920 5710,-920 5710,-926 5704,-932 5698,-932"/>
<text text-anchor="middle" x="5683" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters5_dptw_cache_cpu_side -->
<g id="node135" class="node">
<title>board_cache_hierarchy_clusters5_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M4747.5,-84C4747.5,-84 4700.5,-84 4700.5,-84 4694.5,-84 4688.5,-78 4688.5,-72 4688.5,-72 4688.5,-60 4688.5,-60 4688.5,-54 4694.5,-48 4700.5,-48 4700.5,-48 4747.5,-48 4747.5,-48 4753.5,-48 4759.5,-54 4759.5,-60 4759.5,-60 4759.5,-72 4759.5,-72 4759.5,-78 4753.5,-84 4747.5,-84"/>
<text text-anchor="middle" x="4724" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores5_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters5_dptw_cache_cpu_side -->
<g id="edge40" class="edge">
<title>board_processor_cores5_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters5_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5699.07,-895.89C5715.24,-880.04 5741.77,-857.5 5770,-848 5783.74,-843.37 6803.47,-849.97 6814,-840 6852.65,-803.42 6829,-654.22 6829,-601 6829,-601 6829,-601 6829,-325 6829,-255.79 6864.78,-217.03 6814,-170 6731.4,-93.51 4891.75,-173.7 4788,-130 4769.26,-122.11 4753.01,-105.91 4741.57,-91.91"/>
<polygon fill="black" stroke="black" points="4744.31,-89.74 4735.41,-84.01 4738.79,-94.05 4744.31,-89.74"/>
</g>
<!-- board_processor_cores5_core_interrupts_int_requestor -->
<g id="node41" class="node">
<title>board_processor_cores5_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M5141.5,-932C5141.5,-932 5070.5,-932 5070.5,-932 5064.5,-932 5058.5,-926 5058.5,-920 5058.5,-920 5058.5,-908 5058.5,-908 5058.5,-902 5064.5,-896 5070.5,-896 5070.5,-896 5141.5,-896 5141.5,-896 5147.5,-896 5153.5,-902 5153.5,-908 5153.5,-908 5153.5,-920 5153.5,-920 5153.5,-926 5147.5,-932 5141.5,-932"/>
<text text-anchor="middle" x="5106" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores5_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge41" class="edge">
<title>board_processor_cores5_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M5096.56,-895.74C5087.04,-880.24 5070.79,-858.37 5050,-848 4894.94,-770.63 3644.28,-738.87 3344.44,-732.32"/>
<polygon fill="black" stroke="black" points="3344.25,-728.82 3334.17,-732.1 3344.1,-735.82 3344.25,-728.82"/>
</g>
<!-- board_processor_cores5_core_interrupts_int_responder -->
<g id="node42" class="node">
<title>board_processor_cores5_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M5028.5,-932C5028.5,-932 4953.5,-932 4953.5,-932 4947.5,-932 4941.5,-926 4941.5,-920 4941.5,-920 4941.5,-908 4941.5,-908 4941.5,-902 4947.5,-896 4953.5,-896 4953.5,-896 5028.5,-896 5028.5,-896 5034.5,-896 5040.5,-902 5040.5,-908 5040.5,-908 5040.5,-920 5040.5,-920 5040.5,-926 5034.5,-932 5028.5,-932"/>
<text text-anchor="middle" x="4991" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores5_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge42" class="edge">
<title>board_processor_cores5_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M4975.35,-887.13C4965.03,-872.7 4950.1,-856.07 4932,-848 4910.24,-838.3 3237.8,-851.6 3217,-840 3181.55,-820.22 3162.14,-773.47 3153.87,-748.1"/>
<polygon fill="black" stroke="black" points="4972.66,-889.4 4981.16,-895.73 4978.46,-885.48 4972.66,-889.4"/>
</g>
<!-- board_processor_cores5_core_interrupts_pio -->
<g id="node43" class="node">
<title>board_processor_cores5_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M4911,-932C4911,-932 4881,-932 4881,-932 4875,-932 4869,-926 4869,-920 4869,-920 4869,-908 4869,-908 4869,-902 4875,-896 4881,-896 4881,-896 4911,-896 4911,-896 4917,-896 4923,-902 4923,-908 4923,-908 4923,-920 4923,-920 4923,-926 4917,-932 4911,-932"/>
<text text-anchor="middle" x="4896" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores5_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge43" class="edge">
<title>board_processor_cores5_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M4872.52,-888.84C4856.27,-873.93 4833.27,-856.13 4809,-848 4788.03,-840.97 3236.31,-850.78 3217,-840 3181.55,-820.22 3162.14,-773.47 3153.88,-748.1"/>
<polygon fill="black" stroke="black" points="4870.27,-891.53 4879.93,-895.88 4875.09,-886.45 4870.27,-891.53"/>
</g>
<!-- board_processor_cores6_core_icache_port -->
<g id="node44" class="node">
<title>board_processor_cores6_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6159,-932C6159,-932 6097,-932 6097,-932 6091,-932 6085,-926 6085,-920 6085,-920 6085,-908 6085,-908 6085,-902 6091,-896 6097,-896 6097,-896 6159,-896 6159,-896 6165,-896 6171,-902 6171,-908 6171,-908 6171,-920 6171,-920 6171,-926 6165,-932 6159,-932"/>
<text text-anchor="middle" x="6128" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters6_l1i_cache_cpu_side -->
<g id="node137" class="node">
<title>board_cache_hierarchy_clusters6_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M4957.5,-84C4957.5,-84 4910.5,-84 4910.5,-84 4904.5,-84 4898.5,-78 4898.5,-72 4898.5,-72 4898.5,-60 4898.5,-60 4898.5,-54 4904.5,-48 4910.5,-48 4910.5,-48 4957.5,-48 4957.5,-48 4963.5,-48 4969.5,-54 4969.5,-60 4969.5,-60 4969.5,-72 4969.5,-72 4969.5,-78 4963.5,-84 4957.5,-84"/>
<text text-anchor="middle" x="4934" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores6_core_icache_port&#45;&gt;board_cache_hierarchy_clusters6_l1i_cache_cpu_side -->
<g id="edge44" class="edge">
<title>board_processor_cores6_core_icache_port&#45;&gt;board_cache_hierarchy_clusters6_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6136.41,-895.81C6145.14,-880.13 6160.41,-857.93 6181,-848 6197.24,-840.17 6816.83,-852.31 6830,-840 6849.46,-821.8 6849,-627.64 6849,-601 6849,-601 6849,-601 6849,-325 6849,-290.35 6857.55,-193.41 6832,-170 6756.19,-100.56 5073.62,-176.62 4982,-130 4966.57,-122.15 4954.7,-106.77 4946.63,-93.18"/>
<polygon fill="black" stroke="black" points="4949.55,-91.23 4941.65,-84.17 4943.42,-94.61 4949.55,-91.23"/>
</g>
<!-- board_processor_cores6_core_dcache_port -->
<g id="node45" class="node">
<title>board_processor_cores6_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M6268.5,-932C6268.5,-932 6201.5,-932 6201.5,-932 6195.5,-932 6189.5,-926 6189.5,-920 6189.5,-920 6189.5,-908 6189.5,-908 6189.5,-902 6195.5,-896 6201.5,-896 6201.5,-896 6268.5,-896 6268.5,-896 6274.5,-896 6280.5,-902 6280.5,-908 6280.5,-908 6280.5,-920 6280.5,-920 6280.5,-926 6274.5,-932 6268.5,-932"/>
<text text-anchor="middle" x="6235" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters6_l1d_cache_cpu_side -->
<g id="node139" class="node">
<title>board_cache_hierarchy_clusters6_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M5151.5,-84C5151.5,-84 5104.5,-84 5104.5,-84 5098.5,-84 5092.5,-78 5092.5,-72 5092.5,-72 5092.5,-60 5092.5,-60 5092.5,-54 5098.5,-48 5104.5,-48 5104.5,-48 5151.5,-48 5151.5,-48 5157.5,-48 5163.5,-54 5163.5,-60 5163.5,-60 5163.5,-72 5163.5,-72 5163.5,-78 5157.5,-84 5151.5,-84"/>
<text text-anchor="middle" x="5128" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores6_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters6_l1d_cache_cpu_side -->
<g id="edge45" class="edge">
<title>board_processor_cores6_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters6_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6246.53,-895.73C6258.16,-879.98 6277.71,-857.74 6301,-848 6315.17,-842.07 6842.88,-850.6 6854,-840 6873.26,-821.64 6869,-627.61 6869,-601 6869,-601 6869,-601 6869,-325 6869,-290.39 6879.34,-193.56 6854,-170 6785.71,-106.5 5259.06,-172.38 5176,-130 5160.57,-122.13 5148.71,-106.76 5140.64,-93.17"/>
<polygon fill="black" stroke="black" points="5143.56,-91.22 5135.65,-84.16 5137.43,-94.6 5143.56,-91.22"/>
</g>
<!-- board_processor_cores6_core_mmu_itb_walker_port -->
<g id="node46" class="node">
<title>board_processor_cores6_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6436,-932C6436,-932 6406,-932 6406,-932 6400,-932 6394,-926 6394,-920 6394,-920 6394,-908 6394,-908 6394,-902 6400,-896 6406,-896 6406,-896 6436,-896 6436,-896 6442,-896 6448,-902 6448,-908 6448,-908 6448,-920 6448,-920 6448,-926 6442,-932 6436,-932"/>
<text text-anchor="middle" x="6421" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters6_iptw_cache_cpu_side -->
<g id="node145" class="node">
<title>board_cache_hierarchy_clusters6_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M5345.5,-84C5345.5,-84 5298.5,-84 5298.5,-84 5292.5,-84 5286.5,-78 5286.5,-72 5286.5,-72 5286.5,-60 5286.5,-60 5286.5,-54 5292.5,-48 5298.5,-48 5298.5,-48 5345.5,-48 5345.5,-48 5351.5,-48 5357.5,-54 5357.5,-60 5357.5,-60 5357.5,-72 5357.5,-72 5357.5,-78 5351.5,-84 5345.5,-84"/>
<text text-anchor="middle" x="5322" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores6_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters6_iptw_cache_cpu_side -->
<g id="edge46" class="edge">
<title>board_processor_cores6_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters6_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6429.91,-895.83C6439.11,-880.16 6455.05,-857.98 6476,-848 6495.97,-838.49 6858.03,-855.3 6874,-840 6893.21,-821.59 6889,-627.61 6889,-601 6889,-601 6889,-601 6889,-325 6889,-290.39 6899.31,-193.6 6874,-170 6812.87,-113 5444.4,-168.09 5370,-130 5354.59,-122.11 5342.72,-106.74 5334.64,-93.15"/>
<polygon fill="black" stroke="black" points="5337.56,-91.2 5329.66,-84.15 5331.44,-94.59 5337.56,-91.2"/>
</g>
<!-- board_processor_cores6_core_mmu_dtb_walker_port -->
<g id="node47" class="node">
<title>board_processor_cores6_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6611,-932C6611,-932 6581,-932 6581,-932 6575,-932 6569,-926 6569,-920 6569,-920 6569,-908 6569,-908 6569,-902 6575,-896 6581,-896 6581,-896 6611,-896 6611,-896 6617,-896 6623,-902 6623,-908 6623,-908 6623,-920 6623,-920 6623,-926 6617,-932 6611,-932"/>
<text text-anchor="middle" x="6596" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters6_dptw_cache_cpu_side -->
<g id="node147" class="node">
<title>board_cache_hierarchy_clusters6_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M5539.5,-84C5539.5,-84 5492.5,-84 5492.5,-84 5486.5,-84 5480.5,-78 5480.5,-72 5480.5,-72 5480.5,-60 5480.5,-60 5480.5,-54 5486.5,-48 5492.5,-48 5492.5,-48 5539.5,-48 5539.5,-48 5545.5,-48 5551.5,-54 5551.5,-60 5551.5,-60 5551.5,-72 5551.5,-72 5551.5,-78 5545.5,-84 5539.5,-84"/>
<text text-anchor="middle" x="5516" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores6_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters6_dptw_cache_cpu_side -->
<g id="edge47" class="edge">
<title>board_processor_cores6_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters6_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6612.45,-895.78C6628.69,-880.08 6655.09,-857.87 6683,-848 6705.12,-840.18 6877.21,-856.38 6894,-840 6970.18,-765.68 6909,-707.43 6909,-601 6909,-601 6909,-601 6909,-325 6909,-255.79 6944.53,-217.3 6894,-170 6840.68,-120.09 5647.15,-158.71 5580,-130 5561.6,-122.13 5545.56,-106.32 5534.14,-92.5"/>
<polygon fill="black" stroke="black" points="5536.58,-89.94 5527.65,-84.25 5531.08,-94.27 5536.58,-89.94"/>
</g>
<!-- board_processor_cores6_core_interrupts_int_requestor -->
<g id="node48" class="node">
<title>board_processor_cores6_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M6054.5,-932C6054.5,-932 5983.5,-932 5983.5,-932 5977.5,-932 5971.5,-926 5971.5,-920 5971.5,-920 5971.5,-908 5971.5,-908 5971.5,-902 5977.5,-896 5983.5,-896 5983.5,-896 6054.5,-896 6054.5,-896 6060.5,-896 6066.5,-902 6066.5,-908 6066.5,-908 6066.5,-920 6066.5,-920 6066.5,-926 6060.5,-932 6054.5,-932"/>
<text text-anchor="middle" x="6019" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores6_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge48" class="edge">
<title>board_processor_cores6_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M6009.79,-895.93C6000.34,-880.34 5984.04,-858.21 5963,-848 5720.59,-730.42 3728.66,-729.78 3344.12,-730.77"/>
<polygon fill="black" stroke="black" points="3343.99,-727.27 3334,-730.8 3344.01,-734.27 3343.99,-727.27"/>
</g>
<!-- board_processor_cores6_core_interrupts_int_responder -->
<g id="node49" class="node">
<title>board_processor_cores6_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M5941.5,-932C5941.5,-932 5866.5,-932 5866.5,-932 5860.5,-932 5854.5,-926 5854.5,-920 5854.5,-920 5854.5,-908 5854.5,-908 5854.5,-902 5860.5,-896 5866.5,-896 5866.5,-896 5941.5,-896 5941.5,-896 5947.5,-896 5953.5,-902 5953.5,-908 5953.5,-908 5953.5,-920 5953.5,-920 5953.5,-926 5947.5,-932 5941.5,-932"/>
<text text-anchor="middle" x="5904" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores6_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge49" class="edge">
<title>board_processor_cores6_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M5888.35,-887.12C5878.04,-872.69 5863.11,-856.05 5845,-848 5811.65,-833.17 3248.89,-857.76 3217,-840 3181.53,-820.25 3162.13,-773.49 3153.87,-748.11"/>
<polygon fill="black" stroke="black" points="5885.66,-889.39 5894.16,-895.72 5891.46,-885.47 5885.66,-889.39"/>
</g>
<!-- board_processor_cores6_core_interrupts_pio -->
<g id="node50" class="node">
<title>board_processor_cores6_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M5824,-932C5824,-932 5794,-932 5794,-932 5788,-932 5782,-926 5782,-920 5782,-920 5782,-908 5782,-908 5782,-902 5788,-896 5794,-896 5794,-896 5824,-896 5824,-896 5830,-896 5836,-902 5836,-908 5836,-908 5836,-920 5836,-920 5836,-926 5830,-932 5824,-932"/>
<text text-anchor="middle" x="5809" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores6_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge50" class="edge">
<title>board_processor_cores6_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M5785.53,-888.83C5769.28,-873.9 5746.28,-856.11 5722,-848 5689,-836.98 3247.4,-856.93 3217,-840 3181.53,-820.25 3162.13,-773.49 3153.87,-748.11"/>
<polygon fill="black" stroke="black" points="5783.27,-891.52 5792.93,-895.87 5788.1,-886.44 5783.27,-891.52"/>
</g>
<!-- board_processor_cores7_core_icache_port -->
<g id="node51" class="node">
<title>board_processor_cores7_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M7072,-932C7072,-932 7010,-932 7010,-932 7004,-932 6998,-926 6998,-920 6998,-920 6998,-908 6998,-908 6998,-902 7004,-896 7010,-896 7010,-896 7072,-896 7072,-896 7078,-896 7084,-902 7084,-908 7084,-908 7084,-920 7084,-920 7084,-926 7078,-932 7072,-932"/>
<text text-anchor="middle" x="7041" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters7_l1i_cache_cpu_side -->
<g id="node149" class="node">
<title>board_cache_hierarchy_clusters7_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M5749.5,-84C5749.5,-84 5702.5,-84 5702.5,-84 5696.5,-84 5690.5,-78 5690.5,-72 5690.5,-72 5690.5,-60 5690.5,-60 5690.5,-54 5696.5,-48 5702.5,-48 5702.5,-48 5749.5,-48 5749.5,-48 5755.5,-48 5761.5,-54 5761.5,-60 5761.5,-60 5761.5,-72 5761.5,-72 5761.5,-78 5755.5,-84 5749.5,-84"/>
<text text-anchor="middle" x="5726" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores7_core_icache_port&#45;&gt;board_cache_hierarchy_clusters7_l1i_cache_cpu_side -->
<g id="edge51" class="edge">
<title>board_processor_cores7_core_icache_port&#45;&gt;board_cache_hierarchy_clusters7_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7035.73,-895.94C7021.79,-849.25 6985,-715.19 6985,-601 6985,-601 6985,-601 6985,-325 6985,-248.85 6975.57,-211.91 6912,-170 6806.37,-100.36 5886.37,-188.14 5774,-130 5758.62,-122.04 5746.76,-106.67 5738.67,-93.1"/>
<polygon fill="black" stroke="black" points="5741.59,-91.15 5733.68,-84.11 5735.47,-94.55 5741.59,-91.15"/>
</g>
<!-- board_processor_cores7_core_dcache_port -->
<g id="node52" class="node">
<title>board_processor_cores7_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M7181.5,-932C7181.5,-932 7114.5,-932 7114.5,-932 7108.5,-932 7102.5,-926 7102.5,-920 7102.5,-920 7102.5,-908 7102.5,-908 7102.5,-902 7108.5,-896 7114.5,-896 7114.5,-896 7181.5,-896 7181.5,-896 7187.5,-896 7193.5,-902 7193.5,-908 7193.5,-908 7193.5,-920 7193.5,-920 7193.5,-926 7187.5,-932 7181.5,-932"/>
<text text-anchor="middle" x="7148" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters7_l1d_cache_cpu_side -->
<g id="node151" class="node">
<title>board_cache_hierarchy_clusters7_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M5943.5,-84C5943.5,-84 5896.5,-84 5896.5,-84 5890.5,-84 5884.5,-78 5884.5,-72 5884.5,-72 5884.5,-60 5884.5,-60 5884.5,-54 5890.5,-48 5896.5,-48 5896.5,-48 5943.5,-48 5943.5,-48 5949.5,-48 5955.5,-54 5955.5,-60 5955.5,-60 5955.5,-72 5955.5,-72 5955.5,-78 5949.5,-84 5943.5,-84"/>
<text text-anchor="middle" x="5920" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores7_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters7_l1d_cache_cpu_side -->
<g id="edge52" class="edge">
<title>board_processor_cores7_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters7_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7141.1,-895.73C7123.08,-849.04 7076,-716.07 7076,-601 7076,-601 7076,-601 7076,-325 7076,-246.22 7057.09,-211.29 6990,-170 6893.22,-110.44 6068.83,-182.42 5968,-130 5952.64,-122.01 5940.77,-106.64 5932.68,-93.08"/>
<polygon fill="black" stroke="black" points="5935.61,-91.13 5927.69,-84.09 5929.49,-94.53 5935.61,-91.13"/>
</g>
<!-- board_processor_cores7_core_mmu_itb_walker_port -->
<g id="node53" class="node">
<title>board_processor_cores7_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7268,-932C7268,-932 7238,-932 7238,-932 7232,-932 7226,-926 7226,-920 7226,-920 7226,-908 7226,-908 7226,-902 7232,-896 7238,-896 7238,-896 7268,-896 7268,-896 7274,-896 7280,-902 7280,-908 7280,-908 7280,-920 7280,-920 7280,-926 7274,-932 7268,-932"/>
<text text-anchor="middle" x="7253" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters7_iptw_cache_cpu_side -->
<g id="node157" class="node">
<title>board_cache_hierarchy_clusters7_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M6137.5,-84C6137.5,-84 6090.5,-84 6090.5,-84 6084.5,-84 6078.5,-78 6078.5,-72 6078.5,-72 6078.5,-60 6078.5,-60 6078.5,-54 6084.5,-48 6090.5,-48 6090.5,-48 6137.5,-48 6137.5,-48 6143.5,-48 6149.5,-54 6149.5,-60 6149.5,-60 6149.5,-72 6149.5,-72 6149.5,-78 6143.5,-84 6137.5,-84"/>
<text text-anchor="middle" x="6114" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores7_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters7_iptw_cache_cpu_side -->
<g id="edge53" class="edge">
<title>board_processor_cores7_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters7_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7245.43,-895.8C7225.65,-849.27 7174,-716.66 7174,-601 7174,-601 7174,-601 7174,-325 7174,-244.66 7150.03,-211.09 7081,-170 6905.35,-65.44 6343.16,-224.69 6162,-130 6146.65,-121.98 6134.79,-106.6 6126.7,-93.05"/>
<polygon fill="black" stroke="black" points="6129.62,-91.11 6121.7,-84.07 6123.5,-94.51 6129.62,-91.11"/>
</g>
<!-- board_processor_cores7_core_mmu_dtb_walker_port -->
<g id="node54" class="node">
<title>board_processor_cores7_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7443,-932C7443,-932 7413,-932 7413,-932 7407,-932 7401,-926 7401,-920 7401,-920 7401,-908 7401,-908 7401,-902 7407,-896 7413,-896 7413,-896 7443,-896 7443,-896 7449,-896 7455,-902 7455,-908 7455,-908 7455,-920 7455,-920 7455,-926 7449,-932 7443,-932"/>
<text text-anchor="middle" x="7428" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters7_dptw_cache_cpu_side -->
<g id="node159" class="node">
<title>board_cache_hierarchy_clusters7_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M6331.5,-84C6331.5,-84 6284.5,-84 6284.5,-84 6278.5,-84 6272.5,-78 6272.5,-72 6272.5,-72 6272.5,-60 6272.5,-60 6272.5,-54 6278.5,-48 6284.5,-48 6284.5,-48 6331.5,-48 6331.5,-48 6337.5,-48 6343.5,-54 6343.5,-60 6343.5,-60 6343.5,-72 6343.5,-72 6343.5,-78 6337.5,-84 6331.5,-84"/>
<text text-anchor="middle" x="6308" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores7_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters7_dptw_cache_cpu_side -->
<g id="edge54" class="edge">
<title>board_processor_cores7_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters7_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7416.57,-895.92C7387.13,-850.21 7311,-720.46 7311,-601 7311,-601 7311,-601 7311,-325 7311,-234.52 7258.77,-212.71 7179,-170 7033.83,-92.28 6512.26,-72.37 6353.91,-68.06"/>
<polygon fill="black" stroke="black" points="6353.67,-64.55 6343.58,-67.78 6353.49,-71.55 6353.67,-64.55"/>
</g>
<!-- board_processor_cores7_core_interrupts_int_requestor -->
<g id="node55" class="node">
<title>board_processor_cores7_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M6967.5,-932C6967.5,-932 6896.5,-932 6896.5,-932 6890.5,-932 6884.5,-926 6884.5,-920 6884.5,-920 6884.5,-908 6884.5,-908 6884.5,-902 6890.5,-896 6896.5,-896 6896.5,-896 6967.5,-896 6967.5,-896 6973.5,-896 6979.5,-902 6979.5,-908 6979.5,-908 6979.5,-920 6979.5,-920 6979.5,-926 6973.5,-932 6967.5,-932"/>
<text text-anchor="middle" x="6932" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores7_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge55" class="edge">
<title>board_processor_cores7_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M6922.82,-895.88C6913.38,-880.25 6897.1,-858.09 6876,-848 6710.37,-768.79 3815.06,-736.38 3344.41,-731.63"/>
<polygon fill="black" stroke="black" points="3344.11,-728.12 3334.07,-731.52 3344.04,-735.12 3344.11,-728.12"/>
</g>
<!-- board_processor_cores7_core_interrupts_int_responder -->
<g id="node56" class="node">
<title>board_processor_cores7_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M6854.5,-932C6854.5,-932 6779.5,-932 6779.5,-932 6773.5,-932 6767.5,-926 6767.5,-920 6767.5,-920 6767.5,-908 6767.5,-908 6767.5,-902 6773.5,-896 6779.5,-896 6779.5,-896 6854.5,-896 6854.5,-896 6860.5,-896 6866.5,-902 6866.5,-908 6866.5,-908 6866.5,-920 6866.5,-920 6866.5,-926 6860.5,-932 6854.5,-932"/>
<text text-anchor="middle" x="6817" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores7_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge56" class="edge">
<title>board_processor_cores7_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M6801.35,-887.11C6791.04,-872.68 6776.11,-856.04 6758,-848 6735.53,-838.02 3238.49,-851.95 3217,-840 3181.53,-820.27 3162.12,-773.5 3153.87,-748.11"/>
<polygon fill="black" stroke="black" points="6798.67,-889.39 6807.16,-895.71 6804.47,-885.47 6798.67,-889.39"/>
</g>
<!-- board_processor_cores7_core_interrupts_pio -->
<g id="node57" class="node">
<title>board_processor_cores7_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6737,-932C6737,-932 6707,-932 6707,-932 6701,-932 6695,-926 6695,-920 6695,-920 6695,-908 6695,-908 6695,-902 6701,-896 6707,-896 6707,-896 6737,-896 6737,-896 6743,-896 6749,-902 6749,-908 6749,-908 6749,-920 6749,-920 6749,-926 6743,-932 6737,-932"/>
<text text-anchor="middle" x="6722" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores7_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge57" class="edge">
<title>board_processor_cores7_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M6698.53,-888.82C6682.28,-873.89 6659.28,-856.1 6635,-848 6612.48,-840.49 3237.74,-851.54 3217,-840 3181.53,-820.27 3162.12,-773.5 3153.87,-748.11"/>
<polygon fill="black" stroke="black" points="6696.28,-891.51 6705.94,-895.86 6701.1,-886.43 6696.28,-891.51"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node58" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M236,-932C236,-932 206,-932 206,-932 200,-932 194,-926 194,-920 194,-920 194,-908 194,-908 194,-902 200,-896 206,-896 206,-896 236,-896 236,-896 242,-896 248,-902 248,-908 248,-908 248,-920 248,-920 248,-926 242,-932 236,-932"/>
<text text-anchor="middle" x="221" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge58" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M239.99,-888.1C252.85,-873.39 271.25,-856.1 292,-848 328.09,-833.92 3047.15,-858.84 3081,-840 3116.47,-820.26 3135.87,-773.49 3144.13,-748.11"/>
<polygon fill="black" stroke="black" points="237.17,-886.02 233.43,-895.94 242.54,-890.51 237.17,-886.02"/>
</g>
<!-- board_cache_hierarchy_l3_cache_mem_side -->
<g id="node162" class="node">
<title>board_cache_hierarchy_l3_cache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M3426,-618C3426,-618 3370,-618 3370,-618 3364,-618 3358,-612 3358,-606 3358,-606 3358,-594 3358,-594 3358,-588 3364,-582 3370,-582 3370,-582 3426,-582 3426,-582 3432,-582 3438,-588 3438,-594 3438,-594 3438,-606 3438,-606 3438,-612 3432,-618 3426,-618"/>
<text text-anchor="middle" x="3398" y="-596.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l3_cache_mem_side -->
<g id="edge59" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l3_cache_mem_side</title>
<path fill="none" stroke="black" d="M3302.7,-704.37C3325.95,-679.16 3361.49,-640.6 3381.96,-618.4"/>
<polygon fill="black" stroke="black" points="3300.12,-702.01 3295.91,-711.74 3305.27,-706.76 3300.12,-702.01"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node61" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M3059.5,-748C3059.5,-748 3026.5,-748 3026.5,-748 3020.5,-748 3014.5,-742 3014.5,-736 3014.5,-736 3014.5,-724 3014.5,-724 3014.5,-718 3020.5,-712 3026.5,-712 3026.5,-712 3059.5,-712 3059.5,-712 3065.5,-712 3071.5,-718 3071.5,-724 3071.5,-724 3071.5,-736 3071.5,-736 3071.5,-742 3065.5,-748 3059.5,-748"/>
<text text-anchor="middle" x="3043" y="-726.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node62" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3064,-618C3064,-618 3034,-618 3034,-618 3028,-618 3022,-612 3022,-606 3022,-606 3022,-594 3022,-594 3022,-588 3028,-582 3034,-582 3034,-582 3064,-582 3064,-582 3070,-582 3076,-588 3076,-594 3076,-594 3076,-606 3076,-606 3076,-612 3070,-618 3064,-618"/>
<text text-anchor="middle" x="3049" y="-596.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge60" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M3043.81,-711.74C3044.81,-690.36 3046.53,-653.69 3047.71,-628.44"/>
<polygon fill="black" stroke="black" points="3051.21,-628.55 3048.18,-618.4 3044.22,-628.22 3051.21,-628.55"/>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports -->
<g id="node63" class="node">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3379,-488C3379,-488 3295,-488 3295,-488 3289,-488 3283,-482 3283,-476 3283,-476 3283,-464 3283,-464 3283,-458 3289,-452 3295,-452 3295,-452 3379,-452 3379,-452 3385,-452 3391,-458 3391,-464 3391,-464 3391,-476 3391,-476 3391,-482 3385,-488 3379,-488"/>
<text text-anchor="middle" x="3337" y="-466.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_cache_mem_side -->
<g id="node70" class="node">
<title>board_cache_hierarchy_clusters0_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M488,-344C488,-344 432,-344 432,-344 426,-344 420,-338 420,-332 420,-332 420,-320 420,-320 420,-314 426,-308 432,-308 432,-308 488,-308 488,-308 494,-308 500,-314 500,-320 500,-320 500,-332 500,-332 500,-338 494,-344 488,-344"/>
<text text-anchor="middle" x="460" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_l2_cache_mem_side -->
<g id="edge61" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M3291.26,-448.57C3285.54,-446.7 3279.7,-445.1 3274,-444 3255.15,-440.37 526.14,-446.39 510,-436 478.31,-415.61 466.44,-369.56 462.2,-344.33"/>
<polygon fill="black" stroke="black" points="3290.12,-451.88 3300.72,-451.94 3292.47,-445.29 3290.12,-451.88"/>
</g>
<!-- board_cache_hierarchy_clusters1_l2_cache_mem_side -->
<g id="node82" class="node">
<title>board_cache_hierarchy_clusters1_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1281,-344C1281,-344 1225,-344 1225,-344 1219,-344 1213,-338 1213,-332 1213,-332 1213,-320 1213,-320 1213,-314 1219,-308 1225,-308 1225,-308 1281,-308 1281,-308 1287,-308 1293,-314 1293,-320 1293,-320 1293,-332 1293,-332 1293,-338 1287,-344 1281,-344"/>
<text text-anchor="middle" x="1253" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_l2_cache_mem_side -->
<g id="edge62" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M3291.26,-448.58C3285.54,-446.71 3279.7,-445.1 3274,-444 3247.12,-438.81 1326.01,-450.83 1303,-436 1271.32,-415.59 1259.44,-369.55 1255.2,-344.33"/>
<polygon fill="black" stroke="black" points="3290.12,-451.89 3300.72,-451.95 3292.47,-445.3 3290.12,-451.89"/>
</g>
<!-- board_cache_hierarchy_clusters2_l2_cache_mem_side -->
<g id="node94" class="node">
<title>board_cache_hierarchy_clusters2_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M2073,-344C2073,-344 2017,-344 2017,-344 2011,-344 2005,-338 2005,-332 2005,-332 2005,-320 2005,-320 2005,-314 2011,-308 2017,-308 2017,-308 2073,-308 2073,-308 2079,-308 2085,-314 2085,-320 2085,-320 2085,-332 2085,-332 2085,-338 2079,-344 2073,-344"/>
<text text-anchor="middle" x="2045" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters2_l2_cache_mem_side -->
<g id="edge63" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters2_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M3291.26,-448.6C3285.54,-446.72 3279.7,-445.11 3274,-444 3257.93,-440.87 2108.75,-444.89 2095,-436 2063.35,-415.55 2051.46,-369.53 2047.21,-344.32"/>
<polygon fill="black" stroke="black" points="3290.12,-451.91 3300.71,-451.96 3292.47,-445.31 3290.12,-451.91"/>
</g>
<!-- board_cache_hierarchy_clusters3_l2_cache_mem_side -->
<g id="node106" class="node">
<title>board_cache_hierarchy_clusters3_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M2865,-344C2865,-344 2809,-344 2809,-344 2803,-344 2797,-338 2797,-332 2797,-332 2797,-320 2797,-320 2797,-314 2803,-308 2809,-308 2809,-308 2865,-308 2865,-308 2871,-308 2877,-314 2877,-320 2877,-320 2877,-332 2877,-332 2877,-338 2871,-344 2865,-344"/>
<text text-anchor="middle" x="2837" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters3_l2_cache_mem_side -->
<g id="edge64" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters3_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M3290.6,-448.46C3285.09,-446.66 3279.48,-445.11 3274,-444 3252.92,-439.74 2904.98,-447.8 2887,-436 2855.49,-415.33 2843.54,-369.4 2839.25,-344.26"/>
<polygon fill="black" stroke="black" points="3289.77,-451.88 3300.36,-451.93 3292.11,-445.28 3289.77,-451.88"/>
</g>
<!-- board_cache_hierarchy_clusters4_l2_cache_mem_side -->
<g id="node118" class="node">
<title>board_cache_hierarchy_clusters4_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M3365,-344C3365,-344 3309,-344 3309,-344 3303,-344 3297,-338 3297,-332 3297,-332 3297,-320 3297,-320 3297,-314 3303,-308 3309,-308 3309,-308 3365,-308 3365,-308 3371,-308 3377,-314 3377,-320 3377,-320 3377,-332 3377,-332 3377,-338 3371,-344 3365,-344"/>
<text text-anchor="middle" x="3337" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters4_l2_cache_mem_side -->
<g id="edge65" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters4_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M3337,-441.68C3337,-412.89 3337,-368.42 3337,-344.19"/>
<polygon fill="black" stroke="black" points="3333.5,-441.87 3337,-451.87 3340.5,-441.87 3333.5,-441.87"/>
</g>
<!-- board_cache_hierarchy_clusters5_l2_cache_mem_side -->
<g id="node130" class="node">
<title>board_cache_hierarchy_clusters5_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M4076,-344C4076,-344 4020,-344 4020,-344 4014,-344 4008,-338 4008,-332 4008,-332 4008,-320 4008,-320 4008,-314 4014,-308 4020,-308 4020,-308 4076,-308 4076,-308 4082,-308 4088,-314 4088,-320 4088,-320 4088,-332 4088,-332 4088,-338 4082,-344 4076,-344"/>
<text text-anchor="middle" x="4048" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters5_l2_cache_mem_side -->
<g id="edge66" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters5_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M3401.02,-456.21C3544.8,-427.5 3889.93,-358.57 4007.77,-335.03"/>
<polygon fill="black" stroke="black" points="3400.14,-452.82 3391.02,-458.21 3401.52,-459.68 3400.14,-452.82"/>
</g>
<!-- board_cache_hierarchy_clusters6_l2_cache_mem_side -->
<g id="node142" class="node">
<title>board_cache_hierarchy_clusters6_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M4868,-344C4868,-344 4812,-344 4812,-344 4806,-344 4800,-338 4800,-332 4800,-332 4800,-320 4800,-320 4800,-314 4806,-308 4812,-308 4812,-308 4868,-308 4868,-308 4874,-308 4880,-314 4880,-320 4880,-320 4880,-332 4880,-332 4880,-338 4874,-344 4868,-344"/>
<text text-anchor="middle" x="4840" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters6_l2_cache_mem_side -->
<g id="edge67" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters6_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M3401.36,-469.3C3543.85,-469.37 3896.6,-466.15 4190,-436 4422.77,-412.08 4698.44,-356.82 4799.93,-335.55"/>
<polygon fill="black" stroke="black" points="3401.06,-465.8 3391.06,-469.29 3401.06,-472.8 3401.06,-465.8"/>
</g>
<!-- board_cache_hierarchy_clusters7_l2_cache_mem_side -->
<g id="node154" class="node">
<title>board_cache_hierarchy_clusters7_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M5660,-344C5660,-344 5604,-344 5604,-344 5598,-344 5592,-338 5592,-332 5592,-332 5592,-320 5592,-320 5592,-314 5598,-308 5604,-308 5604,-308 5660,-308 5660,-308 5666,-308 5672,-314 5672,-320 5672,-320 5672,-332 5672,-332 5672,-338 5666,-344 5660,-344"/>
<text text-anchor="middle" x="5632" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters7_l2_cache_mem_side -->
<g id="edge68" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters7_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M3401.27,-468.97C3665.24,-468.63 4666.96,-465.42 4982,-436 5214.98,-414.25 5490.52,-357.69 5591.95,-335.82"/>
<polygon fill="black" stroke="black" points="3401.08,-465.47 3391.09,-468.98 3401.09,-472.47 3401.08,-465.47"/>
</g>
<!-- board_cache_hierarchy_l3_bus_mem_side_ports -->
<g id="node64" class="node">
<title>board_cache_hierarchy_l3_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3253,-488C3253,-488 3159,-488 3159,-488 3153,-488 3147,-482 3147,-476 3147,-476 3147,-464 3147,-464 3147,-458 3153,-452 3159,-452 3159,-452 3253,-452 3253,-452 3259,-452 3265,-458 3265,-464 3265,-464 3265,-476 3265,-476 3265,-482 3259,-488 3253,-488"/>
<text text-anchor="middle" x="3206" y="-466.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters0_l1i_cache_mem_side -->
<g id="node66" class="node">
<title>board_cache_hierarchy_clusters0_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M116,-84C116,-84 60,-84 60,-84 54,-84 48,-78 48,-72 48,-72 48,-60 48,-60 48,-54 54,-48 60,-48 60,-48 116,-48 116,-48 122,-48 128,-54 128,-60 128,-60 128,-72 128,-72 128,-78 122,-84 116,-84"/>
<text text-anchor="middle" x="88" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters0_l1d_cache_mem_side -->
<g id="node68" class="node">
<title>board_cache_hierarchy_clusters0_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M310,-84C310,-84 254,-84 254,-84 248,-84 242,-78 242,-72 242,-72 242,-60 242,-60 242,-54 248,-48 254,-48 254,-48 310,-48 310,-48 316,-48 322,-54 322,-60 322,-60 322,-72 322,-72 322,-78 316,-84 310,-84"/>
<text text-anchor="middle" x="282" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_cache_cpu_side -->
<g id="node69" class="node">
<title>board_cache_hierarchy_clusters0_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M577.5,-344C577.5,-344 530.5,-344 530.5,-344 524.5,-344 518.5,-338 518.5,-332 518.5,-332 518.5,-320 518.5,-320 518.5,-314 524.5,-308 530.5,-308 530.5,-308 577.5,-308 577.5,-308 583.5,-308 589.5,-314 589.5,-320 589.5,-320 589.5,-332 589.5,-332 589.5,-338 583.5,-344 577.5,-344"/>
<text text-anchor="middle" x="554" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_bus_mem_side_ports -->
<g id="node72" class="node">
<title>board_cache_hierarchy_clusters0_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M392,-214C392,-214 298,-214 298,-214 292,-214 286,-208 286,-202 286,-202 286,-190 286,-190 286,-184 292,-178 298,-178 298,-178 392,-178 392,-178 398,-178 404,-184 404,-190 404,-190 404,-202 404,-202 404,-208 398,-214 392,-214"/>
<text text-anchor="middle" x="345" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters0_l2_bus_mem_side_ports -->
<g id="edge69" class="edge">
<title>board_cache_hierarchy_clusters0_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters0_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M515.16,-303.07C513.09,-302.01 511.03,-300.98 509,-300 467.4,-279.86 451.89,-284.98 413,-260 392.83,-247.04 373.1,-227.82 360.13,-214.03"/>
<polygon fill="black" stroke="black" points="513.75,-306.28 524.23,-307.85 517.02,-300.09 513.75,-306.28"/>
</g>
<!-- board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports -->
<g id="node71" class="node">
<title>board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M518,-214C518,-214 434,-214 434,-214 428,-214 422,-208 422,-202 422,-202 422,-190 422,-190 422,-184 428,-178 434,-178 434,-178 518,-178 518,-178 524,-178 530,-184 530,-190 530,-190 530,-202 530,-202 530,-208 524,-214 518,-214"/>
<text text-anchor="middle" x="476" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_l1i_cache_mem_side -->
<g id="edge71" class="edge">
<title>board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M427.39,-174.42C422.58,-172.77 417.72,-171.26 413,-170 293.68,-138.12 245.05,-191.6 138,-130 119.48,-119.34 105.24,-98.92 96.78,-84.21"/>
<polygon fill="black" stroke="black" points="426.56,-177.84 437.16,-177.95 428.94,-171.26 426.56,-177.84"/>
</g>
<!-- board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_l1d_cache_mem_side -->
<g id="edge70" class="edge">
<title>board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M426.05,-173.83C387.74,-157.37 340.08,-136.29 332,-130 315.59,-117.21 301.34,-97.97 292.3,-84.12"/>
<polygon fill="black" stroke="black" points="424.99,-177.18 435.56,-177.91 427.74,-170.75 424.99,-177.18"/>
</g>
<!-- board_cache_hierarchy_clusters0_iptw_cache_mem_side -->
<g id="node74" class="node">
<title>board_cache_hierarchy_clusters0_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M504,-84C504,-84 448,-84 448,-84 442,-84 436,-78 436,-72 436,-72 436,-60 436,-60 436,-54 442,-48 448,-48 448,-48 504,-48 504,-48 510,-48 516,-54 516,-60 516,-60 516,-72 516,-72 516,-78 510,-84 504,-84"/>
<text text-anchor="middle" x="476" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_iptw_cache_mem_side -->
<g id="edge72" class="edge">
<title>board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M476,-167.72C476,-142.52 476,-105.84 476,-84.4"/>
<polygon fill="black" stroke="black" points="472.5,-167.74 476,-177.74 479.5,-167.74 472.5,-167.74"/>
</g>
<!-- board_cache_hierarchy_clusters0_dptw_cache_mem_side -->
<g id="node76" class="node">
<title>board_cache_hierarchy_clusters0_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M698,-84C698,-84 642,-84 642,-84 636,-84 630,-78 630,-72 630,-72 630,-60 630,-60 630,-54 636,-48 642,-48 642,-48 698,-48 698,-48 704,-48 710,-54 710,-60 710,-60 710,-72 710,-72 710,-78 704,-84 698,-84"/>
<text text-anchor="middle" x="670" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_dptw_cache_mem_side -->
<g id="edge73" class="edge">
<title>board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M536.92,-174.19C563.37,-163.43 593.78,-148.61 618,-130 634.76,-117.13 649.62,-97.9 659.12,-84.07"/>
<polygon fill="black" stroke="black" points="535.38,-171.03 527.37,-177.97 537.95,-177.54 535.38,-171.03"/>
</g>
<!-- board_cache_hierarchy_clusters1_l1i_cache_mem_side -->
<g id="node78" class="node">
<title>board_cache_hierarchy_clusters1_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M908,-84C908,-84 852,-84 852,-84 846,-84 840,-78 840,-72 840,-72 840,-60 840,-60 840,-54 846,-48 852,-48 852,-48 908,-48 908,-48 914,-48 920,-54 920,-60 920,-60 920,-72 920,-72 920,-78 914,-84 908,-84"/>
<text text-anchor="middle" x="880" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters1_l1d_cache_mem_side -->
<g id="node80" class="node">
<title>board_cache_hierarchy_clusters1_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1102,-84C1102,-84 1046,-84 1046,-84 1040,-84 1034,-78 1034,-72 1034,-72 1034,-60 1034,-60 1034,-54 1040,-48 1046,-48 1046,-48 1102,-48 1102,-48 1108,-48 1114,-54 1114,-60 1114,-60 1114,-72 1114,-72 1114,-78 1108,-84 1102,-84"/>
<text text-anchor="middle" x="1074" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters1_l2_cache_cpu_side -->
<g id="node81" class="node">
<title>board_cache_hierarchy_clusters1_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1370.5,-344C1370.5,-344 1323.5,-344 1323.5,-344 1317.5,-344 1311.5,-338 1311.5,-332 1311.5,-332 1311.5,-320 1311.5,-320 1311.5,-314 1317.5,-308 1323.5,-308 1323.5,-308 1370.5,-308 1370.5,-308 1376.5,-308 1382.5,-314 1382.5,-320 1382.5,-320 1382.5,-332 1382.5,-332 1382.5,-338 1376.5,-344 1370.5,-344"/>
<text text-anchor="middle" x="1347" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters1_l2_bus_mem_side_ports -->
<g id="node84" class="node">
<title>board_cache_hierarchy_clusters1_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1184,-214C1184,-214 1090,-214 1090,-214 1084,-214 1078,-208 1078,-202 1078,-202 1078,-190 1078,-190 1078,-184 1084,-178 1090,-178 1090,-178 1184,-178 1184,-178 1190,-178 1196,-184 1196,-190 1196,-190 1196,-202 1196,-202 1196,-208 1190,-214 1184,-214"/>
<text text-anchor="middle" x="1137" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters1_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters1_l2_bus_mem_side_ports -->
<g id="edge74" class="edge">
<title>board_cache_hierarchy_clusters1_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters1_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1308.17,-303.06C1306.09,-302 1304.03,-300.98 1302,-300 1259.99,-279.75 1244.28,-285.13 1205,-260 1184.8,-247.08 1165.08,-227.85 1152.12,-214.04"/>
<polygon fill="black" stroke="black" points="1306.76,-306.28 1317.24,-307.83 1310.02,-300.08 1306.76,-306.28"/>
</g>
<!-- board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports -->
<g id="node83" class="node">
<title>board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1310,-214C1310,-214 1226,-214 1226,-214 1220,-214 1214,-208 1214,-202 1214,-202 1214,-190 1214,-190 1214,-184 1220,-178 1226,-178 1226,-178 1310,-178 1310,-178 1316,-178 1322,-184 1322,-190 1322,-190 1322,-202 1322,-202 1322,-208 1316,-214 1310,-214"/>
<text text-anchor="middle" x="1268" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_l1i_cache_mem_side -->
<g id="edge76" class="edge">
<title>board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M1219.39,-174.42C1214.58,-172.77 1209.72,-171.26 1205,-170 1085.68,-138.12 1037.05,-191.6 930,-130 911.48,-119.34 897.24,-98.92 888.78,-84.21"/>
<polygon fill="black" stroke="black" points="1218.56,-177.84 1229.16,-177.95 1220.94,-171.26 1218.56,-177.84"/>
</g>
<!-- board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_l1d_cache_mem_side -->
<g id="edge75" class="edge">
<title>board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M1218.05,-173.83C1179.74,-157.37 1132.08,-136.29 1124,-130 1107.59,-117.21 1093.34,-97.97 1084.3,-84.12"/>
<polygon fill="black" stroke="black" points="1216.99,-177.18 1227.56,-177.91 1219.74,-170.75 1216.99,-177.18"/>
</g>
<!-- board_cache_hierarchy_clusters1_iptw_cache_mem_side -->
<g id="node86" class="node">
<title>board_cache_hierarchy_clusters1_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1296,-84C1296,-84 1240,-84 1240,-84 1234,-84 1228,-78 1228,-72 1228,-72 1228,-60 1228,-60 1228,-54 1234,-48 1240,-48 1240,-48 1296,-48 1296,-48 1302,-48 1308,-54 1308,-60 1308,-60 1308,-72 1308,-72 1308,-78 1302,-84 1296,-84"/>
<text text-anchor="middle" x="1268" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_iptw_cache_mem_side -->
<g id="edge77" class="edge">
<title>board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M1268,-167.72C1268,-142.52 1268,-105.84 1268,-84.4"/>
<polygon fill="black" stroke="black" points="1264.5,-167.74 1268,-177.74 1271.5,-167.74 1264.5,-167.74"/>
</g>
<!-- board_cache_hierarchy_clusters1_dptw_cache_mem_side -->
<g id="node88" class="node">
<title>board_cache_hierarchy_clusters1_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1490,-84C1490,-84 1434,-84 1434,-84 1428,-84 1422,-78 1422,-72 1422,-72 1422,-60 1422,-60 1422,-54 1428,-48 1434,-48 1434,-48 1490,-48 1490,-48 1496,-48 1502,-54 1502,-60 1502,-60 1502,-72 1502,-72 1502,-78 1496,-84 1490,-84"/>
<text text-anchor="middle" x="1462" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_dptw_cache_mem_side -->
<g id="edge78" class="edge">
<title>board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M1328.92,-174.19C1355.37,-163.43 1385.78,-148.61 1410,-130 1426.76,-117.13 1441.62,-97.9 1451.12,-84.07"/>
<polygon fill="black" stroke="black" points="1327.38,-171.03 1319.37,-177.97 1329.95,-177.54 1327.38,-171.03"/>
</g>
<!-- board_cache_hierarchy_clusters2_l1i_cache_mem_side -->
<g id="node90" class="node">
<title>board_cache_hierarchy_clusters2_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1700,-84C1700,-84 1644,-84 1644,-84 1638,-84 1632,-78 1632,-72 1632,-72 1632,-60 1632,-60 1632,-54 1638,-48 1644,-48 1644,-48 1700,-48 1700,-48 1706,-48 1712,-54 1712,-60 1712,-60 1712,-72 1712,-72 1712,-78 1706,-84 1700,-84"/>
<text text-anchor="middle" x="1672" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters2_l1d_cache_mem_side -->
<g id="node92" class="node">
<title>board_cache_hierarchy_clusters2_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1894,-84C1894,-84 1838,-84 1838,-84 1832,-84 1826,-78 1826,-72 1826,-72 1826,-60 1826,-60 1826,-54 1832,-48 1838,-48 1838,-48 1894,-48 1894,-48 1900,-48 1906,-54 1906,-60 1906,-60 1906,-72 1906,-72 1906,-78 1900,-84 1894,-84"/>
<text text-anchor="middle" x="1866" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters2_l2_cache_cpu_side -->
<g id="node93" class="node">
<title>board_cache_hierarchy_clusters2_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M2162.5,-344C2162.5,-344 2115.5,-344 2115.5,-344 2109.5,-344 2103.5,-338 2103.5,-332 2103.5,-332 2103.5,-320 2103.5,-320 2103.5,-314 2109.5,-308 2115.5,-308 2115.5,-308 2162.5,-308 2162.5,-308 2168.5,-308 2174.5,-314 2174.5,-320 2174.5,-320 2174.5,-332 2174.5,-332 2174.5,-338 2168.5,-344 2162.5,-344"/>
<text text-anchor="middle" x="2139" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters2_l2_bus_mem_side_ports -->
<g id="node96" class="node">
<title>board_cache_hierarchy_clusters2_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1976,-214C1976,-214 1882,-214 1882,-214 1876,-214 1870,-208 1870,-202 1870,-202 1870,-190 1870,-190 1870,-184 1876,-178 1882,-178 1882,-178 1976,-178 1976,-178 1982,-178 1988,-184 1988,-190 1988,-190 1988,-202 1988,-202 1988,-208 1982,-214 1976,-214"/>
<text text-anchor="middle" x="1929" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters2_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters2_l2_bus_mem_side_ports -->
<g id="edge79" class="edge">
<title>board_cache_hierarchy_clusters2_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters2_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2100.17,-303.06C2098.09,-302 2096.03,-300.98 2094,-300 2051.99,-279.75 2036.28,-285.13 1997,-260 1976.8,-247.08 1957.08,-227.85 1944.12,-214.04"/>
<polygon fill="black" stroke="black" points="2098.76,-306.28 2109.24,-307.83 2102.02,-300.08 2098.76,-306.28"/>
</g>
<!-- board_cache_hierarchy_clusters2_l2_bus_cpu_side_ports -->
<g id="node95" class="node">
<title>board_cache_hierarchy_clusters2_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2102,-214C2102,-214 2018,-214 2018,-214 2012,-214 2006,-208 2006,-202 2006,-202 2006,-190 2006,-190 2006,-184 2012,-178 2018,-178 2018,-178 2102,-178 2102,-178 2108,-178 2114,-184 2114,-190 2114,-190 2114,-202 2114,-202 2114,-208 2108,-214 2102,-214"/>
<text text-anchor="middle" x="2060" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters2_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters2_l1i_cache_mem_side -->
<g id="edge81" class="edge">
<title>board_cache_hierarchy_clusters2_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters2_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M2011.39,-174.42C2006.58,-172.77 2001.72,-171.26 1997,-170 1877.68,-138.12 1829.05,-191.6 1722,-130 1703.48,-119.34 1689.24,-98.92 1680.78,-84.21"/>
<polygon fill="black" stroke="black" points="2010.56,-177.84 2021.16,-177.95 2012.94,-171.26 2010.56,-177.84"/>
</g>
<!-- board_cache_hierarchy_clusters2_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters2_l1d_cache_mem_side -->
<g id="edge80" class="edge">
<title>board_cache_hierarchy_clusters2_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters2_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M2010.05,-173.83C1971.74,-157.37 1924.08,-136.29 1916,-130 1899.59,-117.21 1885.34,-97.97 1876.3,-84.12"/>
<polygon fill="black" stroke="black" points="2008.99,-177.18 2019.56,-177.91 2011.74,-170.75 2008.99,-177.18"/>
</g>
<!-- board_cache_hierarchy_clusters2_iptw_cache_mem_side -->
<g id="node98" class="node">
<title>board_cache_hierarchy_clusters2_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M2088,-84C2088,-84 2032,-84 2032,-84 2026,-84 2020,-78 2020,-72 2020,-72 2020,-60 2020,-60 2020,-54 2026,-48 2032,-48 2032,-48 2088,-48 2088,-48 2094,-48 2100,-54 2100,-60 2100,-60 2100,-72 2100,-72 2100,-78 2094,-84 2088,-84"/>
<text text-anchor="middle" x="2060" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters2_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters2_iptw_cache_mem_side -->
<g id="edge82" class="edge">
<title>board_cache_hierarchy_clusters2_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters2_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M2060,-167.72C2060,-142.52 2060,-105.84 2060,-84.4"/>
<polygon fill="black" stroke="black" points="2056.5,-167.74 2060,-177.74 2063.5,-167.74 2056.5,-167.74"/>
</g>
<!-- board_cache_hierarchy_clusters2_dptw_cache_mem_side -->
<g id="node100" class="node">
<title>board_cache_hierarchy_clusters2_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M2282,-84C2282,-84 2226,-84 2226,-84 2220,-84 2214,-78 2214,-72 2214,-72 2214,-60 2214,-60 2214,-54 2220,-48 2226,-48 2226,-48 2282,-48 2282,-48 2288,-48 2294,-54 2294,-60 2294,-60 2294,-72 2294,-72 2294,-78 2288,-84 2282,-84"/>
<text text-anchor="middle" x="2254" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters2_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters2_dptw_cache_mem_side -->
<g id="edge83" class="edge">
<title>board_cache_hierarchy_clusters2_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters2_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M2120.92,-174.19C2147.37,-163.43 2177.78,-148.61 2202,-130 2218.76,-117.13 2233.62,-97.9 2243.12,-84.07"/>
<polygon fill="black" stroke="black" points="2119.38,-171.03 2111.37,-177.97 2121.95,-177.54 2119.38,-171.03"/>
</g>
<!-- board_cache_hierarchy_clusters3_l1i_cache_mem_side -->
<g id="node102" class="node">
<title>board_cache_hierarchy_clusters3_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M2492,-84C2492,-84 2436,-84 2436,-84 2430,-84 2424,-78 2424,-72 2424,-72 2424,-60 2424,-60 2424,-54 2430,-48 2436,-48 2436,-48 2492,-48 2492,-48 2498,-48 2504,-54 2504,-60 2504,-60 2504,-72 2504,-72 2504,-78 2498,-84 2492,-84"/>
<text text-anchor="middle" x="2464" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters3_l1d_cache_mem_side -->
<g id="node104" class="node">
<title>board_cache_hierarchy_clusters3_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M2686,-84C2686,-84 2630,-84 2630,-84 2624,-84 2618,-78 2618,-72 2618,-72 2618,-60 2618,-60 2618,-54 2624,-48 2630,-48 2630,-48 2686,-48 2686,-48 2692,-48 2698,-54 2698,-60 2698,-60 2698,-72 2698,-72 2698,-78 2692,-84 2686,-84"/>
<text text-anchor="middle" x="2658" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters3_l2_cache_cpu_side -->
<g id="node105" class="node">
<title>board_cache_hierarchy_clusters3_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M2954.5,-344C2954.5,-344 2907.5,-344 2907.5,-344 2901.5,-344 2895.5,-338 2895.5,-332 2895.5,-332 2895.5,-320 2895.5,-320 2895.5,-314 2901.5,-308 2907.5,-308 2907.5,-308 2954.5,-308 2954.5,-308 2960.5,-308 2966.5,-314 2966.5,-320 2966.5,-320 2966.5,-332 2966.5,-332 2966.5,-338 2960.5,-344 2954.5,-344"/>
<text text-anchor="middle" x="2931" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters3_l2_bus_mem_side_ports -->
<g id="node108" class="node">
<title>board_cache_hierarchy_clusters3_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2768,-214C2768,-214 2674,-214 2674,-214 2668,-214 2662,-208 2662,-202 2662,-202 2662,-190 2662,-190 2662,-184 2668,-178 2674,-178 2674,-178 2768,-178 2768,-178 2774,-178 2780,-184 2780,-190 2780,-190 2780,-202 2780,-202 2780,-208 2774,-214 2768,-214"/>
<text text-anchor="middle" x="2721" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters3_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters3_l2_bus_mem_side_ports -->
<g id="edge84" class="edge">
<title>board_cache_hierarchy_clusters3_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters3_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2892.17,-303.06C2890.09,-302 2888.03,-300.98 2886,-300 2843.99,-279.75 2828.28,-285.13 2789,-260 2768.8,-247.08 2749.08,-227.85 2736.12,-214.04"/>
<polygon fill="black" stroke="black" points="2890.76,-306.28 2901.24,-307.83 2894.02,-300.08 2890.76,-306.28"/>
</g>
<!-- board_cache_hierarchy_clusters3_l2_bus_cpu_side_ports -->
<g id="node107" class="node">
<title>board_cache_hierarchy_clusters3_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2894,-214C2894,-214 2810,-214 2810,-214 2804,-214 2798,-208 2798,-202 2798,-202 2798,-190 2798,-190 2798,-184 2804,-178 2810,-178 2810,-178 2894,-178 2894,-178 2900,-178 2906,-184 2906,-190 2906,-190 2906,-202 2906,-202 2906,-208 2900,-214 2894,-214"/>
<text text-anchor="middle" x="2852" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters3_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters3_l1i_cache_mem_side -->
<g id="edge86" class="edge">
<title>board_cache_hierarchy_clusters3_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters3_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M2803.39,-174.42C2798.58,-172.77 2793.72,-171.26 2789,-170 2669.68,-138.12 2621.05,-191.6 2514,-130 2495.48,-119.34 2481.24,-98.92 2472.78,-84.21"/>
<polygon fill="black" stroke="black" points="2802.56,-177.84 2813.16,-177.95 2804.94,-171.26 2802.56,-177.84"/>
</g>
<!-- board_cache_hierarchy_clusters3_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters3_l1d_cache_mem_side -->
<g id="edge85" class="edge">
<title>board_cache_hierarchy_clusters3_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters3_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M2802.05,-173.83C2763.74,-157.37 2716.08,-136.29 2708,-130 2691.59,-117.21 2677.34,-97.97 2668.3,-84.12"/>
<polygon fill="black" stroke="black" points="2800.99,-177.18 2811.56,-177.91 2803.74,-170.75 2800.99,-177.18"/>
</g>
<!-- board_cache_hierarchy_clusters3_iptw_cache_mem_side -->
<g id="node110" class="node">
<title>board_cache_hierarchy_clusters3_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M2880,-84C2880,-84 2824,-84 2824,-84 2818,-84 2812,-78 2812,-72 2812,-72 2812,-60 2812,-60 2812,-54 2818,-48 2824,-48 2824,-48 2880,-48 2880,-48 2886,-48 2892,-54 2892,-60 2892,-60 2892,-72 2892,-72 2892,-78 2886,-84 2880,-84"/>
<text text-anchor="middle" x="2852" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters3_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters3_iptw_cache_mem_side -->
<g id="edge87" class="edge">
<title>board_cache_hierarchy_clusters3_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters3_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M2852,-167.72C2852,-142.52 2852,-105.84 2852,-84.4"/>
<polygon fill="black" stroke="black" points="2848.5,-167.74 2852,-177.74 2855.5,-167.74 2848.5,-167.74"/>
</g>
<!-- board_cache_hierarchy_clusters3_dptw_cache_mem_side -->
<g id="node112" class="node">
<title>board_cache_hierarchy_clusters3_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M3074,-84C3074,-84 3018,-84 3018,-84 3012,-84 3006,-78 3006,-72 3006,-72 3006,-60 3006,-60 3006,-54 3012,-48 3018,-48 3018,-48 3074,-48 3074,-48 3080,-48 3086,-54 3086,-60 3086,-60 3086,-72 3086,-72 3086,-78 3080,-84 3074,-84"/>
<text text-anchor="middle" x="3046" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters3_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters3_dptw_cache_mem_side -->
<g id="edge88" class="edge">
<title>board_cache_hierarchy_clusters3_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters3_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M2912.92,-174.19C2939.37,-163.43 2969.78,-148.61 2994,-130 3010.76,-117.13 3025.62,-97.9 3035.12,-84.07"/>
<polygon fill="black" stroke="black" points="2911.38,-171.03 2903.37,-177.97 2913.95,-177.54 2911.38,-171.03"/>
</g>
<!-- board_cache_hierarchy_clusters4_l1i_cache_mem_side -->
<g id="node114" class="node">
<title>board_cache_hierarchy_clusters4_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M3284,-84C3284,-84 3228,-84 3228,-84 3222,-84 3216,-78 3216,-72 3216,-72 3216,-60 3216,-60 3216,-54 3222,-48 3228,-48 3228,-48 3284,-48 3284,-48 3290,-48 3296,-54 3296,-60 3296,-60 3296,-72 3296,-72 3296,-78 3290,-84 3284,-84"/>
<text text-anchor="middle" x="3256" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters4_l1d_cache_mem_side -->
<g id="node116" class="node">
<title>board_cache_hierarchy_clusters4_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M3478,-84C3478,-84 3422,-84 3422,-84 3416,-84 3410,-78 3410,-72 3410,-72 3410,-60 3410,-60 3410,-54 3416,-48 3422,-48 3422,-48 3478,-48 3478,-48 3484,-48 3490,-54 3490,-60 3490,-60 3490,-72 3490,-72 3490,-78 3484,-84 3478,-84"/>
<text text-anchor="middle" x="3450" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters4_l2_cache_cpu_side -->
<g id="node117" class="node">
<title>board_cache_hierarchy_clusters4_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M3454.5,-344C3454.5,-344 3407.5,-344 3407.5,-344 3401.5,-344 3395.5,-338 3395.5,-332 3395.5,-332 3395.5,-320 3395.5,-320 3395.5,-314 3401.5,-308 3407.5,-308 3407.5,-308 3454.5,-308 3454.5,-308 3460.5,-308 3466.5,-314 3466.5,-320 3466.5,-320 3466.5,-332 3466.5,-332 3466.5,-338 3460.5,-344 3454.5,-344"/>
<text text-anchor="middle" x="3431" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters4_l2_bus_mem_side_ports -->
<g id="node120" class="node">
<title>board_cache_hierarchy_clusters4_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3478,-214C3478,-214 3384,-214 3384,-214 3378,-214 3372,-208 3372,-202 3372,-202 3372,-190 3372,-190 3372,-184 3378,-178 3384,-178 3384,-178 3478,-178 3478,-178 3484,-178 3490,-184 3490,-190 3490,-190 3490,-202 3490,-202 3490,-208 3484,-214 3478,-214"/>
<text text-anchor="middle" x="3431" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters4_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters4_l2_bus_mem_side_ports -->
<g id="edge89" class="edge">
<title>board_cache_hierarchy_clusters4_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters4_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3431,-297.72C3431,-272.52 3431,-235.84 3431,-214.4"/>
<polygon fill="black" stroke="black" points="3427.5,-297.74 3431,-307.74 3434.5,-297.74 3427.5,-297.74"/>
</g>
<!-- board_cache_hierarchy_clusters4_l2_bus_cpu_side_ports -->
<g id="node119" class="node">
<title>board_cache_hierarchy_clusters4_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3604,-214C3604,-214 3520,-214 3520,-214 3514,-214 3508,-208 3508,-202 3508,-202 3508,-190 3508,-190 3508,-184 3514,-178 3520,-178 3520,-178 3604,-178 3604,-178 3610,-178 3616,-184 3616,-190 3616,-190 3616,-202 3616,-202 3616,-208 3610,-214 3604,-214"/>
<text text-anchor="middle" x="3562" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters4_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters4_l1i_cache_mem_side -->
<g id="edge91" class="edge">
<title>board_cache_hierarchy_clusters4_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters4_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M3512.33,-174.37C3507.85,-172.79 3503.37,-171.31 3499,-170 3415.08,-144.86 3380.58,-175.95 3306,-130 3287.93,-118.87 3273.69,-98.74 3265.1,-84.23"/>
<polygon fill="black" stroke="black" points="3511.44,-177.77 3522.04,-177.94 3513.86,-171.2 3511.44,-177.77"/>
</g>
<!-- board_cache_hierarchy_clusters4_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters4_l1d_cache_mem_side -->
<g id="edge90" class="edge">
<title>board_cache_hierarchy_clusters4_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters4_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M3537.46,-170.33C3525.84,-158.39 3511.93,-143.7 3500,-130 3486.89,-114.94 3472.82,-97.05 3462.96,-84.19"/>
<polygon fill="black" stroke="black" points="3535.22,-173.05 3544.72,-177.75 3540.22,-168.15 3535.22,-173.05"/>
</g>
<!-- board_cache_hierarchy_clusters4_iptw_cache_mem_side -->
<g id="node122" class="node">
<title>board_cache_hierarchy_clusters4_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M3672,-84C3672,-84 3616,-84 3616,-84 3610,-84 3604,-78 3604,-72 3604,-72 3604,-60 3604,-60 3604,-54 3610,-48 3616,-48 3616,-48 3672,-48 3672,-48 3678,-48 3684,-54 3684,-60 3684,-60 3684,-72 3684,-72 3684,-78 3678,-84 3672,-84"/>
<text text-anchor="middle" x="3644" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters4_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters4_iptw_cache_mem_side -->
<g id="edge92" class="edge">
<title>board_cache_hierarchy_clusters4_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters4_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M3578.62,-169.06C3594.78,-143.83 3618.87,-106.22 3632.85,-84.4"/>
<polygon fill="black" stroke="black" points="3575.51,-167.43 3573.06,-177.74 3581.4,-171.21 3575.51,-167.43"/>
</g>
<!-- board_cache_hierarchy_clusters4_dptw_cache_mem_side -->
<g id="node124" class="node">
<title>board_cache_hierarchy_clusters4_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M3866,-84C3866,-84 3810,-84 3810,-84 3804,-84 3798,-78 3798,-72 3798,-72 3798,-60 3798,-60 3798,-54 3804,-48 3810,-48 3810,-48 3866,-48 3866,-48 3872,-48 3878,-54 3878,-60 3878,-60 3878,-72 3878,-72 3878,-78 3872,-84 3866,-84"/>
<text text-anchor="middle" x="3838" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters4_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters4_dptw_cache_mem_side -->
<g id="edge93" class="edge">
<title>board_cache_hierarchy_clusters4_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters4_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M3626.58,-186.7C3673.8,-178.26 3737.77,-161.71 3786,-130 3803.89,-118.24 3818.77,-98.43 3827.96,-84.16"/>
<polygon fill="black" stroke="black" points="3625.73,-183.29 3616.46,-188.43 3626.91,-190.19 3625.73,-183.29"/>
</g>
<!-- board_cache_hierarchy_clusters5_l1i_cache_mem_side -->
<g id="node126" class="node">
<title>board_cache_hierarchy_clusters5_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M4076,-84C4076,-84 4020,-84 4020,-84 4014,-84 4008,-78 4008,-72 4008,-72 4008,-60 4008,-60 4008,-54 4014,-48 4020,-48 4020,-48 4076,-48 4076,-48 4082,-48 4088,-54 4088,-60 4088,-60 4088,-72 4088,-72 4088,-78 4082,-84 4076,-84"/>
<text text-anchor="middle" x="4048" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters5_l1d_cache_mem_side -->
<g id="node128" class="node">
<title>board_cache_hierarchy_clusters5_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M4270,-84C4270,-84 4214,-84 4214,-84 4208,-84 4202,-78 4202,-72 4202,-72 4202,-60 4202,-60 4202,-54 4208,-48 4214,-48 4214,-48 4270,-48 4270,-48 4276,-48 4282,-54 4282,-60 4282,-60 4282,-72 4282,-72 4282,-78 4276,-84 4270,-84"/>
<text text-anchor="middle" x="4242" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters5_l2_cache_cpu_side -->
<g id="node129" class="node">
<title>board_cache_hierarchy_clusters5_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M4165.5,-344C4165.5,-344 4118.5,-344 4118.5,-344 4112.5,-344 4106.5,-338 4106.5,-332 4106.5,-332 4106.5,-320 4106.5,-320 4106.5,-314 4112.5,-308 4118.5,-308 4118.5,-308 4165.5,-308 4165.5,-308 4171.5,-308 4177.5,-314 4177.5,-320 4177.5,-320 4177.5,-332 4177.5,-332 4177.5,-338 4171.5,-344 4165.5,-344"/>
<text text-anchor="middle" x="4142" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters5_l2_bus_mem_side_ports -->
<g id="node132" class="node">
<title>board_cache_hierarchy_clusters5_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4189,-214C4189,-214 4095,-214 4095,-214 4089,-214 4083,-208 4083,-202 4083,-202 4083,-190 4083,-190 4083,-184 4089,-178 4095,-178 4095,-178 4189,-178 4189,-178 4195,-178 4201,-184 4201,-190 4201,-190 4201,-202 4201,-202 4201,-208 4195,-214 4189,-214"/>
<text text-anchor="middle" x="4142" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters5_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters5_l2_bus_mem_side_ports -->
<g id="edge94" class="edge">
<title>board_cache_hierarchy_clusters5_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters5_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M4142,-297.72C4142,-272.52 4142,-235.84 4142,-214.4"/>
<polygon fill="black" stroke="black" points="4138.5,-297.74 4142,-307.74 4145.5,-297.74 4138.5,-297.74"/>
</g>
<!-- board_cache_hierarchy_clusters5_l2_bus_cpu_side_ports -->
<g id="node131" class="node">
<title>board_cache_hierarchy_clusters5_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4315,-214C4315,-214 4231,-214 4231,-214 4225,-214 4219,-208 4219,-202 4219,-202 4219,-190 4219,-190 4219,-184 4225,-178 4231,-178 4231,-178 4315,-178 4315,-178 4321,-178 4327,-184 4327,-190 4327,-190 4327,-202 4327,-202 4327,-208 4321,-214 4315,-214"/>
<text text-anchor="middle" x="4273" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters5_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters5_l1i_cache_mem_side -->
<g id="edge96" class="edge">
<title>board_cache_hierarchy_clusters5_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters5_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M4221.27,-174.3C4217.46,-172.83 4213.67,-171.38 4210,-170 4160.54,-151.36 4140.97,-160.78 4098,-130 4080.97,-117.8 4066.73,-98.27 4057.86,-84.19"/>
<polygon fill="black" stroke="black" points="4220.13,-177.62 4230.72,-177.99 4222.67,-171.1 4220.13,-177.62"/>
</g>
<!-- board_cache_hierarchy_clusters5_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters5_l1d_cache_mem_side -->
<g id="edge95" class="edge">
<title>board_cache_hierarchy_clusters5_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters5_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M4266.39,-167.72C4260.29,-142.52 4251.41,-105.84 4246.21,-84.4"/>
<polygon fill="black" stroke="black" points="4263.06,-168.84 4268.82,-177.74 4269.87,-167.19 4263.06,-168.84"/>
</g>
<!-- board_cache_hierarchy_clusters5_iptw_cache_mem_side -->
<g id="node134" class="node">
<title>board_cache_hierarchy_clusters5_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M4464,-84C4464,-84 4408,-84 4408,-84 4402,-84 4396,-78 4396,-72 4396,-72 4396,-60 4396,-60 4396,-54 4402,-48 4408,-48 4408,-48 4464,-48 4464,-48 4470,-48 4476,-54 4476,-60 4476,-60 4476,-72 4476,-72 4476,-78 4470,-84 4464,-84"/>
<text text-anchor="middle" x="4436" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters5_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters5_iptw_cache_mem_side -->
<g id="edge97" class="edge">
<title>board_cache_hierarchy_clusters5_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters5_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M4318.43,-173.09C4339.51,-161.79 4364.23,-146.83 4384,-130 4399.87,-116.49 4414.66,-97.72 4424.38,-84.19"/>
<polygon fill="black" stroke="black" points="4316.56,-170.12 4309.33,-177.87 4319.81,-176.32 4316.56,-170.12"/>
</g>
<!-- board_cache_hierarchy_clusters5_dptw_cache_mem_side -->
<g id="node136" class="node">
<title>board_cache_hierarchy_clusters5_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M4658,-84C4658,-84 4602,-84 4602,-84 4596,-84 4590,-78 4590,-72 4590,-72 4590,-60 4590,-60 4590,-54 4596,-48 4602,-48 4602,-48 4658,-48 4658,-48 4664,-48 4670,-54 4670,-60 4670,-60 4670,-72 4670,-72 4670,-78 4664,-84 4658,-84"/>
<text text-anchor="middle" x="4630" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters5_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters5_dptw_cache_mem_side -->
<g id="edge98" class="edge">
<title>board_cache_hierarchy_clusters5_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters5_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M4337.17,-193.46C4402.19,-189.25 4503.53,-175.19 4578,-130 4596.43,-118.82 4611.31,-98.7 4620.35,-84.21"/>
<polygon fill="black" stroke="black" points="4336.84,-189.98 4327.06,-194.06 4337.25,-196.96 4336.84,-189.98"/>
</g>
<!-- board_cache_hierarchy_clusters6_l1i_cache_mem_side -->
<g id="node138" class="node">
<title>board_cache_hierarchy_clusters6_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M4868,-84C4868,-84 4812,-84 4812,-84 4806,-84 4800,-78 4800,-72 4800,-72 4800,-60 4800,-60 4800,-54 4806,-48 4812,-48 4812,-48 4868,-48 4868,-48 4874,-48 4880,-54 4880,-60 4880,-60 4880,-72 4880,-72 4880,-78 4874,-84 4868,-84"/>
<text text-anchor="middle" x="4840" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters6_l1d_cache_mem_side -->
<g id="node140" class="node">
<title>board_cache_hierarchy_clusters6_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M5062,-84C5062,-84 5006,-84 5006,-84 5000,-84 4994,-78 4994,-72 4994,-72 4994,-60 4994,-60 4994,-54 5000,-48 5006,-48 5006,-48 5062,-48 5062,-48 5068,-48 5074,-54 5074,-60 5074,-60 5074,-72 5074,-72 5074,-78 5068,-84 5062,-84"/>
<text text-anchor="middle" x="5034" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters6_l2_cache_cpu_side -->
<g id="node141" class="node">
<title>board_cache_hierarchy_clusters6_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M4957.5,-344C4957.5,-344 4910.5,-344 4910.5,-344 4904.5,-344 4898.5,-338 4898.5,-332 4898.5,-332 4898.5,-320 4898.5,-320 4898.5,-314 4904.5,-308 4910.5,-308 4910.5,-308 4957.5,-308 4957.5,-308 4963.5,-308 4969.5,-314 4969.5,-320 4969.5,-320 4969.5,-332 4969.5,-332 4969.5,-338 4963.5,-344 4957.5,-344"/>
<text text-anchor="middle" x="4934" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters6_l2_bus_mem_side_ports -->
<g id="node144" class="node">
<title>board_cache_hierarchy_clusters6_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4981,-214C4981,-214 4887,-214 4887,-214 4881,-214 4875,-208 4875,-202 4875,-202 4875,-190 4875,-190 4875,-184 4881,-178 4887,-178 4887,-178 4981,-178 4981,-178 4987,-178 4993,-184 4993,-190 4993,-190 4993,-202 4993,-202 4993,-208 4987,-214 4981,-214"/>
<text text-anchor="middle" x="4934" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters6_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters6_l2_bus_mem_side_ports -->
<g id="edge99" class="edge">
<title>board_cache_hierarchy_clusters6_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters6_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M4934,-297.72C4934,-272.52 4934,-235.84 4934,-214.4"/>
<polygon fill="black" stroke="black" points="4930.5,-297.74 4934,-307.74 4937.5,-297.74 4930.5,-297.74"/>
</g>
<!-- board_cache_hierarchy_clusters6_l2_bus_cpu_side_ports -->
<g id="node143" class="node">
<title>board_cache_hierarchy_clusters6_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M5107,-214C5107,-214 5023,-214 5023,-214 5017,-214 5011,-208 5011,-202 5011,-202 5011,-190 5011,-190 5011,-184 5017,-178 5023,-178 5023,-178 5107,-178 5107,-178 5113,-178 5119,-184 5119,-190 5119,-190 5119,-202 5119,-202 5119,-208 5113,-214 5107,-214"/>
<text text-anchor="middle" x="5065" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters6_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters6_l1i_cache_mem_side -->
<g id="edge101" class="edge">
<title>board_cache_hierarchy_clusters6_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters6_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M5013.27,-174.3C5009.46,-172.83 5005.67,-171.38 5002,-170 4952.54,-151.36 4932.97,-160.78 4890,-130 4872.97,-117.8 4858.73,-98.27 4849.86,-84.19"/>
<polygon fill="black" stroke="black" points="5012.13,-177.62 5022.72,-177.99 5014.67,-171.1 5012.13,-177.62"/>
</g>
<!-- board_cache_hierarchy_clusters6_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters6_l1d_cache_mem_side -->
<g id="edge100" class="edge">
<title>board_cache_hierarchy_clusters6_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters6_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M5058.39,-167.72C5052.29,-142.52 5043.41,-105.84 5038.21,-84.4"/>
<polygon fill="black" stroke="black" points="5055.06,-168.84 5060.82,-177.74 5061.87,-167.19 5055.06,-168.84"/>
</g>
<!-- board_cache_hierarchy_clusters6_iptw_cache_mem_side -->
<g id="node146" class="node">
<title>board_cache_hierarchy_clusters6_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M5256,-84C5256,-84 5200,-84 5200,-84 5194,-84 5188,-78 5188,-72 5188,-72 5188,-60 5188,-60 5188,-54 5194,-48 5200,-48 5200,-48 5256,-48 5256,-48 5262,-48 5268,-54 5268,-60 5268,-60 5268,-72 5268,-72 5268,-78 5262,-84 5256,-84"/>
<text text-anchor="middle" x="5228" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters6_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters6_iptw_cache_mem_side -->
<g id="edge102" class="edge">
<title>board_cache_hierarchy_clusters6_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters6_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M5110.43,-173.09C5131.51,-161.79 5156.23,-146.83 5176,-130 5191.87,-116.49 5206.66,-97.72 5216.38,-84.19"/>
<polygon fill="black" stroke="black" points="5108.56,-170.12 5101.33,-177.87 5111.81,-176.32 5108.56,-170.12"/>
</g>
<!-- board_cache_hierarchy_clusters6_dptw_cache_mem_side -->
<g id="node148" class="node">
<title>board_cache_hierarchy_clusters6_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M5450,-84C5450,-84 5394,-84 5394,-84 5388,-84 5382,-78 5382,-72 5382,-72 5382,-60 5382,-60 5382,-54 5388,-48 5394,-48 5394,-48 5450,-48 5450,-48 5456,-48 5462,-54 5462,-60 5462,-60 5462,-72 5462,-72 5462,-78 5456,-84 5450,-84"/>
<text text-anchor="middle" x="5422" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters6_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters6_dptw_cache_mem_side -->
<g id="edge103" class="edge">
<title>board_cache_hierarchy_clusters6_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters6_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M5129.17,-193.46C5194.19,-189.25 5295.53,-175.19 5370,-130 5388.43,-118.82 5403.31,-98.7 5412.35,-84.21"/>
<polygon fill="black" stroke="black" points="5128.84,-189.98 5119.06,-194.06 5129.25,-196.96 5128.84,-189.98"/>
</g>
<!-- board_cache_hierarchy_clusters7_l1i_cache_mem_side -->
<g id="node150" class="node">
<title>board_cache_hierarchy_clusters7_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M5660,-84C5660,-84 5604,-84 5604,-84 5598,-84 5592,-78 5592,-72 5592,-72 5592,-60 5592,-60 5592,-54 5598,-48 5604,-48 5604,-48 5660,-48 5660,-48 5666,-48 5672,-54 5672,-60 5672,-60 5672,-72 5672,-72 5672,-78 5666,-84 5660,-84"/>
<text text-anchor="middle" x="5632" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters7_l1d_cache_mem_side -->
<g id="node152" class="node">
<title>board_cache_hierarchy_clusters7_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M5854,-84C5854,-84 5798,-84 5798,-84 5792,-84 5786,-78 5786,-72 5786,-72 5786,-60 5786,-60 5786,-54 5792,-48 5798,-48 5798,-48 5854,-48 5854,-48 5860,-48 5866,-54 5866,-60 5866,-60 5866,-72 5866,-72 5866,-78 5860,-84 5854,-84"/>
<text text-anchor="middle" x="5826" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters7_l2_cache_cpu_side -->
<g id="node153" class="node">
<title>board_cache_hierarchy_clusters7_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M5749.5,-344C5749.5,-344 5702.5,-344 5702.5,-344 5696.5,-344 5690.5,-338 5690.5,-332 5690.5,-332 5690.5,-320 5690.5,-320 5690.5,-314 5696.5,-308 5702.5,-308 5702.5,-308 5749.5,-308 5749.5,-308 5755.5,-308 5761.5,-314 5761.5,-320 5761.5,-320 5761.5,-332 5761.5,-332 5761.5,-338 5755.5,-344 5749.5,-344"/>
<text text-anchor="middle" x="5726" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters7_l2_bus_mem_side_ports -->
<g id="node156" class="node">
<title>board_cache_hierarchy_clusters7_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M5773,-214C5773,-214 5679,-214 5679,-214 5673,-214 5667,-208 5667,-202 5667,-202 5667,-190 5667,-190 5667,-184 5673,-178 5679,-178 5679,-178 5773,-178 5773,-178 5779,-178 5785,-184 5785,-190 5785,-190 5785,-202 5785,-202 5785,-208 5779,-214 5773,-214"/>
<text text-anchor="middle" x="5726" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters7_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters7_l2_bus_mem_side_ports -->
<g id="edge104" class="edge">
<title>board_cache_hierarchy_clusters7_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters7_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M5726,-297.72C5726,-272.52 5726,-235.84 5726,-214.4"/>
<polygon fill="black" stroke="black" points="5722.5,-297.74 5726,-307.74 5729.5,-297.74 5722.5,-297.74"/>
</g>
<!-- board_cache_hierarchy_clusters7_l2_bus_cpu_side_ports -->
<g id="node155" class="node">
<title>board_cache_hierarchy_clusters7_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M5899,-214C5899,-214 5815,-214 5815,-214 5809,-214 5803,-208 5803,-202 5803,-202 5803,-190 5803,-190 5803,-184 5809,-178 5815,-178 5815,-178 5899,-178 5899,-178 5905,-178 5911,-184 5911,-190 5911,-190 5911,-202 5911,-202 5911,-208 5905,-214 5899,-214"/>
<text text-anchor="middle" x="5857" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters7_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters7_l1i_cache_mem_side -->
<g id="edge106" class="edge">
<title>board_cache_hierarchy_clusters7_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters7_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M5805.27,-174.3C5801.46,-172.83 5797.67,-171.38 5794,-170 5744.54,-151.36 5724.97,-160.78 5682,-130 5664.97,-117.8 5650.73,-98.27 5641.86,-84.19"/>
<polygon fill="black" stroke="black" points="5804.13,-177.62 5814.72,-177.99 5806.67,-171.1 5804.13,-177.62"/>
</g>
<!-- board_cache_hierarchy_clusters7_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters7_l1d_cache_mem_side -->
<g id="edge105" class="edge">
<title>board_cache_hierarchy_clusters7_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters7_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M5850.39,-167.72C5844.29,-142.52 5835.41,-105.84 5830.21,-84.4"/>
<polygon fill="black" stroke="black" points="5847.06,-168.84 5852.82,-177.74 5853.87,-167.19 5847.06,-168.84"/>
</g>
<!-- board_cache_hierarchy_clusters7_iptw_cache_mem_side -->
<g id="node158" class="node">
<title>board_cache_hierarchy_clusters7_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M6048,-84C6048,-84 5992,-84 5992,-84 5986,-84 5980,-78 5980,-72 5980,-72 5980,-60 5980,-60 5980,-54 5986,-48 5992,-48 5992,-48 6048,-48 6048,-48 6054,-48 6060,-54 6060,-60 6060,-60 6060,-72 6060,-72 6060,-78 6054,-84 6048,-84"/>
<text text-anchor="middle" x="6020" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters7_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters7_iptw_cache_mem_side -->
<g id="edge107" class="edge">
<title>board_cache_hierarchy_clusters7_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters7_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M5902.43,-173.09C5923.51,-161.79 5948.23,-146.83 5968,-130 5983.87,-116.49 5998.66,-97.72 6008.38,-84.19"/>
<polygon fill="black" stroke="black" points="5900.56,-170.12 5893.33,-177.87 5903.81,-176.32 5900.56,-170.12"/>
</g>
<!-- board_cache_hierarchy_clusters7_dptw_cache_mem_side -->
<g id="node160" class="node">
<title>board_cache_hierarchy_clusters7_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M6242,-84C6242,-84 6186,-84 6186,-84 6180,-84 6174,-78 6174,-72 6174,-72 6174,-60 6174,-60 6174,-54 6180,-48 6186,-48 6186,-48 6242,-48 6242,-48 6248,-48 6254,-54 6254,-60 6254,-60 6254,-72 6254,-72 6254,-78 6248,-84 6242,-84"/>
<text text-anchor="middle" x="6214" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters7_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters7_dptw_cache_mem_side -->
<g id="edge108" class="edge">
<title>board_cache_hierarchy_clusters7_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters7_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M5921.17,-193.46C5986.19,-189.25 6087.53,-175.19 6162,-130 6180.43,-118.82 6195.31,-98.7 6204.35,-84.21"/>
<polygon fill="black" stroke="black" points="5920.84,-189.98 5911.06,-194.06 5921.25,-196.96 5920.84,-189.98"/>
</g>
<!-- board_cache_hierarchy_l3_cache_cpu_side -->
<g id="node161" class="node">
<title>board_cache_hierarchy_l3_cache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M3515.5,-618C3515.5,-618 3468.5,-618 3468.5,-618 3462.5,-618 3456.5,-612 3456.5,-606 3456.5,-606 3456.5,-594 3456.5,-594 3456.5,-588 3462.5,-582 3468.5,-582 3468.5,-582 3515.5,-582 3515.5,-582 3521.5,-582 3527.5,-588 3527.5,-594 3527.5,-594 3527.5,-606 3527.5,-606 3527.5,-612 3521.5,-618 3515.5,-618"/>
<text text-anchor="middle" x="3492" y="-596.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l3_cache_cpu_side&#45;&gt;board_cache_hierarchy_l3_bus_mem_side_ports -->
<g id="edge109" class="edge">
<title>board_cache_hierarchy_l3_cache_cpu_side&#45;&gt;board_cache_hierarchy_l3_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3464.36,-575.8C3458.87,-572.06 3452.95,-568.57 3447,-566 3375.22,-534.99 3343.89,-569.07 3274,-534 3251.99,-522.96 3232,-502.61 3219.48,-488.03"/>
<polygon fill="black" stroke="black" points="3462.45,-578.73 3472.59,-581.8 3466.57,-573.08 3462.45,-578.73"/>
</g>
</g>
</svg>
