-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dpu_pMem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    dpu_pMem_ce0 : OUT STD_LOGIC;
    dpu_pMem_we0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
    dpu_pMem_d0 : OUT STD_LOGIC_VECTOR (8191 downto 0);
    zetas_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    zetas_ce0 : OUT STD_LOGIC;
    zetas_q0 : IN STD_LOGIC_VECTOR (22 downto 0) );
end;


architecture behav of dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv1024_lc_5 : STD_LOGIC_VECTOR (1023 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_800 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_99 : STD_LOGIC_VECTOR (7 downto 0) := "10011001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv23_401DFF : STD_LOGIC_VECTOR (22 downto 0) := "10000000001110111111111";
    constant ap_const_lv1024_lc_6 : STD_LOGIC_VECTOR (1023 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln48_fu_139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal select_ln48_1_fu_177_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln48_1_reg_400 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln50_fu_249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_reg_405 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln50_fu_255_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln50_reg_410 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln51_1_fu_279_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln48_fu_314_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_1_fu_84 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln49_fu_284_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_1_load : STD_LOGIC_VECTOR (8 downto 0);
    signal i_3_fu_88 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_i_3_load : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten16_fu_92 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln48_fu_145_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_allocacmp_indvar_flatten16_load : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln50_1_fu_369_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal icmp_ln49_fu_157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln48_4_fu_171_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln48_fu_185_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln48_1_fu_189_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln48_fu_193_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_1_fu_199_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln48_2_fu_209_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln48_2_fu_213_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln48_3_fu_219_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln48_1_fu_223_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln48_2_fu_229_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln48_fu_163_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_239_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln51_fu_259_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln48_1_fu_203_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln51_fu_263_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln48_3_fu_233_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln51_fu_269_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln51_1_fu_273_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln48_fu_305_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln48_fu_308_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln51_fu_326_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln50_fu_332_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal shl_ln_fu_319_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln50_fu_339_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln50_1_fu_347_p1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal zext_ln50_fu_343_p1 : STD_LOGIC_VECTOR (8191 downto 0);
    signal udiv_fu_358_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln50_2_fu_365_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component dpu_keygen_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component dpu_keygen_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    i_3_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln48_fu_139_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_3_fu_88 <= select_ln48_1_fu_177_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_3_fu_88 <= ap_const_lv4_7;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten16_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln48_fu_139_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten16_fu_92 <= add_ln48_fu_145_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten16_fu_92 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;

    j_1_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln48_fu_139_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_1_fu_84 <= add_ln49_fu_284_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_1_fu_84 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln48_fu_139_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln50_reg_405 <= icmp_ln50_fu_249_p2;
                select_ln48_1_reg_400 <= select_ln48_1_fu_177_p3;
                trunc_ln50_reg_410 <= trunc_ln50_fu_255_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln48_1_fu_203_p2 <= std_logic_vector(unsigned(trunc_ln48_1_fu_199_p1) + unsigned(ap_const_lv7_7F));
    add_ln48_2_fu_213_p2 <= std_logic_vector(unsigned(zext_ln48_2_fu_209_p1) + unsigned(ap_const_lv4_1));
    add_ln48_3_fu_233_p2 <= std_logic_vector(unsigned(trunc_ln48_2_fu_229_p1) + unsigned(ap_const_lv8_FF));
    add_ln48_4_fu_171_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_3_load) + unsigned(ap_const_lv4_F));
    add_ln48_fu_145_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten16_load) + unsigned(ap_const_lv12_1));
    add_ln49_fu_284_p2 <= std_logic_vector(unsigned(select_ln48_fu_163_p3) + unsigned(ap_const_lv9_1));
    and_ln51_fu_263_p2 <= (trunc_ln51_fu_259_p1 and add_ln48_1_fu_203_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln48_fu_139_p2)
    begin
        if (((icmp_ln48_fu_139_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_3_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_3_fu_88)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_3_load <= ap_const_lv4_7;
        else 
            ap_sig_allocacmp_i_3_load <= i_3_fu_88;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten16_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten16_fu_92)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten16_load <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_indvar_flatten16_load <= indvar_flatten16_fu_92;
        end if; 
    end process;


    ap_sig_allocacmp_j_1_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_1_fu_84, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_1_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_j_1_load <= j_1_fu_84;
        end if; 
    end process;

    dpu_pMem_address0 <= zext_ln48_fu_314_p1(8 - 1 downto 0);

    dpu_pMem_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dpu_pMem_ce0 <= ap_const_logic_1;
        else 
            dpu_pMem_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dpu_pMem_d0 <= std_logic_vector(shift_left(unsigned(zext_ln50_1_fu_347_p1),to_integer(unsigned('0' & zext_ln50_fu_343_p1(31-1 downto 0)))));

    dpu_pMem_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, shl_ln50_1_fu_369_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dpu_pMem_we0 <= shl_ln50_1_fu_369_p2;
        else 
            dpu_pMem_we0 <= ap_const_lv1024_lc_5;
        end if; 
    end process;

    icmp_ln48_fu_139_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten16_load = ap_const_lv12_800) else "0";
    icmp_ln49_fu_157_p2 <= "1" when (ap_sig_allocacmp_j_1_load = ap_const_lv9_100) else "0";
    icmp_ln50_fu_249_p2 <= "1" when (tmp_fu_239_p4 = ap_const_lv2_0) else "0";
    select_ln48_1_fu_177_p3 <= 
        add_ln48_4_fu_171_p2 when (icmp_ln49_fu_157_p2(0) = '1') else 
        ap_sig_allocacmp_i_3_load;
    select_ln48_fu_163_p3 <= 
        ap_const_lv9_0 when (icmp_ln49_fu_157_p2(0) = '1') else 
        ap_sig_allocacmp_j_1_load;
    select_ln50_fu_332_p3 <= 
        ap_const_lv23_401DFF when (icmp_ln50_reg_405(0) = '1') else 
        sub_ln51_fu_326_p2;
        sext_ln48_fu_305_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln48_1_reg_400),8));

        sext_ln50_fu_339_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln50_fu_332_p3),32));

    shl_ln48_1_fu_223_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv9_1),to_integer(unsigned('0' & zext_ln48_3_fu_219_p1(9-1 downto 0)))));
    shl_ln48_fu_193_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_1),to_integer(unsigned('0' & zext_ln48_1_fu_189_p1(8-1 downto 0)))));
    shl_ln50_1_fu_369_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv1024_lc_6),to_integer(unsigned('0' & zext_ln50_2_fu_365_p1(31-1 downto 0)))));
    shl_ln_fu_319_p3 <= (trunc_ln50_reg_410 & ap_const_lv5_0);
    sub_ln48_fu_308_p2 <= std_logic_vector(signed(ap_const_lv8_99) - signed(sext_ln48_fu_305_p1));
    sub_ln51_1_fu_273_p2 <= std_logic_vector(unsigned(add_ln48_3_fu_233_p2) - unsigned(zext_ln51_fu_269_p1));
    sub_ln51_fu_326_p2 <= std_logic_vector(unsigned(ap_const_lv23_0) - unsigned(zetas_q0));
    tmp_fu_239_p4 <= select_ln48_fu_163_p3(8 downto 7);
    trunc_ln48_1_fu_199_p1 <= shl_ln48_fu_193_p2(7 - 1 downto 0);
    trunc_ln48_2_fu_229_p1 <= shl_ln48_1_fu_223_p2(8 - 1 downto 0);
    trunc_ln48_fu_185_p1 <= select_ln48_1_fu_177_p3(3 - 1 downto 0);
    trunc_ln50_fu_255_p1 <= select_ln48_fu_163_p3(8 - 1 downto 0);
    trunc_ln51_fu_259_p1 <= select_ln48_fu_163_p3(7 - 1 downto 0);
    udiv_fu_358_p3 <= (trunc_ln50_reg_410 & ap_const_lv2_0);
    zetas_address0 <= zext_ln51_1_fu_279_p1(8 - 1 downto 0);

    zetas_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            zetas_ce0 <= ap_const_logic_1;
        else 
            zetas_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln48_1_fu_189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln48_fu_185_p1),8));
    zext_ln48_2_fu_209_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln48_fu_185_p1),4));
    zext_ln48_3_fu_219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln48_2_fu_213_p2),9));
    zext_ln48_fu_314_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln48_fu_308_p2),64));
    zext_ln50_1_fu_347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln50_fu_339_p1),8192));
    zext_ln50_2_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(udiv_fu_358_p3),1024));
    zext_ln50_fu_343_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_319_p3),8192));
    zext_ln51_1_fu_279_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln51_1_fu_273_p2),64));
    zext_ln51_fu_269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln51_fu_263_p2),8));
end behav;
