<root><simulation><result_generated_time />2023-05-12 16:54:41<layer><layer_spec />{'B': 1, 'K': 576, 'C': 96, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 55296, 'I': 18816, 'O': 112896}<total_data_reuse />{'W': 196, 'I': 576.0, 'O': 96}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />48/74</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [432, 1, 1], 'I': [48, 1, 1], 'O': [36, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 2)]], [[('C', 3), ('K', 9)], [('C', 8), ('K', 2)]], [], []]<I />[[[('K', 9)], [('K', 2)]], [[('C', 3)], [('OY', 2), ('C', 8)]], [], []]<O />[[[('C', 3)], [('C', 8)]], [[('K', 9)], [('OY', 2), ('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2), ('OX', 14)], [('K', 2), ('C', 2), ('K', 16), ('OY', 7)], []]<I />[[('C', 2), ('OX', 14), ('K', 2), ('C', 2), ('K', 16)], [('OY', 7)], []]<O />[[('C', 2)], [('OX', 14), ('K', 2), ('C', 2), ('K', 16), ('OY', 7)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [2.0, 14, 7, 1], 'I': [18.0, 32.0, 1.0, 1.0], 'O': [24.0, 2, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 442368, 442368], 'I': [448, 150528, 150528], 'O': [8, 903168, 903168], 'O_partial': [8, 903168, 0], 'O_final': [0, 0, 903168]}<actual_mem_utilization_individual />{'W': [0.03, 0.01, 0.0], 'I': [0.88, 0.0, 0.0], 'O': [0.02, 0.03, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.04, 0.0], 'I': [0.88, 0.04, 0.0], 'O': [0.02, 0.04, 0.0]}<effective_mem_size_bit />{'W': [16, 442368, 442368], 'I': [448, 150528, 150528], 'O': [8, 56448, 903168], 'O_partial': [8, 56448, 0], 'O_final': [0, 0, 903168]}<total_unit_count />{'W': [864, 432, 1, 1], 'I': [864, 48, 1, 1], 'O': [864, 36, 1, 1]}<unique_unit_count />{'W': [432, 432, 1, 1], 'I': [48, 48, 1, 1], 'O': [36, 36, 1, 1]}<duplicate_unit_count />{'W': [2.0, 1.0, 1.0, 1.0], 'I': [18.0, 1.0, 1.0, 1.0], 'O': [24.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[5419008, 387072], [387072, 55296], [55296, 0]]<I />[[602112, 18816], [18816, 18816], [18816, 0]]<O />[[(338688, 451584), (225792, 112896)], [(112896, 225792), (112896, 0)], [(0, 112896), (0, 0)]]<O_partial />[[(338688, 451584), (225792, 112896)], [(112896, 225792), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (112896, 0)], [(0, 112896), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[677376, 48384], [6048, 864], [216, 0]]<I />[[75264, 2352], [294, 294], [74, 0]]<O />[[(42336, 56448), (28224, 14112)], [(1764, 3528), (1764, 0)], [(0, 441), (0, 0)]]<O_partial />[([42336, 56448], [28224, 14112]), ([1764, 3528], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1764, 0]), ([0, 441], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />2007040</mac_count></basic_info><energy><total_energy />23795023.2<mem_energy_breakdown><W />[245.3, 717.0, 287.7]<I />[26.1, 58.3, 97.9]<O />[49.4, 699.2, 587.3]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />100352.0<total />23792255.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7585<utilization_without_data_loading />0.828<utilization_spatial />0.8438<utilization_temporal_with_data_loading />0.899<mac_utilize_temporal_without_data_loading />0.9814</mac_array_utilization><latency><latency_cycle_with_data_loading />13954<latency_cycle_without_data_loading />12782<ideal_computing_cycle />12544<data_loading><load_cycle_total />1172<load_cycle_individual />{'W': [14, 864, 0], 'I': [42, 294, 0]}<load_cycle_combined />{'W': 864, 'I': 294}</data_loading><mem_stalling><mem_stall_cycle_total />238<mem_stall_cycle_individual />{'W': [[-12543], [-12516, -6258], [-12544, -12544]], 'I': [[-12543], [-630, -420], [-12544, -12544]], 'O': [[-12544], [-12544, -6272], [-10780, -12103]]}<mem_stall_cycle_shared />{'W': [[-12543], [-12516, 238], [0, 0]], 'I': [[-12543], [-630, 238], [0, 0]], 'O': [[-12544], [-12544, -6272], [-10780, -12103]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 442368, 442368], 'I': [448, 150528, 150528], 'O': [8, 903168, 903168], 'O_partial': [8, 903168, 0], 'O_final': [0, 0, 903168]}<data_size_each_level_total />{'W': [6912, 442368, 442368], 'I': [21504, 150528, 150528], 'O': [288, 903168, 903168]}<loop_cycles_each_level />{'W': [28, 12544, 12544], 'I': [1792, 12544, 12544], 'O': [2, 12544, 12544]}<top_ir_loop_size />{'W': [14, 7, 1], 'I': [16, 1, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.6], [246.9, 35.3], [35.3, 35.3]], 'I': [[8.0, 0.2], [12.0, 12.0], [12.0, 12.0]], 'O': [[8.0, 4.0], [144.0, 72.0], [72.0, 72.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [3456.0, 246.9], [246.9, 35.3]], 'I': [[8.0, 4.0], [192.0, 12.0], [12.0, 12.0]], 'O': [[8.0, 8.0], [288.0, 72.0], [72.0, 72.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.6], [246.9, 35.3], [35.3, 0]], 'I': [[8.0, 4.0], [192.0, 12.0], [12.0, 0]], 'O': [[8.0, 4.0], [144.0, 72.0], [72.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.6], [654.9, 191.3], [47.3, 72.0]], 'I': [[8.0, 4.0], [654.9, 191.3], [47.3, 72.0]], 'O': [[8.0, 4.0], [654.9, 191.3], [47.3, 72.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 12544], [28, 28, 448], [12544, 12544, 1]], 'I': [[1, 1, 12544], [112, 1792, 7], [12544, 12544, 1]], 'O': [[1, 1, 12544], [2, 2, 6272], [12544, 12544, 1]]}<trans_time_real />{'W': [[0, 1, 12544], [[0, 28, 448], [14, 28, 448]], [[864, 12544, 1], [216, 12544, 1]]], 'I': [[0, 1, 12544], [[7, 1792, 7], [42, 1792, 7]], [[294, 12544, 1], [74, 12544, 1]]], 'O': [[0, 1, 12544], [[0, 2, 6272], [1, 2, 6272]], [[1764, 12544, 1], [441, 12544, 1]]]}<single_stall_cycle />{'W': [[-1], [-28, -14], [-11680, -12328]], 'I': [[-1], [-105, -70], [-12250, -12470]], 'O': [[-1], [-2, -1], [-10780, -12103]]}<single_stall_count />{'W': [12543, 447, 0], 'I': [12543, 6, 0], 'O': [12544, 6272, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [6258, 0], 'I': [252, 0], 'O': [6272, 1764]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1764, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[238, -12544], [-6272, -10780]], 1: [[-12544, -12544], [-10780, -12544]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.7<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>