<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: D:/CUBoulder/MESA/ECEN5803-Project-2-SpectrumAnalyzer/Module_4/Keil/spectrum_analyzer_m4/mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_hal_rcc_ex.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2662bcbaea5cc917d33d3e564bb749a.html">spectrum_analyzer_m4</a></li><li class="navelem"><a class="el" href="dir_997470131ef3eb9fb3842a3927449d16.html">mbed</a></li><li class="navelem"><a class="el" href="dir_a7e1c050fcd4cb6ff71ea899316514cc.html">TARGET_NUCLEO_F401RE</a></li><li class="navelem"><a class="el" href="dir_c45c137258b8d5e5cf57648b3bab2ecb.html">TOOLCHAIN_ARM_STD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx_hal_rcc_ex.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__hal__rcc__ex_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#ifndef __STM32F4xx_HAL_RCC_EX_H</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#define __STM32F4xx_HAL_RCC_EX_H</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__hal__def_8h.html">stm32f4xx_hal_def.h</a>&quot;</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html">   63</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>{</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759">   65</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759">PLLState</a>;   </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8">   68</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8">PLLSource</a>;  </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#af8ae37696b35fd358c1ec1f6391158a4">   71</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#af8ae37696b35fd358c1ec1f6391158a4">PLLM</a>;       </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a2482608639ebfffc51a41135c979369b">   74</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a2482608639ebfffc51a41135c979369b">PLLN</a>;       </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a4ecedf3ef401fa564aa636824fc3ded0">   78</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a4ecedf3ef401fa564aa636824fc3ded0">PLLP</a>;       </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a2b69dfec4b8ab52d649a71d141892691">   81</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a2b69dfec4b8ab52d649a71d141892691">PLLQ</a>;       </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F446xx) || defined(STM32F469xx) ||\</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">    defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  uint32_t PLLR;       </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>}<a class="code hl_struct" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a>;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>{</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  uint32_t PLLI2SM;    </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  uint32_t PLLI2SN;    </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  uint32_t PLLI2SP;    </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  uint32_t PLLI2SQ;    </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  uint32_t PLLI2SR;    </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>}<a class="code hl_struct" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a>;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>{</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>  uint32_t PLLSAIM;    </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  uint32_t PLLSAIN;    </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  uint32_t PLLSAIP;    </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  uint32_t PLLSAIQ;    </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>}RCC_PLLSAIInitTypeDef;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>{</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  uint32_t PeriphClockSelection; </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  <a class="code hl_struct" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a> PLLI2S;  </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  RCC_PLLSAIInitTypeDef PLLSAI;  </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>  uint32_t PLLI2SDivQ;           </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>  uint32_t PLLSAIDivQ;           </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  uint32_t Sai1ClockSelection;    </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  uint32_t Sai2ClockSelection;    </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  uint32_t I2sApb1ClockSelection;    </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  uint32_t I2sApb2ClockSelection;    </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  uint32_t RTCClockSelection;      </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  uint32_t SdioClockSelection;    </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  uint32_t CecClockSelection;      </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  uint32_t Fmpi2c1ClockSelection;  </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  uint32_t SpdifClockSelection;    </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  uint32_t Clk48ClockSelection;     </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  uint8_t TIMPresSelection;      </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>}<a class="code hl_struct" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor">   </span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>{</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  uint32_t PeriphClockSelection;   </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  uint32_t I2SClockSelection;      </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  uint32_t RTCClockSelection;      </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  uint32_t Lptim1ClockSelection;   </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  uint32_t Fmpi2c1ClockSelection;  </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  uint8_t TIMPresSelection;        </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>}<a class="code hl_struct" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>{</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  uint32_t PLLI2SM;    </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  uint32_t PLLI2SN;    </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  uint32_t PLLI2SQ;    </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  uint32_t PLLI2SR;    </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>}<a class="code hl_struct" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a>;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>{</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  uint32_t PeriphClockSelection; </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  <a class="code hl_struct" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a> PLLI2S;  </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  uint32_t PLLDivR;              </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  uint32_t PLLI2SDivR;           </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">  </span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>                                      </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  uint32_t I2sApb1ClockSelection;    </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  uint32_t I2sApb2ClockSelection;    </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  uint32_t RTCClockSelection;      </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  uint32_t SdioClockSelection;    </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  uint32_t Fmpi2c1ClockSelection;  </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  uint32_t Clk48ClockSelection;     </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  uint32_t Dfsdm1ClockSelection;    </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  uint32_t Dfsdm1AudioClockSelection;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  uint32_t Dfsdm2ClockSelection;    </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  uint32_t Dfsdm2AudioClockSelection;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  uint32_t Lptim1ClockSelection;   </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  uint32_t SaiAClockSelection;     </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  uint32_t SaiBClockSelection;     </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  uint32_t PLLI2SSelection;      </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  uint8_t TIMPresSelection;      </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>}<a class="code hl_struct" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>{</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  uint32_t PLLI2SN;    </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  uint32_t PLLI2SR;    </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  uint32_t PLLI2SQ;    </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>}<a class="code hl_struct" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a>;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>{</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  uint32_t PLLSAIN;    </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  uint32_t PLLSAIP;    </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>                                 </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  uint32_t PLLSAIQ;    </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  uint32_t PLLSAIR;    </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>}RCC_PLLSAIInitTypeDef;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>{</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  uint32_t PeriphClockSelection; </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  <a class="code hl_struct" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a> PLLI2S;  </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  RCC_PLLSAIInitTypeDef PLLSAI;  </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  uint32_t PLLI2SDivQ;           </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  uint32_t PLLSAIDivQ;           </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>  uint32_t PLLSAIDivR;           </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  uint32_t RTCClockSelection;      </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>  uint8_t TIMPresSelection;      </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  uint32_t Clk48ClockSelection;  </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  uint32_t SdioClockSelection;   </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor">  </span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>}<a class="code hl_struct" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>;</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">  400</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>{</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">#if defined(STM32F411xE)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>  uint32_t PLLI2SM;    </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>                                </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#a1edb776fccb621edb1405b3502ebc8eb">  407</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#a1edb776fccb621edb1405b3502ebc8eb">PLLI2SN</a>;    </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#ad49056bf464bd58c0c0692c36b70b473">  412</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#ad49056bf464bd58c0c0692c36b70b473">PLLI2SR</a>;    </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>}<a class="code hl_struct" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a>;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html">  421</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>{</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a1fe6e3d75864d85b911eef15dfc35925">  423</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a1fe6e3d75864d85b911eef15dfc35925">PeriphClockSelection</a>; </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#acc2f1ab5bca1f524c6dc9f7b8dce747d">  426</a></span>  <a class="code hl_struct" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a> <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#acc2f1ab5bca1f524c6dc9f7b8dce747d">PLLI2S</a>;  </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ad2c422d62b056a61d7bbb599c89dbc1e">  429</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ad2c422d62b056a61d7bbb599c89dbc1e">RTCClockSelection</a>;      </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) </span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a6bfa5cc9c6a8a034b552f02682dec8d4">  432</a></span>  uint8_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a6bfa5cc9c6a8a034b552f02682dec8d4">TIMPresSelection</a>;        </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F401xC || STM32F401xE || STM32F411xE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>}<a class="code hl_struct" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>;</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F411xE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">/* Peripheral Clock source for STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx */</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="preprocessor">    defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor">#define RCC_PERIPHCLK_I2S_APB1        0x00000001U</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="preprocessor">#define RCC_PERIPHCLK_I2S_APB2        0x00000002U</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="preprocessor">#define RCC_PERIPHCLK_TIM             0x00000004U</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="preprocessor">#define RCC_PERIPHCLK_RTC             0x00000008U</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">#define RCC_PERIPHCLK_FMPI2C1         0x00000010U</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="preprocessor">#define RCC_PERIPHCLK_CLK48           0x00000020U</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="preprocessor">#define RCC_PERIPHCLK_SDIO            0x00000040U</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="preprocessor">#define RCC_PERIPHCLK_PLLI2S          0x00000080U</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="preprocessor">#define RCC_PERIPHCLK_DFSDM1          0x00000100U</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="preprocessor">#define RCC_PERIPHCLK_DFSDM1_AUDIO    0x00000200U</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx) || STM32F412Rx || STM32F412Cx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="preprocessor">#define RCC_PERIPHCLK_DFSDM2          0x00000400U</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="preprocessor">#define RCC_PERIPHCLK_DFSDM2_AUDIO    0x00000800U</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="preprocessor">#define RCC_PERIPHCLK_LPTIM1          0x00001000U</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="preprocessor">#define RCC_PERIPHCLK_SAIA            0x00002000U</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="preprocessor">#define RCC_PERIPHCLK_SAIB            0x00004000U</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span> </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">/*------------------- Peripheral Clock source for STM32F410xx ----------------*/</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="preprocessor">#define RCC_PERIPHCLK_I2S             0x00000001U</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="preprocessor">#define RCC_PERIPHCLK_TIM             0x00000002U</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="preprocessor">#define RCC_PERIPHCLK_RTC             0x00000004U</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="preprocessor">#define RCC_PERIPHCLK_FMPI2C1         0x00000008U</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">#define RCC_PERIPHCLK_LPTIM1          0x00000010U</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">/*------------------- Peripheral Clock source for STM32F446xx ----------------*/</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="preprocessor">#define RCC_PERIPHCLK_I2S_APB1        0x00000001U</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="preprocessor">#define RCC_PERIPHCLK_I2S_APB2        0x00000002U</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="preprocessor">#define RCC_PERIPHCLK_SAI1            0x00000004U</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="preprocessor">#define RCC_PERIPHCLK_SAI2            0x00000008U</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="preprocessor">#define RCC_PERIPHCLK_TIM             0x00000010U</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="preprocessor">#define RCC_PERIPHCLK_RTC             0x00000020U</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="preprocessor">#define RCC_PERIPHCLK_CEC             0x00000040U</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="preprocessor">#define RCC_PERIPHCLK_FMPI2C1         0x00000080U</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="preprocessor">#define RCC_PERIPHCLK_CLK48           0x00000100U</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="preprocessor">#define RCC_PERIPHCLK_SDIO            0x00000200U</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="preprocessor">#define RCC_PERIPHCLK_SPDIFRX         0x00000400U</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="preprocessor">#define RCC_PERIPHCLK_PLLI2S          0x00000800U</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">/*-----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>    </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">/*----------- Peripheral Clock source for STM32F469xx/STM32F479xx -------------*/</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="preprocessor">#define RCC_PERIPHCLK_I2S             0x00000001U</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="preprocessor">#define RCC_PERIPHCLK_SAI_PLLI2S      0x00000002U</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="preprocessor">#define RCC_PERIPHCLK_SAI_PLLSAI      0x00000004U</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="preprocessor">#define RCC_PERIPHCLK_LTDC            0x00000008U</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="preprocessor">#define RCC_PERIPHCLK_TIM             0x00000010U</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="preprocessor">#define RCC_PERIPHCLK_RTC             0x00000020U</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="preprocessor">#define RCC_PERIPHCLK_PLLI2S          0x00000040U</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="preprocessor">#define RCC_PERIPHCLK_CLK48           0x00000080U</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="preprocessor">#define RCC_PERIPHCLK_SDIO            0x00000100U</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span> </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment">/*-------- Peripheral Clock source for STM32F42xxx/STM32F43xxx ---------------*/</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="preprocessor">#define RCC_PERIPHCLK_I2S             0x00000001U</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="preprocessor">#define RCC_PERIPHCLK_SAI_PLLI2S      0x00000002U</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="preprocessor">#define RCC_PERIPHCLK_SAI_PLLSAI      0x00000004U</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="preprocessor">#define RCC_PERIPHCLK_LTDC            0x00000008U</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="preprocessor">#define RCC_PERIPHCLK_TIM             0x00000010U</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="preprocessor">#define RCC_PERIPHCLK_RTC             0x00000020U</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="preprocessor">#define RCC_PERIPHCLK_PLLI2S          0x00000040U</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span> </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">/*-------- Peripheral Clock source for STM32F40xxx/STM32F41xxx ---------------*/</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx) ||\</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) </span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="preprocessor">#define RCC_PERIPHCLK_I2S             0x00000001U</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="preprocessor">#define RCC_PERIPHCLK_RTC             0x00000002U</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="preprocessor">#define RCC_PERIPHCLK_PLLI2S          0x00000004U</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F411xE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="preprocessor">#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="preprocessor">#define RCC_PERIPHCLK_TIM             0x00000008U</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F401xC || STM32F401xE || STM32F411xE */</span><span class="preprocessor">      </span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F469xx) || \</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="preprocessor">    defined(STM32F479xx) </span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="preprocessor">#define RCC_I2SCLKSOURCE_PLLI2S         0x00000000U</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="preprocessor">#define RCC_I2SCLKSOURCE_EXT            0x00000001U</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">          STM32F401xC || STM32F401xE || STM32F411xE || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) ||\</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) </span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="preprocessor">#define RCC_PLLSAIDIVR_2                0x00000000U</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="preprocessor">#define RCC_PLLSAIDIVR_4                0x00010000U</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="preprocessor">#define RCC_PLLSAIDIVR_8                0x00020000U</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="preprocessor">#define RCC_PLLSAIDIVR_16               0x00030000U</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="preprocessor">#if defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="preprocessor">    defined(STM32F412Rx) || defined(STM32F412Cx)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="preprocessor">#define RCC_PLLI2SP_DIV2                  0x00000002U</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="preprocessor">#define RCC_PLLI2SP_DIV4                  0x00000004U</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="preprocessor">#define RCC_PLLI2SP_DIV6                  0x00000006U</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="preprocessor">#define RCC_PLLI2SP_DIV8                  0x00000008U</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="preprocessor">#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) </span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="preprocessor">#define RCC_PLLSAIP_DIV2                  0x00000002U</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="preprocessor">#define RCC_PLLSAIP_DIV4                  0x00000004U</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="preprocessor">#define RCC_PLLSAIP_DIV6                  0x00000006U</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="preprocessor">#define RCC_PLLSAIP_DIV8                  0x00000008U</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="preprocessor">#define RCC_SAIACLKSOURCE_PLLSAI             0x00000000U</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="preprocessor">#define RCC_SAIACLKSOURCE_PLLI2S             0x00100000U</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="preprocessor">#define RCC_SAIACLKSOURCE_EXT                0x00200000U</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="preprocessor">#define RCC_SAIBCLKSOURCE_PLLSAI             0x00000000U</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="preprocessor">#define RCC_SAIBCLKSOURCE_PLLI2S             0x00400000U</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="preprocessor">#define RCC_SAIBCLKSOURCE_EXT                0x00800000U</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>      </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="preprocessor">#define RCC_CLK48CLKSOURCE_PLLQ              0x00000000U</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="preprocessor">#define RCC_CLK48CLKSOURCE_PLLSAIP           ((uint32_t)RCC_DCKCFGR_CK48MSEL)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="preprocessor">#define RCC_SDIOCLKSOURCE_CLK48             0x00000000U</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="preprocessor">#define RCC_SDIOCLKSOURCE_SYSCLK            ((uint32_t)RCC_DCKCFGR_SDIOSEL)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="preprocessor">#define RCC_DSICLKSOURCE_DSIPHY             0x00000000U</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">#define RCC_DSICLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_DSISEL)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span> </div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="preprocessor">#define RCC_SAI1CLKSOURCE_PLLSAI             0x00000000U</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="preprocessor">#define RCC_SAI1CLKSOURCE_PLLI2S             ((uint32_t)RCC_DCKCFGR_SAI1SRC_0)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="preprocessor">#define RCC_SAI1CLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_SAI1SRC_1)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="preprocessor">#define RCC_SAI1CLKSOURCE_EXT                ((uint32_t)RCC_DCKCFGR_SAI1SRC)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="preprocessor">#define RCC_SAI2CLKSOURCE_PLLSAI             0x00000000U</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="preprocessor">#define RCC_SAI2CLKSOURCE_PLLI2S             ((uint32_t)RCC_DCKCFGR_SAI2SRC_0)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="preprocessor">#define RCC_SAI2CLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_SAI2SRC_1)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="preprocessor">#define RCC_SAI2CLKSOURCE_PLLSRC             ((uint32_t)RCC_DCKCFGR_SAI2SRC)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="preprocessor">#define RCC_I2SAPB1CLKSOURCE_PLLI2S          0x00000000U</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="preprocessor">#define RCC_I2SAPB1CLKSOURCE_EXT             ((uint32_t)RCC_DCKCFGR_I2S1SRC_0)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="preprocessor">#define RCC_I2SAPB1CLKSOURCE_PLLR            ((uint32_t)RCC_DCKCFGR_I2S1SRC_1)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="preprocessor">#define RCC_I2SAPB1CLKSOURCE_PLLSRC          ((uint32_t)RCC_DCKCFGR_I2S1SRC)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="preprocessor">#define RCC_I2SAPB2CLKSOURCE_PLLI2S          0x00000000U</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="preprocessor">#define RCC_I2SAPB2CLKSOURCE_EXT             ((uint32_t)RCC_DCKCFGR_I2S2SRC_0)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="preprocessor">#define RCC_I2SAPB2CLKSOURCE_PLLR            ((uint32_t)RCC_DCKCFGR_I2S2SRC_1)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="preprocessor">#define RCC_I2SAPB2CLKSOURCE_PLLSRC          ((uint32_t)RCC_DCKCFGR_I2S2SRC)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_PCLK1            0x00000000U</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_SYSCLK           ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_0)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_HSI              ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_1)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="preprocessor">#define RCC_CECCLKSOURCE_HSI                0x00000000U</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="preprocessor">#define RCC_CECCLKSOURCE_LSE                ((uint32_t)RCC_DCKCFGR2_CECSEL)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="preprocessor">#define RCC_CLK48CLKSOURCE_PLLQ              0x00000000U</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="preprocessor">#define RCC_CLK48CLKSOURCE_PLLSAIP           ((uint32_t)RCC_DCKCFGR2_CK48MSEL)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="preprocessor">#define RCC_SDIOCLKSOURCE_CLK48             0x00000000U</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="preprocessor">#define RCC_SDIOCLKSOURCE_SYSCLK            ((uint32_t)RCC_DCKCFGR2_SDIOSEL)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="preprocessor">#define RCC_SPDIFRXCLKSOURCE_PLLR           0x00000000U</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="preprocessor">#define RCC_SPDIFRXCLKSOURCE_PLLI2SP        ((uint32_t)RCC_DCKCFGR2_SPDIFRXSEL)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span> </div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="preprocessor">#define RCC_SAIACLKSOURCE_PLLI2SR            0x00000000U</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="preprocessor">#define RCC_SAIACLKSOURCE_EXT                ((uint32_t)RCC_DCKCFGR_SAI1ASRC_0)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="preprocessor">#define RCC_SAIACLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_SAI1ASRC_1)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="preprocessor">#define RCC_SAIACLKSOURCE_PLLSRC             ((uint32_t)RCC_DCKCFGR_SAI1ASRC_0 | RCC_DCKCFGR_SAI1ASRC_1)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="preprocessor">#define RCC_SAIBCLKSOURCE_PLLI2SR            0x00000000U</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="preprocessor">#define RCC_SAIBCLKSOURCE_EXT                ((uint32_t)RCC_DCKCFGR_SAI1BSRC_0)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="preprocessor">#define RCC_SAIBCLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_SAI1BSRC_1)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="preprocessor">#define RCC_SAIBCLKSOURCE_PLLSRC             ((uint32_t)RCC_DCKCFGR_SAI1BSRC_0 | RCC_DCKCFGR_SAI1BSRC_1)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_PCLK1           0x00000000U</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_HSI             ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_0)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_LSI             ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_1)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_LSE             ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_0 | RCC_DCKCFGR2_LPTIM1SEL_1)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="preprocessor">#define RCC_DFSDM2AUDIOCLKSOURCE_I2S1       0x00000000U</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="preprocessor">#define RCC_DFSDM2AUDIOCLKSOURCE_I2S2       ((uint32_t)RCC_DCKCFGR_CKDFSDM2ASEL)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="preprocessor">#define RCC_DFSDM2CLKSOURCE_PCLK2           0x00000000U</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="preprocessor">#define RCC_DFSDM2CLKSOURCE_SYSCLK          ((uint32_t)RCC_DCKCFGR_CKDFSDM1SEL)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span> </div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="preprocessor">#define RCC_PLLI2SCLKSOURCE_PLLSRC          0x00000000U </span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="preprocessor">#define RCC_PLLI2SCLKSOURCE_EXT             ((uint32_t)RCC_PLLI2SCFGR_PLLI2SSRC)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="preprocessor">#define RCC_DFSDM1AUDIOCLKSOURCE_I2S1       0x00000000U</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="preprocessor">#define RCC_DFSDM1AUDIOCLKSOURCE_I2S2       ((uint32_t)RCC_DCKCFGR_CKDFSDM1ASEL)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="preprocessor">#define RCC_DFSDM1CLKSOURCE_PCLK2           0x00000000U</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="preprocessor">#define RCC_DFSDM1CLKSOURCE_SYSCLK          ((uint32_t)RCC_DCKCFGR_CKDFSDM1SEL)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="preprocessor">#define RCC_I2SAPB1CLKSOURCE_PLLI2S         0x00000000U</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="preprocessor">#define RCC_I2SAPB1CLKSOURCE_EXT            ((uint32_t)RCC_DCKCFGR_I2S1SRC_0)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="preprocessor">#define RCC_I2SAPB1CLKSOURCE_PLLR           ((uint32_t)RCC_DCKCFGR_I2S1SRC_1)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="preprocessor">#define RCC_I2SAPB1CLKSOURCE_PLLSRC         ((uint32_t)RCC_DCKCFGR_I2S1SRC)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="preprocessor">#define RCC_I2SAPB2CLKSOURCE_PLLI2S         0x00000000U</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="preprocessor">#define RCC_I2SAPB2CLKSOURCE_EXT            ((uint32_t)RCC_DCKCFGR_I2S2SRC_0)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="preprocessor">#define RCC_I2SAPB2CLKSOURCE_PLLR           ((uint32_t)RCC_DCKCFGR_I2S2SRC_1)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="preprocessor">#define RCC_I2SAPB2CLKSOURCE_PLLSRC         ((uint32_t)RCC_DCKCFGR_I2S2SRC)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_PCLK1          0x00000000U</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_SYSCLK         ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_0)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_HSI            ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_1)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="preprocessor">#define RCC_CLK48CLKSOURCE_PLLQ             0x00000000U</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="preprocessor">#define RCC_CLK48CLKSOURCE_PLLI2SQ          ((uint32_t)RCC_DCKCFGR2_CK48MSEL)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="preprocessor">#define RCC_SDIOCLKSOURCE_CLK48             0x00000000U</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="preprocessor">#define RCC_SDIOCLKSOURCE_SYSCLK            ((uint32_t)RCC_DCKCFGR2_SDIOSEL)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span> </div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span> </div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="preprocessor">#define RCC_I2SAPBCLKSOURCE_PLLR            0x00000000U</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="preprocessor">#define RCC_I2SAPBCLKSOURCE_EXT             ((uint32_t)RCC_DCKCFGR_I2SSRC_0)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="preprocessor">#define RCC_I2SAPBCLKSOURCE_PLLSRC          ((uint32_t)RCC_DCKCFGR_I2SSRC_1)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_PCLK1              0x00000000U</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_SYSCLK             ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_0)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_HSI                ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_1)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_PCLK1          0x00000000U</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_HSI            ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_0)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_LSI            ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_1)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_LSE            ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_0 | RCC_DCKCFGR2_LPTIM1SEL_1)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span> </div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="preprocessor">    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="preprocessor">    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="preprocessor">    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="preprocessor">#define RCC_TIMPRES_DESACTIVATED        ((uint8_t)0x00)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="preprocessor">#define RCC_TIMPRES_ACTIVATED           ((uint8_t)0x01)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE ||\</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment">          STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment">          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span> </div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) ||\</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="preprocessor">    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||\</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="preprocessor">    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="preprocessor">    defined(STM32F423xx)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="preprocessor">#define RCC_LSE_LOWPOWER_MODE           ((uint8_t)0x00)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="preprocessor">#define RCC_LSE_HIGHDRIVE_MODE          ((uint8_t)0x01)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx ||\</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">          STM32F412Rx || STM32F412Cx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span> </div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="preprocessor">    defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="preprocessor">#define RCC_MCO2SOURCE_SYSCLK            0x00000000U</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="preprocessor">#define RCC_MCO2SOURCE_PLLI2SCLK         RCC_CFGR_MCO2_0</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="preprocessor">#define RCC_MCO2SOURCE_HSE               RCC_CFGR_MCO2_1</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="preprocessor">#define RCC_MCO2SOURCE_PLLCLK            RCC_CFGR_MCO2</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment">          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx ||</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment">          STM32F412Rx || STM32F413xx | STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span> </div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="preprocessor">#define RCC_MCO2SOURCE_SYSCLK            0x00000000U</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="preprocessor">#define RCC_MCO2SOURCE_I2SCLK            RCC_CFGR_MCO2_0</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="preprocessor">#define RCC_MCO2SOURCE_HSE               RCC_CFGR_MCO2_1</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="preprocessor">#define RCC_MCO2SOURCE_PLLCLK            RCC_CFGR_MCO2</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span> </div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment">/*------------------- STM32F42xxx/STM32F43xxx/STM32F469xx/STM32F479xx --------*/</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOIEN);\</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOIEN);\</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="preprocessor">#define __HAL_RCC_GPIOJ_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOJEN);\</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOJEN);\</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="preprocessor">#define __HAL_RCC_GPIOK_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOKEN);\</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOKEN);\</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="preprocessor">#define __HAL_RCC_DMA2D_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2DEN);\</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2DEN);\</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACEN);\</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACEN);\</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="preprocessor">                                         UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="preprocessor">                                         } while(0U)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="preprocessor">                                         __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="preprocessor">                                         SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="preprocessor">                                         </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="preprocessor">                                         tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="preprocessor">                                         UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="preprocessor">                                         } while(0U)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIODEN))</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOEEN))</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOFEN))</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOGEN))</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOIEN))</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="preprocessor">#define __HAL_RCC_GPIOJ_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOJEN))</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="preprocessor">#define __HAL_RCC_GPIOK_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOKEN))</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="preprocessor">#define __HAL_RCC_DMA2D_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_DMA2DEN))</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_DISABLE()          (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACEN))</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACTXEN))</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACRXEN))</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_DISABLE()       (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACPTPEN))</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()      (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSEN))</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSULPIEN))</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_DISABLE()         (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_BKPSRAMEN))</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE()    (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CCMDATARAMEN))</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()             (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span> </div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="preprocessor">#define __HAL_RCC_ETH_CLK_ENABLE() do {                                     \</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="preprocessor">                                        __HAL_RCC_ETHMAC_CLK_ENABLE();      \</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="preprocessor">                                        __HAL_RCC_ETHMACTX_CLK_ENABLE();    \</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="preprocessor">                                        __HAL_RCC_ETHMACRX_CLK_ENABLE();    \</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="preprocessor">#define __HAL_RCC_ETH_CLK_DISABLE()  do {                                      \</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="preprocessor">                                          __HAL_RCC_ETHMACTX_CLK_DISABLE();    \</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="preprocessor">                                          __HAL_RCC_ETHMACRX_CLK_DISABLE();    \</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="preprocessor">                                          __HAL_RCC_ETHMAC_CLK_DISABLE();      \</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) != RESET) </span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) != RESET) </span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOFEN)) != RESET) </span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOGEN)) != RESET)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="preprocessor">#define __HAL_RCC_GPIOI_IS_CLK_ENABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOIEN)) != RESET) </span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="preprocessor">#define __HAL_RCC_GPIOJ_IS_CLK_ENABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOJEN)) != RESET) </span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="preprocessor">#define __HAL_RCC_GPIOK_IS_CLK_ENABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOKEN)) != RESET)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="preprocessor">#define __HAL_RCC_DMA2D_IS_CLK_ENABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_DMA2DEN)) != RESET) </span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_IS_CLK_ENABLED()          ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACEN)) != RESET) </span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_IS_CLK_ENABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACTXEN)) != RESET)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_IS_CLK_ENABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACRXEN)) != RESET)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="preprocessor">#define __HAL_RCC_ETHMACPTP_IS_CLK_ENABLED()       ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACPTPEN)) != RESET)</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED()      ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSEN)) != RESET)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED() ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSULPIEN)) != RESET)</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_IS_CLK_ENABLED()         ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_BKPSRAMEN)) != RESET)</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED()    ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CCMDATARAMEN)) != RESET) </span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()             ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) != RESET)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="preprocessor">#define __HAL_RCC_ETH_IS_CLK_ENABLED()             (__HAL_RCC_ETHMAC_IS_CLK_ENABLED()   &amp;&amp; \</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="preprocessor">                                                    __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() &amp;&amp; \</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="preprocessor">                                                    __HAL_RCC_ETHMACRX_IS_CLK_ENABLED()) </span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span> </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) == RESET) </span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) == RESET) </span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOFEN)) == RESET) </span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOGEN)) == RESET)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="preprocessor">#define __HAL_RCC_GPIOI_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOIEN)) == RESET) </span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="preprocessor">#define __HAL_RCC_GPIOJ_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOJEN)) == RESET) </span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="preprocessor">#define __HAL_RCC_GPIOK_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOKEN)) == RESET)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="preprocessor">#define __HAL_RCC_DMA2D_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_DMA2DEN)) == RESET) </span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_IS_CLK_DISABLED()          ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACEN)) == RESET) </span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_IS_CLK_DISABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACTXEN)) == RESET)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_IS_CLK_DISABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACRXEN)) == RESET)</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="preprocessor">#define __HAL_RCC_ETHMACPTP_IS_CLK_DISABLED()       ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACPTPEN)) == RESET)</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED()      ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSEN)) == RESET)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSULPIEN)) == RESET)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_IS_CLK_DISABLED()         ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_BKPSRAMEN)) == RESET)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED()    ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CCMDATARAMEN)) == RESET) </span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()             ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) == RESET)</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="preprocessor">#define __HAL_RCC_ETH_IS_CLK_DISABLED()             (__HAL_RCC_ETHMAC_IS_CLK_DISABLED()   &amp;&amp; \</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="preprocessor">                                                     __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() &amp;&amp; \</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="preprocessor">                                                     __HAL_RCC_ETHMACRX_IS_CLK_DISABLED())</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="preprocessor"> #define __HAL_RCC_DCMI_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="preprocessor">#define __HAL_RCC_DCMI_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_DCMIEN))</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span> </div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="preprocessor">#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="preprocessor">#define __HAL_RCC_CRYP_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_CRYPEN);\</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_CRYPEN);\</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="preprocessor">#define __HAL_RCC_HASH_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_HASHEN);\</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_HASHEN);\</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span> </div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="preprocessor">#define __HAL_RCC_CRYP_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_CRYPEN))</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="preprocessor">#define __HAL_RCC_HASH_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_HASHEN))</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F437xx || STM32F439xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span> </div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="preprocessor">                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="preprocessor">                                              }while(0U)</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>                                        </div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_OTGFSEN))</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span> </div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_RNGEN))</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="preprocessor">#define __HAL_RCC_DCMI_IS_CLK_ENABLED()        ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_DCMIEN)) != RESET)</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="preprocessor">#define __HAL_RCC_DCMI_IS_CLK_DISABLED()       ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_DCMIEN)) == RESET)</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span> </div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="preprocessor">#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="preprocessor">#define __HAL_RCC_CRYP_IS_CLK_ENABLED()        ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_CRYPEN)) != RESET)</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="preprocessor">#define __HAL_RCC_CRYP_IS_CLK_DISABLED()       ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_CRYPEN)) == RESET)</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span> </div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="preprocessor">#define __HAL_RCC_HASH_IS_CLK_ENABLED()        ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_HASHEN)) != RESET)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="preprocessor">#define __HAL_RCC_HASH_IS_CLK_DISABLED()       ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_HASHEN)) == RESET)</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F437xx || STM32F439xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span> </div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) != RESET)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) == RESET)</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span> </div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_ENABLED()         ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_RNGEN)) != RESET) </span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_DISABLED()        ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_RNGEN)) == RESET)     </span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="preprocessor">#define __HAL_RCC_FMC_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FMCEN);\</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FMCEN);\</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="preprocessor">#define __HAL_RCC_FMC_CLK_DISABLE()  (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_FMCEN))</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="preprocessor">#define __HAL_RCC_QSPI_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_QSPIEN);\</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_QSPIEN);\</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="preprocessor">#define __HAL_RCC_QSPI_CLK_DISABLE()  (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_QSPIEN))</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="preprocessor">#define __HAL_RCC_FMC_IS_CLK_ENABLED()   ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_FMCEN)) != RESET)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="preprocessor">#define __HAL_RCC_FMC_IS_CLK_DISABLED()  ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_FMCEN)) == RESET)</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="preprocessor">#define __HAL_RCC_QSPI_IS_CLK_ENABLED()  ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_QSPIEN)) != RESET)</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="preprocessor">#define __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_QSPIEN)) == RESET)</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor">  </span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="preprocessor">#define __HAL_RCC_UART7_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART7EN);\</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART7EN);\</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="preprocessor">#define __HAL_RCC_UART8_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART8EN);\</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART8EN);\</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM12EN))</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM13EN))</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN))</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN1EN))</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN2EN))</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="preprocessor">#define __HAL_RCC_UART7_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART7EN))</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="preprocessor">#define __HAL_RCC_UART8_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART8EN))</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) != RESET)  </span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) != RESET) </span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) != RESET)</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET) </span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) != RESET)</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) != RESET) </span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) != RESET) </span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) != RESET) </span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) != RESET)  </span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) != RESET) </span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) != RESET) </span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) != RESET) </span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) != RESET) </span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) != RESET)</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) != RESET)</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) != RESET) </span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="preprocessor">#define __HAL_RCC_UART7_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART7EN)) != RESET)</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="preprocessor">#define __HAL_RCC_UART8_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART8EN)) != RESET) </span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span> </div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) == RESET)  </span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) == RESET) </span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) == RESET)</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET) </span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) == RESET)</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) == RESET) </span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) == RESET) </span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span><span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) == RESET) </span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) == RESET)  </span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) == RESET) </span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) == RESET) </span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) == RESET) </span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) == RESET) </span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) == RESET)</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) == RESET)</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) == RESET) </span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span><span class="preprocessor">#define __HAL_RCC_UART7_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART7EN)) == RESET)</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="preprocessor">#define __HAL_RCC_UART8_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART8EN)) == RESET) </span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="preprocessor">#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="preprocessor">#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="preprocessor">#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="preprocessor">#define __HAL_RCC_SPI6_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI6EN);\</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI6EN);\</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="preprocessor">#define __HAL_RCC_SAI1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDIOEN))</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM8EN))</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="preprocessor">#define __HAL_RCC_ADC2_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC2EN))</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="preprocessor">#define __HAL_RCC_ADC3_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC3EN))</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="preprocessor">#define __HAL_RCC_SPI5_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI5EN))</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="preprocessor">#define __HAL_RCC_SPI6_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI6EN))</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="preprocessor">#define __HAL_RCC_SAI1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SAI1EN))</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span> </div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="preprocessor">#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="preprocessor">#define __HAL_RCC_LTDC_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_LTDCEN);\</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_LTDCEN);\</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span> </div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="preprocessor">#define __HAL_RCC_LTDC_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_LTDCEN))</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span> </div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="preprocessor">#define __HAL_RCC_DSI_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DSIEN);\</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DSIEN);\</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span> </div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="preprocessor">#define __HAL_RCC_DSI_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_DSIEN))</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) != RESET)</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) != RESET)</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC3EN)) != RESET) </span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI5EN)) != RESET) </span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="preprocessor">#define __HAL_RCC_SPI6_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI6EN)) != RESET) </span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="preprocessor">#define __HAL_RCC_SAI1_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI1EN)) != RESET) </span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) != RESET)</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) != RESET)</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN))!= RESET)  </span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span> </div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) == RESET)</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) == RESET)</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN))== RESET)</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) == RESET)</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) == RESET)</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC3EN)) == RESET)</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI5EN)) == RESET)</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="preprocessor">#define __HAL_RCC_SPI6_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI6EN)) == RESET)</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="preprocessor">#define __HAL_RCC_SAI1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI1EN)) == RESET)</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span> </div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="preprocessor">#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="preprocessor">#define __HAL_RCC_LTDC_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_LTDCEN)) != RESET)</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="preprocessor">#define __HAL_RCC_LTDC_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_LTDCEN)) == RESET)</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span> </div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="preprocessor">#define __HAL_RCC_DSI_IS_CLK_ENABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DSIEN)) != RESET)</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="preprocessor">#define __HAL_RCC_DSI_IS_CLK_DISABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DSIEN)) == RESET)</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span><span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="preprocessor">#define __HAL_RCC_GPIOF_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="preprocessor">#define __HAL_RCC_GPIOG_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="preprocessor">#define __HAL_RCC_GPIOI_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOIRST))</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_ETHMACRST))</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="preprocessor">#define __HAL_RCC_GPIOJ_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOJRST))</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="preprocessor">#define __HAL_RCC_GPIOK_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOKRST))</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="preprocessor">#define __HAL_RCC_DMA2D_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_DMA2DRST))</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()      (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span> </div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIODRST))</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOERST))</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="preprocessor">#define __HAL_RCC_GPIOF_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOFRST))</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="preprocessor">#define __HAL_RCC_GPIOG_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOGRST))</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="preprocessor">#define __HAL_RCC_GPIOI_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOIRST))</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_ETHMACRST))</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_OTGHRST))</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="preprocessor">#define __HAL_RCC_GPIOJ_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOJRST))</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="preprocessor">#define __HAL_RCC_GPIOK_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOKRST))</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="preprocessor">#define __HAL_RCC_DMA2D_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_DMA2DRST))</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC-&gt;AHB2RSTR = 0xFFFFFFFFU) </span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="preprocessor">#define __HAL_RCC_RNG_FORCE_RESET()    (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="preprocessor">#define __HAL_RCC_DCMI_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span> </div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span><span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC-&gt;AHB2RSTR = 0x00U)</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_OTGFSRST))</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="preprocessor">#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_RNGRST))</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="preprocessor">#define __HAL_RCC_DCMI_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_DCMIRST))</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span> </div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="preprocessor">#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx) </span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span><span class="preprocessor">#define __HAL_RCC_CRYP_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_CRYPRST))</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span><span class="preprocessor">#define __HAL_RCC_HASH_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_HASHRST))</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span> </div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span><span class="preprocessor">#define __HAL_RCC_CRYP_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_CRYPRST))</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="preprocessor">#define __HAL_RCC_HASH_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_HASHRST))</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F437xx || STM32F439xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET() (RCC-&gt;AHB3RSTR = 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC-&gt;AHB3RSTR = 0x00U) </span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="preprocessor">#define __HAL_RCC_FMC_FORCE_RESET()    (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_FMCRST))</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="preprocessor">#define __HAL_RCC_FMC_RELEASE_RESET()  (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_FMCRST))</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span> </div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span><span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="preprocessor">#define __HAL_RCC_QSPI_FORCE_RESET()   (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST))</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="preprocessor">#define __HAL_RCC_QSPI_RELEASE_RESET()   (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_QSPIRST))  </span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span><span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span><span class="preprocessor">#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="preprocessor">#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM12RST))</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="preprocessor">#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM13RST))</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="preprocessor">#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST))</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span><span class="preprocessor">#define __HAL_RCC_USART3_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><span class="preprocessor">#define __HAL_RCC_UART4_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="preprocessor">#define __HAL_RCC_UART5_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span><span class="preprocessor">#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN1RST))</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span><span class="preprocessor">#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN2RST))</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span><span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><span class="preprocessor">#define __HAL_RCC_UART7_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART7RST))</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span><span class="preprocessor">#define __HAL_RCC_UART8_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART8RST))</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span><span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span><span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span><span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span><span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span> </div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span><span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span><span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span><span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span><span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span><span class="preprocessor">#define __HAL_RCC_TIM7_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span><span class="preprocessor">#define __HAL_RCC_TIM12_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM12RST))</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span><span class="preprocessor">#define __HAL_RCC_TIM13_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM13RST))</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span><span class="preprocessor">#define __HAL_RCC_TIM14_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST))</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="preprocessor">#define __HAL_RCC_USART3_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="preprocessor">#define __HAL_RCC_UART4_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="preprocessor">#define __HAL_RCC_UART5_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="preprocessor">#define __HAL_RCC_CAN1_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN1RST))</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="preprocessor">#define __HAL_RCC_CAN2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN2RST))</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span><span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span><span class="preprocessor">#define __HAL_RCC_UART7_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART7RST))</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span><span class="preprocessor">#define __HAL_RCC_UART8_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART8RST))</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="preprocessor">#define __HAL_RCC_TIM8_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM8RST))</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><span class="preprocessor">#define __HAL_RCC_SPI5_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI5RST))</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="preprocessor">#define __HAL_RCC_SPI6_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI6RST))</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span><span class="preprocessor">#define __HAL_RCC_SAI1_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SAI1RST))</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span><span class="preprocessor">#define __HAL_RCC_SDIO_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDIORST))</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span><span class="preprocessor">#define __HAL_RCC_SPI4_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span><span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()  (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span> </div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span><span class="preprocessor">#define __HAL_RCC_SDIO_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDIORST))</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span><span class="preprocessor">#define __HAL_RCC_SPI4_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span><span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span><span class="preprocessor">#define __HAL_RCC_TIM8_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM8RST))</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><span class="preprocessor">#define __HAL_RCC_SPI5_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI5RST))</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="preprocessor">#define __HAL_RCC_SPI6_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI6RST))</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><span class="preprocessor">#define __HAL_RCC_SAI1_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SAI1RST))</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span> </div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span><span class="preprocessor">#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span><span class="preprocessor">#define __HAL_RCC_LTDC_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_LTDCRST))</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span><span class="preprocessor">#define __HAL_RCC_LTDC_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_LTDCRST))</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span> </div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><span class="preprocessor">#define __HAL_RCC_DSI_FORCE_RESET()   (RCC-&gt;APB2RSTR |=  (RCC_APB2RSTR_DSIRST))</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="preprocessor">#define __HAL_RCC_DSI_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_DSIRST))</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span><span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOILPEN))</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span><span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE()     (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACLPEN))</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACTXLPEN))</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACRXLPEN))</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACPTPLPEN))</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span><span class="preprocessor">#define __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOJLPEN))</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span><span class="preprocessor">#define __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOKLPEN))</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span><span class="preprocessor">#define __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM3LPEN))</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span><span class="preprocessor">#define __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_DMA2DLPEN))</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()        (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span><span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span> </div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIODLPEN))</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOELPEN))</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOFLPEN))</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOGLPEN))</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOILPEN))</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span><span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM2LPEN))</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE()    (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACLPEN))</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACTXLPEN))</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACRXLPEN))</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE() (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACPTPLPEN))</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSLPEN))</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSULPILPEN))</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span><span class="preprocessor">#define __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOJLPEN))</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span><span class="preprocessor">#define __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOKLPEN))</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span><span class="preprocessor">#define __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_DMA2DLPEN))</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span><span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_BKPSRAMLPEN))</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_OTGFSLPEN))</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span> </div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_RNGLPEN))</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span> </div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span><span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_DCMILPEN))</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span> </div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="preprocessor">#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx) </span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="preprocessor">#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_CRYPLPEN))</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span><span class="preprocessor">#define __HAL_RCC_HASH_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_HASHLPEN))</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span> </div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><span class="preprocessor">#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_CRYPLPEN))</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span><span class="preprocessor">#define __HAL_RCC_HASH_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_HASHLPEN))</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F437xx || STM32F439xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span><span class="preprocessor">#define __HAL_RCC_FMC_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN))</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span><span class="preprocessor">#define __HAL_RCC_FMC_CLK_SLEEP_DISABLE() (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_FMCLPEN))</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span> </div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="preprocessor">#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN))</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="preprocessor">#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_QSPILPEN))</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_DACLPEN))</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><span class="preprocessor">#define __HAL_RCC_UART7_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART7LPEN))</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span><span class="preprocessor">#define __HAL_RCC_UART8_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART8LPEN))</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span> </div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI3LPEN))</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C3LPEN))</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM6LPEN))</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM7LPEN))</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM12LPEN))</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM13LPEN))</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM14LPEN))</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART3LPEN))</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART4LPEN))</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART5LPEN))</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN1LPEN))</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN2LPEN))</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_DACLPEN))</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span><span class="preprocessor">#define __HAL_RCC_UART7_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART7LPEN))</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="preprocessor">#define __HAL_RCC_UART8_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART8LPEN))</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span><span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span><span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span><span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span><span class="preprocessor">#define __HAL_RCC_SPI6_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI6LPEN))</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span><span class="preprocessor">#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN))</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()(RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span> </div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDIOLPEN))</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI4LPEN))</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()(RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM8LPEN))</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC2LPEN))</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span><span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC3LPEN))</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span><span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI5LPEN))</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span><span class="preprocessor">#define __HAL_RCC_SPI6_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI6LPEN))</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span><span class="preprocessor">#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SAI1LPEN))</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span> </div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="preprocessor">#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span><span class="preprocessor">#define __HAL_RCC_LTDC_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_LTDCLPEN))</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span> </div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><span class="preprocessor">#define __HAL_RCC_LTDC_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_LTDCLPEN))</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span> </div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span><span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span><span class="preprocessor">#define __HAL_RCC_DSI_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |=  (RCC_APB2LPENR_DSILPEN))</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span><span class="preprocessor">#define __HAL_RCC_DSI_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_DSILPEN))</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span> </div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><span class="comment">/*----------------------------------- STM32F40xxx/STM32F41xxx-----------------*/</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span><span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx)</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span><span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span><span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><span class="preprocessor">                                       __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span><span class="preprocessor">                                       SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOIEN);\</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span><span class="preprocessor">                                       </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span><span class="preprocessor">                                       tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOIEN);\</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span><span class="preprocessor">                                       UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="preprocessor">                                       } while(0U)</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="preprocessor">                                       __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="preprocessor">                                       SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span><span class="preprocessor">                                       </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span><span class="preprocessor">                                       tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="preprocessor">                                       UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span><span class="preprocessor">                                       } while(0U)</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="preprocessor">                                       __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span><span class="preprocessor">                                       SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><span class="preprocessor">                                       </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="preprocessor">                                       tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span><span class="preprocessor">                                       UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="preprocessor">                                       } while(0U)</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="preprocessor">                                       __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span><span class="preprocessor">                                       SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span><span class="preprocessor">                                       </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><span class="preprocessor">                                       tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span><span class="preprocessor">                                       UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span><span class="preprocessor">                                       } while(0U)</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span><span class="preprocessor">                                       __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span><span class="preprocessor">                                       SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><span class="preprocessor">                                       </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span><span class="preprocessor">                                       tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="preprocessor">                                       UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span><span class="preprocessor">                                       } while(0U)</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIODEN))</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOEEN))</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOFEN))</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOGEN))</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span><span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOIEN))</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()      (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSEN))</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSULPIEN))</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_DISABLE()         (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_BKPSRAMEN))</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span><span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE()    (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CCMDATARAMEN))</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()             (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span><span class="preprocessor">#if defined(STM32F407xx)|| defined(STM32F417xx)</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span><span class="preprocessor">                                       __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span><span class="preprocessor">                                       SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACEN);\</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span><span class="preprocessor">                                       </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span><span class="preprocessor">                                       tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACEN);\</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span><span class="preprocessor">                                       UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="preprocessor">                                       } while(0U)</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span><span class="preprocessor">#define __HAL_RCC_ETH_CLK_ENABLE()      do {                            \</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span><span class="preprocessor">                                        __HAL_RCC_ETHMAC_CLK_ENABLE();      \</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span><span class="preprocessor">                                        __HAL_RCC_ETHMACTX_CLK_ENABLE();    \</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span><span class="preprocessor">                                        __HAL_RCC_ETHMACRX_CLK_ENABLE();    \</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span> </div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_DISABLE()    (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACEN))</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_DISABLE()  (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACTXEN))</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_DISABLE()  (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACRXEN))</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span><span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_DISABLE() (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACPTPEN))  </span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span><span class="preprocessor">#define __HAL_RCC_ETH_CLK_DISABLE()       do {                             \</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span><span class="preprocessor">                                           __HAL_RCC_ETHMACTX_CLK_DISABLE();    \</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span><span class="preprocessor">                                           __HAL_RCC_ETHMACRX_CLK_DISABLE();    \</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span><span class="preprocessor">                                           __HAL_RCC_ETHMAC_CLK_DISABLE();      \</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span><span class="preprocessor">                                          } while(0U)</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_IS_CLK_ENABLED()          ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_BKPSRAMEN)) != RESET)</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CCMDATARAMEN)) != RESET)</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()              ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) != RESET)</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span><span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) != RESET)</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span><span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) != RESET)</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span><span class="preprocessor">#define __HAL_RCC_GPIOI_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOIEN)) != RESET)</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span><span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOFEN)) != RESET)</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span><span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOGEN)) != RESET)</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED()       ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSEN)) != RESET)</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED()  ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSULPIEN)) != RESET)</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span> </div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span><span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) == RESET)</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span><span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) == RESET)</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span><span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOFEN)) == RESET)</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span><span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOGEN)) == RESET)</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span><span class="preprocessor">#define __HAL_RCC_GPIOI_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOIEN)) == RESET)</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED()      ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSEN)) == RESET)</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSULPIEN))== RESET)</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_IS_CLK_DISABLED()         ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_BKPSRAMEN)) == RESET)</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span><span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED()    ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CCMDATARAMEN)) == RESET)</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()             ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) == RESET)</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="preprocessor">#if defined(STM32F407xx)|| defined(STM32F417xx)</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_IS_CLK_ENABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACEN)) != RESET)</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_IS_CLK_ENABLED()   ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACTXEN)) != RESET)</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_IS_CLK_ENABLED()   ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACRXEN)) != RESET)</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span><span class="preprocessor">#define __HAL_RCC_ETHMACPTP_IS_CLK_ENABLED()  ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACPTPEN)) != RESET)</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span><span class="preprocessor">#define __HAL_RCC_ETH_IS_CLK_ENABLED()        (__HAL_RCC_ETHMAC_IS_CLK_ENABLED()   &amp;&amp; \</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span><span class="preprocessor">                                               __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() &amp;&amp; \</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span><span class="preprocessor">                                               __HAL_RCC_ETHMACRX_IS_CLK_ENABLED())</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_IS_CLK_DISABLED()    ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACEN)) == RESET)</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_IS_CLK_DISABLED()  ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACTXEN)) == RESET)</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_IS_CLK_DISABLED()  ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACRXEN)) == RESET)</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span><span class="preprocessor">#define __HAL_RCC_ETHMACPTP_IS_CLK_DISABLED() ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACPTPEN)) == RESET)</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span><span class="preprocessor">#define __HAL_RCC_ETH_IS_CLK_DISABLED()        (__HAL_RCC_ETHMAC_IS_CLK_DISABLED()   &amp;&amp; \</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span><span class="preprocessor">                                                __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() &amp;&amp; \</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><span class="preprocessor">                                                __HAL_RCC_ETHMACRX_IS_CLK_DISABLED())</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span><span class="preprocessor">                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><span class="preprocessor">                                              }while(0U)</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span>                                        </div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_OTGFSEN))</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span> </div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_RNGEN))</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span> </div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span><span class="preprocessor">#if defined(STM32F407xx)|| defined(STM32F417xx) </span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span><span class="preprocessor">#define __HAL_RCC_DCMI_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span><span class="preprocessor">#define __HAL_RCC_DCMI_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_DCMIEN))</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span> </div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span><span class="preprocessor">#if defined(STM32F415xx) || defined(STM32F417xx)</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span><span class="preprocessor">#define __HAL_RCC_CRYP_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_CRYPEN);\</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_CRYPEN);\</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span><span class="preprocessor">#define __HAL_RCC_HASH_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_HASHEN);\</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_HASHEN);\</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span><span class="preprocessor">#define __HAL_RCC_CRYP_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_CRYPEN))</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span><span class="preprocessor">#define __HAL_RCC_HASH_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_HASHEN))</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F415xx || STM32F417xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) != RESET)</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) == RESET) </span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span> </div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span><span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_ENABLED()   ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_RNGEN)) != RESET)   </span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span><span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_DISABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_RNGEN)) == RESET) </span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span> </div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span><span class="preprocessor">#if defined(STM32F407xx)|| defined(STM32F417xx) </span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span><span class="preprocessor">#define __HAL_RCC_DCMI_IS_CLK_ENABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_DCMIEN)) != RESET) </span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span><span class="preprocessor">#define __HAL_RCC_DCMI_IS_CLK_DISABLED() ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_DCMIEN)) == RESET) </span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span> </div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><span class="preprocessor">#if defined(STM32F415xx) || defined(STM32F417xx)</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><span class="preprocessor">#define __HAL_RCC_CRYP_IS_CLK_ENABLED()   ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_CRYPEN)) != RESET) </span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span><span class="preprocessor">#define __HAL_RCC_HASH_IS_CLK_ENABLED()   ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_HASHEN)) != RESET) </span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span> </div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span><span class="preprocessor">#define __HAL_RCC_CRYP_IS_CLK_DISABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_CRYPEN)) == RESET) </span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span><span class="preprocessor">#define __HAL_RCC_HASH_IS_CLK_DISABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_HASHEN)) == RESET) </span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F415xx || STM32F417xx */</span><span class="preprocessor">  </span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span><span class="preprocessor">#define __HAL_RCC_FSMC_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FSMCEN);\</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FSMCEN);\</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span><span class="preprocessor">#define __HAL_RCC_FSMC_CLK_DISABLE() (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_FSMCEN))</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span><span class="preprocessor">#define __HAL_RCC_FSMC_IS_CLK_ENABLED()   ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_FSMCEN)) != RESET) </span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span><span class="preprocessor">#define __HAL_RCC_FSMC_IS_CLK_DISABLED()  ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_FSMCEN)) == RESET) </span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM12EN))</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM13EN))</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN))</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN1EN))</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN2EN))</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) != RESET)  </span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) != RESET) </span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span><span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) != RESET)</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span><span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET) </span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span><span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) != RESET) </span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span><span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) != RESET) </span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span><span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) != RESET) </span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span><span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) != RESET) </span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span><span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) != RESET) </span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span><span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) != RESET) </span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span><span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) != RESET) </span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span><span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) != RESET) </span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span><span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) != RESET) </span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span><span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) != RESET) </span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span><span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) != RESET) </span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) != RESET) </span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span> </div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) == RESET)  </span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) == RESET) </span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span><span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) == RESET)</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span><span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET) </span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span><span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) == RESET) </span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span><span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) == RESET) </span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span><span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) == RESET) </span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span><span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) == RESET) </span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span><span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) == RESET) </span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span><span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) == RESET) </span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span><span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) == RESET) </span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span><span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) == RESET) </span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span><span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) == RESET) </span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span><span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) == RESET) </span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span><span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) == RESET) </span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) == RESET) </span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span><span class="preprocessor">#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span><span class="preprocessor">#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span> </div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDIOEN))</span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM8EN))</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span><span class="preprocessor">#define __HAL_RCC_ADC2_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC2EN))</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span><span class="preprocessor">#define __HAL_RCC_ADC3_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC3EN))</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span><span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) != RESET)  </span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span><span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) != RESET)  </span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span><span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) != RESET) </span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span><span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) != RESET) </span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span><span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) != RESET) </span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span><span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC3EN)) != RESET)</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span>  </div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span><span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) == RESET)  </span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span><span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) == RESET)  </span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span><span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) == RESET) </span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span><span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) == RESET) </span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span><span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) == RESET) </span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span><span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC3EN)) == RESET)</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span><span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span><span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span><span class="preprocessor">#define __HAL_RCC_GPIOF_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span><span class="preprocessor">#define __HAL_RCC_GPIOG_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))</span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span><span class="preprocessor">#define __HAL_RCC_GPIOI_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOIRST))</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_ETHMACRST))</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span><span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()     (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span> </div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span><span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIODRST))</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span><span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOERST))</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span><span class="preprocessor">#define __HAL_RCC_GPIOF_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOFRST))</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span><span class="preprocessor">#define __HAL_RCC_GPIOG_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOGRST))</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span><span class="preprocessor">#define __HAL_RCC_GPIOI_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOIRST))</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_ETHMACRST))</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_OTGHRST))</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span><span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span><span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()         (RCC-&gt;AHB2RSTR = 0xFFFFFFFFU) </span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span><span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()       (RCC-&gt;AHB2RSTR = 0x00U)</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span> </div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span><span class="preprocessor">#if defined(STM32F407xx)|| defined(STM32F417xx)  </span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span><span class="preprocessor">#define __HAL_RCC_DCMI_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))</span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span><span class="preprocessor">#define __HAL_RCC_DCMI_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_DCMIRST))</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span> </div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span><span class="preprocessor">#if defined(STM32F415xx) || defined(STM32F417xx) </span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span><span class="preprocessor">#define __HAL_RCC_CRYP_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_CRYPRST))</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span><span class="preprocessor">#define __HAL_RCC_HASH_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_HASHRST))</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span> </div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span><span class="preprocessor">#define __HAL_RCC_CRYP_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_CRYPRST))</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span><span class="preprocessor">#define __HAL_RCC_HASH_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_HASHRST))</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F415xx || STM32F417xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span>   </div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_OTGFSRST))</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span> </div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span><span class="preprocessor">#define __HAL_RCC_RNG_FORCE_RESET()    (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span><span class="preprocessor">#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_RNGRST))</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span><span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET() (RCC-&gt;AHB3RSTR = 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span><span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC-&gt;AHB3RSTR = 0x00U) </span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span> </div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span><span class="preprocessor">#define __HAL_RCC_FSMC_FORCE_RESET()   (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_FSMCRST))</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span><span class="preprocessor">#define __HAL_RCC_FSMC_RELEASE_RESET() (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_FSMCRST))</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span><span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span><span class="preprocessor">#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span><span class="preprocessor">#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM12RST))</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span><span class="preprocessor">#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM13RST))</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span><span class="preprocessor">#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST))</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span><span class="preprocessor">#define __HAL_RCC_USART3_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span><span class="preprocessor">#define __HAL_RCC_UART4_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span><span class="preprocessor">#define __HAL_RCC_UART5_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span><span class="preprocessor">#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN1RST))</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span><span class="preprocessor">#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN2RST))</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span><span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span><span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span><span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span><span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span><span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span><span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span> </div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span><span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span><span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span><span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span><span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span><span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span><span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span><span class="preprocessor">#define __HAL_RCC_TIM7_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span><span class="preprocessor">#define __HAL_RCC_TIM12_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM12RST))</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span><span class="preprocessor">#define __HAL_RCC_TIM13_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM13RST))</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span><span class="preprocessor">#define __HAL_RCC_TIM14_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST))</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span><span class="preprocessor">#define __HAL_RCC_USART3_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span><span class="preprocessor">#define __HAL_RCC_UART4_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span><span class="preprocessor">#define __HAL_RCC_UART5_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span><span class="preprocessor">#define __HAL_RCC_CAN1_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN1RST))</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span><span class="preprocessor">#define __HAL_RCC_CAN2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN2RST))</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span><span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span><span class="preprocessor">#define __HAL_RCC_TIM8_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM8RST))</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span><span class="preprocessor">#define __HAL_RCC_SDIO_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDIORST))</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span><span class="preprocessor">#define __HAL_RCC_SPI4_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span><span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()  (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span>                                          </div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span><span class="preprocessor">#define __HAL_RCC_SDIO_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDIORST))</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span><span class="preprocessor">#define __HAL_RCC_SPI4_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span><span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span><span class="preprocessor">#define __HAL_RCC_TIM8_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM8RST))</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))</span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span><span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOILPEN))</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span><span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE()     (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACLPEN))</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACTXLPEN))</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACRXLPEN))</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span><span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACPTPLPEN))</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span><span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span> </div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIODLPEN))</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOELPEN))</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOFLPEN))</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOGLPEN))</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span><span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOILPEN))</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span><span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM2LPEN))</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE()    (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACLPEN))</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACTXLPEN))</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACRXLPEN))</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span><span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE() (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACPTPLPEN))</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSLPEN))</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSULPILPEN))</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span><span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_BKPSRAMLPEN))</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_OTGFSLPEN))</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span> </div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_RNGLPEN))</span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span> </div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span><span class="preprocessor">#if defined(STM32F407xx)|| defined(STM32F417xx) </span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span><span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span><span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_DCMILPEN))</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span> </div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span><span class="preprocessor">#if defined(STM32F415xx) || defined(STM32F417xx) </span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span><span class="preprocessor">#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_CRYPLPEN))</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span><span class="preprocessor">#define __HAL_RCC_HASH_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_HASHLPEN))</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span> </div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span><span class="preprocessor">#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_CRYPLPEN))</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span><span class="preprocessor">#define __HAL_RCC_HASH_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_HASHLPEN))</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F415xx || STM32F417xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span><span class="preprocessor">#define __HAL_RCC_FSMC_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_FSMCLPEN))</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span><span class="preprocessor">#define __HAL_RCC_FSMC_CLK_SLEEP_DISABLE() (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_FSMCLPEN))</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))</span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_DACLPEN))</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span> </div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI3LPEN))</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C3LPEN))</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM6LPEN))</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM7LPEN))</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM12LPEN))</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM13LPEN))</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM14LPEN))</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART3LPEN))</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART4LPEN))</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART5LPEN))</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN1LPEN))</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN2LPEN))</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_DACLPEN))</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span><span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span><span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()(RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span> </div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDIOLPEN))</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI4LPEN))</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()(RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM8LPEN))</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span><span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC2LPEN))</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span><span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC3LPEN))</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span> </div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span><span class="comment">/*------------------------- STM32F401xE/STM32F401xC --------------------------*/</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span><span class="preprocessor">#if defined(STM32F401xC) || defined(STM32F401xE)</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span><span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span> </div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIODEN))</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOEEN))</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()          (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span><span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE() (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CCMDATARAMEN))</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span><span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) != RESET) </span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span><span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) != RESET)  </span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()          ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) != RESET)  </span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span><span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED() ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CCMDATARAMEN)) != RESET)  </span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span> </div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span><span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) == RESET) </span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span><span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) == RESET)  </span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()          ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) == RESET)  </span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span><span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED() ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CCMDATARAMEN)) == RESET)  </span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span><span class="preprocessor">                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\</span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span><span class="preprocessor">                                              }while(0U)</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span>                                        </div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_OTGFSEN))</span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) != RESET)</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) == RESET)</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) != RESET) </span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) != RESET) </span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span><span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) != RESET) </span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span><span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET) </span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span><span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) != RESET)</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span> </div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) == RESET) </span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) == RESET) </span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span><span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) == RESET) </span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"> 3055</span><span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET) </span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span><span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) == RESET)</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span> </div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDIOEN))</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span><span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) != RESET)  </span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span><span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) != RESET)   </span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span><span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) != RESET)  </span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span> </div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span><span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) == RESET)</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span><span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) == RESET) </span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span><span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) == RESET) </span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span><span class="preprocessor">#define __HAL_RCC_AHB1_FORCE_RESET()    (RCC-&gt;AHB1RSTR = 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span><span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))</span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span><span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span><span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()     (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span> </div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span><span class="preprocessor">#define __HAL_RCC_AHB1_RELEASE_RESET()  (RCC-&gt;AHB1RSTR = 0x00U)</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span><span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIODRST))</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span><span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOERST))</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span><span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()   (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span><span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC-&gt;AHB2RSTR = 0xFFFFFFFFU) </span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span> </div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span><span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC-&gt;AHB2RSTR = 0x00U)</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_OTGFSRST))</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span><span class="preprocessor">#define __HAL_RCC_APB1_FORCE_RESET()     (RCC-&gt;APB1RSTR = 0xFFFFFFFFU)  </span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span><span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span><span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span><span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span><span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span><span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span> </div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span><span class="preprocessor">#define __HAL_RCC_APB1_RELEASE_RESET()   (RCC-&gt;APB1RSTR = 0x00U) </span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span><span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span><span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span><span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span><span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span><span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span><span class="preprocessor">#define __HAL_RCC_APB2_FORCE_RESET()     (RCC-&gt;APB2RSTR = 0xFFFFFFFFU)  </span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span><span class="preprocessor">#define __HAL_RCC_SDIO_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDIORST))</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span><span class="preprocessor">#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span><span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span> </div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span><span class="preprocessor">#define __HAL_RCC_APB2_RELEASE_RESET()   (RCC-&gt;APB2RSTR = 0x00U)</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span><span class="preprocessor">#define __HAL_RCC_SDIO_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDIORST))</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span><span class="preprocessor">#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span><span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span><span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET() (RCC-&gt;AHB3RSTR = 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span><span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC-&gt;AHB3RSTR = 0x00U) </span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))</span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span><span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span> </div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIODLPEN))</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOELPEN))</span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span><span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span> </div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_OTGFSLPEN))</span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))</span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span> </div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"> 3246</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI3LPEN))</span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C3LPEN))</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"> 3264</span> </div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDIOLPEN))</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI4LPEN))</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F401xC || STM32F401xE*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span> </div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span><span class="comment">/*-------------------------------- STM32F410xx -------------------------------*/</span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span><span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_RNGEN);\</span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_RNGEN);\</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()     (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_DISABLE()     (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_RNGEN))</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) != RESET)</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span><span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_ENABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_RNGEN)) != RESET)</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span>      </div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()    ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) == RESET)</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span><span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_DISABLED()    ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_RNGEN)) == RESET)</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"> 3330</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"> 3332</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_LPTIM1EN);\</span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_LPTIM1EN);\</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_RTCAPBEN);\</span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"> 3340</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"> 3341</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_RTCAPBEN);\</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"> 3342</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_FMPI2C1EN);\</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_FMPI2C1EN);\</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span><span class="preprocessor">                                      } while(0U) </span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"> 3353</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span>                                        </div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_RTCAPBEN))</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_LPTIM1EN))</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_FMPI2C1EN))</span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()     (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span><span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) != RESET) </span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_RTCAPBEN)) != RESET)</span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_LPTIM1EN)) != RESET) </span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_IS_CLK_ENABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_FMPI2C1EN)) != RESET)  </span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_ENABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) != RESET) </span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span> </div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span><span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) == RESET) </span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_RTCAPBEN)) == RESET)</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_LPTIM1EN)) == RESET) </span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_FMPI2C1EN)) == RESET)  </span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_DISABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) == RESET)  </span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span><span class="preprocessor">#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"> 3401</span><span class="preprocessor">#define __HAL_RCC_EXTIT_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"> 3402</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_EXTITEN);\</span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_EXTITEN);\</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"> 3406</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span><span class="preprocessor">#define __HAL_RCC_SPI5_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI5EN))</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span><span class="preprocessor">#define __HAL_RCC_EXTIT_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_EXTITEN))</span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span><span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI5EN)) != RESET)  </span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"> 3422</span><span class="preprocessor">#define __HAL_RCC_EXTIT_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_EXTITEN)) != RESET)  </span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"> 3423</span>  </div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span><span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_DISABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI5EN)) == RESET)  </span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"> 3425</span><span class="preprocessor">#define __HAL_RCC_EXTIT_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_EXTITEN)) == RESET)  </span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span><span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()     (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span><span class="preprocessor">#define __HAL_RCC_RNG_FORCE_RESET()     (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_RNGRST))</span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span><span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()   (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span><span class="preprocessor">#define __HAL_RCC_RNG_RELEASE_RESET()   (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_RNGRST))</span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"> 3446</span><span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()</span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"> 3447</span><span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()</span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"> 3456</span><span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET()</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span><span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET()</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span><span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_LPTIM1RST))</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_FMPI2C1RST))</span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span><span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span> </div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span><span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_LPTIM1RST))</span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_FMPI2C1RST))</span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"> 3474</span><span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"> 3483</span><span class="preprocessor">#define __HAL_RCC_SPI5_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI5RST))</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"> 3484</span><span class="preprocessor">#define __HAL_RCC_SPI5_RELEASE_RESET()    (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI5RST))                                        </span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"> 3497</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_RNGLPEN))</span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span><span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span> </div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_RNGLPEN))</span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"> 3503</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"> 3504</span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"> 3505</span><span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))</span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_LPTIM1LPEN))</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"> 3516</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_RTCAPBLPEN))</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE() (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_FMPI2C1LPEN))</span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"> 3518</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_DACLPEN))</span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"> 3519</span> </div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM6LPEN))</span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_LPTIM1LPEN))</span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_RTCAPBLPEN))</span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_FMPI2C1LPEN))</span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()     (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_DACLPEN))</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span><span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE()     (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))</span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span><span class="preprocessor">#define __HAL_RCC_EXTIT_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_EXTITLPEN))                                </span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span><span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI5LPEN))                                        </span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span><span class="preprocessor">#define __HAL_RCC_EXTIT_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_EXTITLPEN))</span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"> 3541</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span> </div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"> 3544</span><span class="comment">/*-------------------------------- STM32F411xx -------------------------------*/</span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span><span class="preprocessor">#if defined(STM32F411xE)</span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"> 3553</span><span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"> 3554</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"> 3555</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"> 3562</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"> 3565</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"> 3574</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"> 3575</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"> 3577</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"> 3580</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"> 3581</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIODEN))</span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOEEN))</span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"> 3583</span><span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE()    (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CCMDATARAMEN))</span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()             (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span><span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) != RESET) </span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"> 3597</span><span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) != RESET) </span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"> 3598</span><span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED()    ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CCMDATARAMEN)) != RESET) </span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()             ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) != RESET) </span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"> 3600</span> </div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"> 3601</span><span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) == RESET) </span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span><span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) == RESET) </span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"> 3603</span><span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED()    ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CCMDATARAMEN)) == RESET) </span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"> 3604</span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()             ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) == RESET) </span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"> 3616</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\</span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"> 3617</span><span class="preprocessor">                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\</span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"> 3618</span><span class="preprocessor">                                              }while(0U)</span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"> 3619</span> </div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"> 3620</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_OTGFSEN))</span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"> 3632</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) != RESET)</span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"> 3633</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) == RESET)</span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"> 3647</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"> 3648</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"> 3649</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"> 3650</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"> 3651</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"> 3652</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"> 3653</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"> 3654</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"> 3655</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"> 3656</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"> 3657</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"> 3658</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"> 3659</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"> 3660</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"> 3662</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"> 3663</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"> 3664</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"> 3665</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"> 3666</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"> 3667</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"> 3668</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"> 3669</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"> 3671</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"> 3674</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"> 3675</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"> 3676</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"> 3677</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"> 3678</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"> 3679</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"> 3680</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"> 3684</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"> 3696</span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) != RESET) </span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"> 3697</span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) != RESET) </span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"> 3698</span><span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) != RESET) </span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"> 3699</span><span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET) </span></div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"> 3700</span><span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) != RESET)</span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"> 3701</span> </div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"> 3702</span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) == RESET) </span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) == RESET) </span></div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span><span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) == RESET) </span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span><span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET) </span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"> 3706</span><span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) == RESET) </span></div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"> 3715</span><span class="preprocessor">#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"> 3718</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"> 3721</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"> 3722</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"> 3723</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"> 3724</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"> 3725</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"> 3728</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"> 3730</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"> 3731</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"> 3732</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"> 3733</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"> 3734</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"> 3735</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"> 3736</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"> 3737</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"> 3738</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"> 3739</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"> 3740</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"> 3741</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"> 3742</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"> 3743</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDIOEN))</span></div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</span></div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"> 3745</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"> 3746</span><span class="preprocessor">#define __HAL_RCC_SPI5_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI5EN))</span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"> 3758</span><span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) != RESET)  </span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"> 3759</span><span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) != RESET)   </span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"> 3760</span><span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) != RESET)  </span></div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"> 3761</span><span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI5EN)) != RESET) </span></div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"> 3762</span> </div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"> 3763</span><span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) == RESET)  </span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"> 3764</span><span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) == RESET)   </span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"> 3765</span><span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) == RESET)  </span></div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"> 3766</span><span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI5EN)) == RESET)   </span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"> 3775</span><span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))</span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span><span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))</span></div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"> 3777</span><span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()     (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"> 3778</span> </div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"> 3779</span><span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIODRST))</span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"> 3780</span><span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOERST))</span></div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"> 3781</span><span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"> 3790</span><span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC-&gt;AHB2RSTR = 0xFFFFFFFFU) </span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"> 3791</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))</span></div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"> 3792</span> </div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"> 3793</span><span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC-&gt;AHB2RSTR = 0x00U)</span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"> 3794</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_OTGFSRST))</span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"> 3803</span><span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET() (RCC-&gt;AHB3RSTR = 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"> 3804</span><span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC-&gt;AHB3RSTR = 0x00U) </span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"> 3813</span><span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"> 3814</span><span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"> 3815</span><span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"> 3816</span><span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"> 3817</span><span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))</span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"> 3818</span> </div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"> 3819</span><span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"> 3820</span><span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span><span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"> 3822</span><span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"> 3823</span><span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))</span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"> 3832</span><span class="preprocessor">#define __HAL_RCC_SPI5_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI5RST))</span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"> 3833</span><span class="preprocessor">#define __HAL_RCC_SDIO_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDIORST))</span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"> 3834</span><span class="preprocessor">#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</span></div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"> 3835</span><span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"> 3836</span> </div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"> 3837</span><span class="preprocessor">#define __HAL_RCC_SDIO_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDIORST))</span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"> 3838</span><span class="preprocessor">#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</span></div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"> 3839</span><span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"> 3840</span><span class="preprocessor">#define __HAL_RCC_SPI5_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI5RST))</span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"> 3853</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))</span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"> 3854</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))</span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"> 3855</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"> 3856</span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"> 3857</span><span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"> 3858</span>                                        </div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"> 3859</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIODLPEN))                                        </span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"> 3860</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOELPEN))</span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"> 3861</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"> 3862</span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"> 3863</span><span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"> 3876</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))</span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"> 3877</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_OTGFSLPEN))</span></div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"> 3886</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"> 3888</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))</span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"> 3889</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))</span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"> 3890</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))</span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"> 3891</span> </div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"> 3892</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"> 3893</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"> 3894</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"> 3895</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI3LPEN))</span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"> 3896</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C3LPEN))</span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"> 3905</span><span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))</span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"> 3906</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))</span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"> 3907</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))</span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"> 3908</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))</span></div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"> 3909</span> </div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDIOLPEN))</span></div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"> 3911</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI4LPEN))</span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"> 3912</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))</span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"> 3913</span><span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI5LPEN))</span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"> 3917</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"> 3918</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"> 3919</span> </div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"> 3920</span><span class="comment">/*---------------------------------- STM32F446xx -----------------------------*/</span></div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"> 3929</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"> 3931</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"> 3932</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"> 3934</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"> 3935</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"> 3936</span><span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"> 3937</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"> 3938</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"> 3939</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"> 3940</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"> 3941</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"> 3942</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"> 3943</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"> 3944</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"> 3945</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"> 3946</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"> 3947</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"> 3949</span><span class="preprocessor">                                        } while(0U)</span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"> 3950</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"> 3951</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"> 3952</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"> 3953</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"> 3954</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"> 3956</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"> 3957</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"> 3958</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"> 3959</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"> 3960</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"> 3961</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"> 3962</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"> 3963</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"> 3964</span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"> 3965</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"> 3966</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"> 3967</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"> 3968</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"> 3969</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"> 3970</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"> 3971</span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"> 3972</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"> 3973</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"> 3974</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"> 3975</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"> 3976</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"> 3977</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"> 3978</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"> 3979</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"> 3980</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"> 3982</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"> 3983</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"> 3984</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"> 3985</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"> 3986</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"> 3987</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"> 3988</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"> 3989</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"> 3990</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"> 3991</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"> 3992</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIODEN))</span></div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"> 3993</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOEEN))</span></div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"> 3994</span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOFEN))</span></div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"> 3995</span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOGEN))</span></div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"> 3996</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()      (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSEN))</span></div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"> 3997</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSULPIEN))</span></div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"> 3998</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_DISABLE()         (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_BKPSRAMEN))</span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"> 3999</span><span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE()    (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CCMDATARAMEN))</span></div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"> 4000</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()             (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"> 4012</span><span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) != RESET) </span></div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"> 4013</span><span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) != RESET) </span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"> 4014</span><span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOFEN)) != RESET) </span></div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"> 4015</span><span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOGEN)) != RESET) </span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED()       ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSEN)) != RESET)  </span></div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"> 4017</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED()  ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSULPIEN)) != RESET) </span></div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"> 4018</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_IS_CLK_ENABLED()          ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_BKPSRAMEN)) != RESET)  </span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"> 4019</span><span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CCMDATARAMEN))!= RESET)  </span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"> 4020</span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()              ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) != RESET) </span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"> 4021</span> </div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"> 4022</span><span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) == RESET) </span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"> 4023</span><span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) == RESET) </span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"> 4024</span><span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOFEN)) == RESET) </span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"> 4025</span><span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOGEN)) == RESET) </span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"> 4026</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED()      ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSEN)) == RESET)  </span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"> 4027</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSULPIEN)) == RESET) </span></div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"> 4028</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_IS_CLK_DISABLED()         ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_BKPSRAMEN)) == RESET)  </span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"> 4029</span><span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED()    ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CCMDATARAMEN)) == RESET)  </span></div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"> 4030</span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()             ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) == RESET) </span></div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"> 4042</span><span class="preprocessor">#define __HAL_RCC_DCMI_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"> 4043</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"> 4044</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"> 4045</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"> 4046</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"> 4047</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"> 4048</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"> 4049</span><span class="preprocessor">#define __HAL_RCC_DCMI_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_DCMIEN))</span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"> 4050</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\</span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"> 4051</span><span class="preprocessor">                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\</span></div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"> 4052</span><span class="preprocessor">                                              }while(0U)</span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"> 4053</span>                                        </div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"> 4054</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_OTGFSEN))</span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"> 4055</span> </div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"> 4056</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"> 4058</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"> 4060</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"> 4061</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"> 4062</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"> 4063</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_RNGEN))</span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"> 4075</span><span class="preprocessor">#define __HAL_RCC_DCMI_IS_CLK_ENABLED()        ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_DCMIEN)) != RESET)</span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"> 4076</span><span class="preprocessor">#define __HAL_RCC_DCMI_IS_CLK_DISABLED()       ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_DCMIEN)) == RESET)</span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"> 4077</span> </div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"> 4078</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) != RESET)</span></div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"> 4079</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) == RESET)</span></div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"> 4080</span> </div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span><span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_ENABLED()    ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_RNGEN)) != RESET) </span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"> 4082</span><span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_DISABLED()   ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_RNGEN)) == RESET) </span></div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"> 4094</span><span class="preprocessor">#define __HAL_RCC_FMC_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"> 4095</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"> 4096</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FMCEN);\</span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"> 4097</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"> 4098</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FMCEN);\</span></div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"> 4099</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"> 4100</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"> 4101</span><span class="preprocessor">#define __HAL_RCC_QSPI_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"> 4102</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"> 4103</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_QSPIEN);\</span></div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"> 4104</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_QSPIEN);\</span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"> 4106</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"> 4107</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"> 4108</span> </div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"> 4109</span><span class="preprocessor">#define __HAL_RCC_FMC_CLK_DISABLE()    (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_FMCEN))</span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"> 4110</span><span class="preprocessor">#define __HAL_RCC_QSPI_CLK_DISABLE()   (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_QSPIEN))</span></div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"> 4122</span><span class="preprocessor">#define __HAL_RCC_FMC_IS_CLK_ENABLED()   ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_FMCEN)) != RESET)</span></div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"> 4123</span><span class="preprocessor">#define __HAL_RCC_QSPI_IS_CLK_ENABLED()  ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_QSPIEN)) != RESET)</span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"> 4124</span> </div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"> 4125</span><span class="preprocessor">#define __HAL_RCC_FMC_IS_CLK_DISABLED()  ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_FMCEN)) == RESET)</span></div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"> 4126</span><span class="preprocessor">#define __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_QSPIEN)) == RESET)</span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"> 4138</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"> 4139</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"> 4140</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"> 4141</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"> 4142</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"> 4143</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"> 4144</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"> 4145</span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"> 4146</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"> 4147</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"> 4148</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"> 4149</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"> 4150</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"> 4151</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"> 4152</span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"> 4153</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"> 4154</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"> 4155</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"> 4156</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"> 4157</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"> 4158</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"> 4159</span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"> 4160</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"> 4161</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"> 4162</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"> 4163</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"> 4164</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"> 4165</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"> 4166</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"> 4167</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"> 4168</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"> 4169</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"> 4170</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"> 4171</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"> 4172</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"> 4173</span><span class="preprocessor">#define __HAL_RCC_SPDIFRX_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"> 4174</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"> 4175</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPDIFRXEN);\</span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"> 4176</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"> 4177</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPDIFRXEN);\</span></div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"> 4178</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"> 4179</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"> 4180</span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"> 4181</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"> 4183</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"> 4184</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"> 4185</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"> 4186</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"> 4187</span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"> 4188</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"> 4189</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"> 4190</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"> 4191</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"> 4192</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"> 4193</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"> 4194</span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"> 4195</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"> 4196</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"> 4197</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"> 4198</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"> 4199</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"> 4200</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"> 4201</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"> 4202</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"> 4203</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_FMPI2C1EN);\</span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"> 4204</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"> 4205</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_FMPI2C1EN);\</span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"> 4206</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"> 4207</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"> 4208</span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"> 4209</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"> 4210</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"> 4211</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"> 4213</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"> 4214</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"> 4215</span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"> 4216</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"> 4217</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"> 4218</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"> 4219</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"> 4220</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"> 4221</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"> 4222</span><span class="preprocessor">#define __HAL_RCC_CEC_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"> 4223</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"> 4224</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CECEN);\</span></div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"> 4225</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"> 4226</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CECEN);\</span></div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"> 4227</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"> 4228</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"> 4229</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"> 4230</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"> 4231</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"> 4232</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"> 4233</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"> 4234</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"> 4235</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"> 4236</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"> 4237</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"> 4238</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"> 4239</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"> 4240</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"> 4241</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"> 4242</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"> 4243</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"> 4244</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"> 4245</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"> 4246</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"> 4247</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"> 4248</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"> 4249</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"> 4250</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"> 4251</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"> 4252</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"> 4253</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"> 4254</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"> 4255</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"> 4256</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"> 4257</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"> 4258</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"> 4259</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"> 4260</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"> 4261</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"> 4262</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"> 4263</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"> 4264</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"> 4265</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"> 4266</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"> 4268</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"> 4269</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"> 4270</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"> 4271</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"> 4272</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"> 4273</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"> 4275</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"> 4276</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"> 4277</span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</span></div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"> 4278</span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM12EN))</span></div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"> 4279</span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM13EN))</span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"> 4280</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN))</span></div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"> 4281</span><span class="preprocessor">#define __HAL_RCC_SPDIFRX_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPDIFRXEN))</span></div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"> 4282</span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</span></div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"> 4283</span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</span></div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"> 4284</span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</span></div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"> 4285</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_FMPI2C1EN))</span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"> 4286</span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN1EN))</span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"> 4287</span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN2EN))</span></div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"> 4288</span><span class="preprocessor">#define __HAL_RCC_CEC_CLK_DISABLE()     (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CECEN))</span></div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"> 4289</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()     (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span></div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"> 4301</span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) != RESET)  </span></div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"> 4302</span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) != RESET)</span></div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"> 4303</span><span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) != RESET) </span></div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"> 4304</span><span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET)</span></div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"> 4305</span><span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) != RESET)</span></div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"> 4306</span><span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) != RESET)</span></div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"> 4307</span><span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) != RESET)</span></div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"> 4308</span><span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) != RESET)</span></div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"> 4309</span><span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) != RESET)</span></div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"> 4310</span><span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) != RESET)</span></div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"> 4311</span><span class="preprocessor">#define __HAL_RCC_SPDIFRX_IS_CLK_ENABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPDIFRXEN)) != RESET)</span></div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"> 4312</span><span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) != RESET)</span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"> 4313</span><span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) != RESET)</span></div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"> 4314</span><span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) != RESET)</span></div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"> 4315</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_IS_CLK_ENABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_FMPI2C1EN)) != RESET)</span></div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"> 4316</span><span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) != RESET)</span></div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"> 4317</span><span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) != RESET)</span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"> 4318</span><span class="preprocessor">#define __HAL_RCC_CEC_IS_CLK_ENABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CECEN)) != RESET)</span></div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"> 4319</span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_ENABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) != RESET)</span></div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"> 4320</span> </div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"> 4321</span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) == RESET)  </span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"> 4322</span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) == RESET)</span></div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"> 4323</span><span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) == RESET) </span></div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"> 4324</span><span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET)</span></div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"> 4325</span><span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) == RESET)</span></div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"> 4326</span><span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) == RESET)</span></div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"> 4327</span><span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) == RESET)</span></div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"> 4328</span><span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) == RESET)</span></div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"> 4329</span><span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) == RESET)</span></div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"> 4330</span><span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) == RESET)</span></div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"> 4331</span><span class="preprocessor">#define __HAL_RCC_SPDIFRX_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPDIFRXEN)) == RESET)</span></div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"> 4332</span><span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) == RESET)</span></div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"> 4333</span><span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) == RESET)</span></div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"> 4334</span><span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) == RESET)</span></div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"> 4335</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_FMPI2C1EN)) == RESET)</span></div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"> 4336</span><span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) == RESET)</span></div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"> 4337</span><span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) == RESET)</span></div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"> 4338</span><span class="preprocessor">#define __HAL_RCC_CEC_IS_CLK_DISABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CECEN)) == RESET)</span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"> 4339</span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_DISABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) == RESET)</span></div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"> 4351</span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"> 4352</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"> 4353</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"> 4354</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"> 4355</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"> 4356</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"> 4357</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"> 4358</span><span class="preprocessor">#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"> 4359</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"> 4360</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"> 4361</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"> 4362</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"> 4363</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"> 4364</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span><span class="preprocessor">#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"> 4367</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"> 4368</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"> 4369</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"> 4370</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"> 4371</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"> 4372</span><span class="preprocessor">#define __HAL_RCC_SAI1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"> 4373</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"> 4374</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</span></div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"> 4375</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"> 4376</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</span></div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"> 4377</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"> 4379</span><span class="preprocessor">#define __HAL_RCC_SAI2_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"> 4380</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"> 4381</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI2EN);\</span></div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"> 4382</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"> 4383</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI2EN);\</span></div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"> 4384</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"> 4385</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"> 4386</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"> 4387</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"> 4388</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"> 4389</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"> 4390</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"> 4391</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"> 4392</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"> 4393</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"> 4394</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"> 4395</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"> 4396</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"> 4397</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"> 4398</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"> 4399</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"> 4400</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"> 4401</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"> 4402</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"> 4403</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"> 4404</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"> 4405</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"> 4406</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"> 4407</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDIOEN))</span></div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"> 4408</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</span></div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"> 4409</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"> 4410</span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM8EN))</span></div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"> 4411</span><span class="preprocessor">#define __HAL_RCC_ADC2_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC2EN))</span></div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"> 4412</span><span class="preprocessor">#define __HAL_RCC_ADC3_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC3EN))</span></div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"> 4413</span><span class="preprocessor">#define __HAL_RCC_SAI1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SAI1EN))</span></div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"> 4414</span><span class="preprocessor">#define __HAL_RCC_SAI2_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SAI2EN))</span></div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"> 4426</span><span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) != RESET) </span></div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"> 4427</span><span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) != RESET) </span></div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"> 4428</span><span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) != RESET)  </span></div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"> 4429</span><span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) != RESET)</span></div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"> 4430</span><span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) != RESET) </span></div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"> 4431</span><span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC3EN)) != RESET) </span></div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"> 4432</span><span class="preprocessor">#define __HAL_RCC_SAI1_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI1EN)) != RESET)</span></div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"> 4433</span><span class="preprocessor">#define __HAL_RCC_SAI2_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI2EN)) != RESET)</span></div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"> 4434</span> </div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"> 4435</span><span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) == RESET) </span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"> 4436</span><span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) == RESET) </span></div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"> 4437</span><span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) == RESET)  </span></div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"> 4438</span><span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) == RESET)</span></div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"> 4439</span><span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) == RESET) </span></div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"> 4440</span><span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC3EN)) == RESET) </span></div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"> 4441</span><span class="preprocessor">#define __HAL_RCC_SAI1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI1EN)) == RESET)</span></div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"> 4442</span><span class="preprocessor">#define __HAL_RCC_SAI2_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI2EN)) == RESET) </span></div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"> 4451</span><span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))</span></div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"> 4452</span><span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))</span></div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"> 4453</span><span class="preprocessor">#define __HAL_RCC_GPIOF_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))</span></div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"> 4454</span><span class="preprocessor">#define __HAL_RCC_GPIOG_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))</span></div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"> 4455</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))</span></div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"> 4456</span><span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()      (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"> 4457</span> </div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"> 4458</span><span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIODRST))</span></div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"> 4459</span><span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOERST))</span></div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"> 4460</span><span class="preprocessor">#define __HAL_RCC_GPIOF_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOFRST))</span></div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"> 4461</span><span class="preprocessor">#define __HAL_RCC_GPIOG_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOGRST))</span></div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"> 4462</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_OTGHRST))</span></div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"> 4463</span><span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"> 4472</span><span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC-&gt;AHB2RSTR = 0xFFFFFFFFU) </span></div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"> 4473</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))</span></div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"> 4474</span><span class="preprocessor">#define __HAL_RCC_RNG_FORCE_RESET()    (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))</span></div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"> 4475</span><span class="preprocessor">#define __HAL_RCC_DCMI_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))</span></div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"> 4476</span> </div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"> 4477</span><span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC-&gt;AHB2RSTR = 0x00U)</span></div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"> 4478</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_OTGFSRST))</span></div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"> 4479</span><span class="preprocessor">#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_RNGRST))</span></div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"> 4480</span><span class="preprocessor">#define __HAL_RCC_DCMI_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_DCMIRST))</span></div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"> 4489</span><span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET() (RCC-&gt;AHB3RSTR = 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"> 4490</span><span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC-&gt;AHB3RSTR = 0x00U) </span></div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"> 4491</span> </div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"> 4492</span><span class="preprocessor">#define __HAL_RCC_FMC_FORCE_RESET()    (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_FMCRST))</span></div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"> 4493</span><span class="preprocessor">#define __HAL_RCC_QSPI_FORCE_RESET()   (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST))</span></div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"> 4494</span> </div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"> 4495</span><span class="preprocessor">#define __HAL_RCC_FMC_RELEASE_RESET()    (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_FMCRST))</span></div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"> 4496</span><span class="preprocessor">#define __HAL_RCC_QSPI_RELEASE_RESET()   (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_QSPIRST))</span></div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"> 4505</span><span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"> 4506</span><span class="preprocessor">#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</span></div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"> 4507</span><span class="preprocessor">#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM12RST))</span></div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"> 4508</span><span class="preprocessor">#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM13RST))</span></div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"> 4509</span><span class="preprocessor">#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST))</span></div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"> 4510</span><span class="preprocessor">#define __HAL_RCC_SPDIFRX_FORCE_RESET()  (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPDIFRXRST))</span></div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"> 4511</span><span class="preprocessor">#define __HAL_RCC_USART3_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</span></div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"> 4512</span><span class="preprocessor">#define __HAL_RCC_UART4_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</span></div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"> 4513</span><span class="preprocessor">#define __HAL_RCC_UART5_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))</span></div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"> 4514</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_FORCE_RESET()  (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_FMPI2C1RST))</span></div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"> 4515</span><span class="preprocessor">#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN1RST))</span></div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"> 4516</span><span class="preprocessor">#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN2RST))</span></div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"> 4517</span><span class="preprocessor">#define __HAL_RCC_CEC_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CECRST))</span></div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"> 4518</span><span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span></div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"> 4519</span><span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"> 4520</span><span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"> 4521</span><span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"> 4522</span><span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"> 4523</span><span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))</span></div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"> 4524</span>                                          </div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"> 4525</span><span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"> 4526</span><span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"> 4527</span><span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"> 4528</span><span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"> 4529</span><span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))</span></div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"> 4530</span><span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"> 4531</span><span class="preprocessor">#define __HAL_RCC_TIM7_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</span></div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"> 4532</span><span class="preprocessor">#define __HAL_RCC_TIM12_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM12RST))</span></div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"> 4533</span><span class="preprocessor">#define __HAL_RCC_TIM13_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM13RST))</span></div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"> 4534</span><span class="preprocessor">#define __HAL_RCC_TIM14_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST))</span></div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"> 4535</span><span class="preprocessor">#define __HAL_RCC_SPDIFRX_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPDIFRXRST))</span></div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"> 4536</span><span class="preprocessor">#define __HAL_RCC_USART3_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</span></div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"> 4537</span><span class="preprocessor">#define __HAL_RCC_UART4_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</span></div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"> 4538</span><span class="preprocessor">#define __HAL_RCC_UART5_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</span></div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"> 4539</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_FMPI2C1RST))</span></div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"> 4540</span><span class="preprocessor">#define __HAL_RCC_CAN1_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN1RST))</span></div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"> 4541</span><span class="preprocessor">#define __HAL_RCC_CAN2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN2RST))</span></div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"> 4542</span><span class="preprocessor">#define __HAL_RCC_CEC_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CECRST))</span></div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"> 4543</span><span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span></div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"> 4552</span><span class="preprocessor">#define __HAL_RCC_TIM8_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM8RST))</span></div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"> 4553</span><span class="preprocessor">#define __HAL_RCC_SAI1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SAI1RST)) </span></div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"> 4554</span><span class="preprocessor">#define __HAL_RCC_SAI2_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SAI2RST))</span></div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"> 4555</span><span class="preprocessor">#define __HAL_RCC_SDIO_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDIORST))</span></div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"> 4556</span><span class="preprocessor">#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</span></div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"> 4557</span><span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span></div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"> 4558</span> </div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"> 4559</span><span class="preprocessor">#define __HAL_RCC_SDIO_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDIORST))</span></div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"> 4560</span><span class="preprocessor">#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</span></div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"> 4561</span><span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"> 4562</span><span class="preprocessor">#define __HAL_RCC_TIM8_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM8RST))</span></div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"> 4563</span><span class="preprocessor">#define __HAL_RCC_SAI1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SAI1RST))</span></div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"> 4564</span><span class="preprocessor">#define __HAL_RCC_SAI2_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SAI2RST)) </span></div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"> 4577</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))</span></div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"> 4578</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))</span></div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"> 4579</span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))</span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"> 4580</span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))</span></div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"> 4581</span><span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))</span></div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"> 4582</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))</span></div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"> 4583</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))</span></div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"> 4584</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()        (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"> 4585</span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"> 4586</span><span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"> 4587</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))</span></div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"> 4588</span> </div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"> 4589</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIODLPEN))</span></div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"> 4590</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOELPEN))</span></div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"> 4591</span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOFLPEN))</span></div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"> 4592</span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOGLPEN))</span></div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"> 4593</span><span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM2LPEN))</span></div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"> 4594</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSLPEN))</span></div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"> 4595</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSULPILPEN))</span></div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"> 4596</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"> 4597</span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"> 4598</span><span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"> 4599</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_BKPSRAMLPEN))</span></div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"> 4612</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))</span></div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"> 4613</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_OTGFSLPEN))</span></div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"> 4614</span> </div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"> 4615</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))</span></div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"> 4616</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_RNGLPEN))</span></div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"> 4617</span> </div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"> 4618</span><span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))</span></div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"> 4619</span><span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_DCMILPEN))</span></div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"> 4632</span><span class="preprocessor">#define __HAL_RCC_FMC_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN))</span></div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"> 4633</span><span class="preprocessor">#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN))</span></div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"> 4634</span> </div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"> 4635</span><span class="preprocessor">#define __HAL_RCC_FMC_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_FMCLPEN))</span></div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"> 4636</span><span class="preprocessor">#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_QSPILPEN))</span></div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"> 4649</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))</span></div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"> 4650</span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))</span></div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"> 4651</span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))</span></div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"> 4652</span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))</span></div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"> 4653</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))</span></div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"> 4654</span><span class="preprocessor">#define __HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE() (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPDIFRXLPEN))</span></div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"> 4655</span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))</span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"> 4656</span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))</span></div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"> 4657</span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))</span></div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"> 4658</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE() (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_FMPI2C1LPEN))</span></div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"> 4659</span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))</span></div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"> 4660</span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))</span></div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"> 4661</span><span class="preprocessor">#define __HAL_RCC_CEC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CECLPEN))</span></div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"> 4662</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_DACLPEN))</span></div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"> 4663</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"> 4664</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div>
<div class="line"><a id="l04665" name="l04665"></a><span class="lineno"> 4665</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))</span></div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"> 4666</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))</span></div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"> 4667</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))</span></div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"> 4668</span> </div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"> 4669</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"> 4670</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"> 4671</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"> 4672</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI3LPEN))</span></div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"> 4673</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C3LPEN))</span></div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"> 4674</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM6LPEN))</span></div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"> 4675</span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM7LPEN))</span></div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"> 4676</span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM12LPEN))</span></div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"> 4677</span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM13LPEN))</span></div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"> 4678</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM14LPEN))</span></div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"> 4679</span><span class="preprocessor">#define __HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE()(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPDIFRXLPEN))</span></div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"> 4680</span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART3LPEN))</span></div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"> 4681</span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART4LPEN))</span></div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"> 4682</span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART5LPEN))</span></div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"> 4683</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE()(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_FMPI2C1LPEN))</span></div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"> 4684</span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN1LPEN))</span></div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"> 4685</span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN2LPEN))</span></div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"> 4686</span><span class="preprocessor">#define __HAL_RCC_CEC_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CECLPEN))</span></div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"> 4687</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_DACLPEN))</span></div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"> 4700</span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))</span></div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"> 4701</span><span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))</span></div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"> 4702</span><span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))</span></div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"> 4703</span><span class="preprocessor">#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN))</span></div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"> 4704</span><span class="preprocessor">#define __HAL_RCC_SAI2_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SAI2LPEN))</span></div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"> 4705</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))</span></div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"> 4706</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))</span></div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"> 4707</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()(RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))</span></div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"> 4708</span> </div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"> 4709</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDIOLPEN))</span></div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"> 4710</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI4LPEN))</span></div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"> 4711</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()(RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))</span></div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"> 4712</span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM8LPEN))</span></div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"> 4713</span><span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC2LPEN))</span></div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"> 4714</span><span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC3LPEN))</span></div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"> 4715</span><span class="preprocessor">#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SAI1LPEN))</span></div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"> 4716</span><span class="preprocessor">#define __HAL_RCC_SAI2_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SAI2LPEN))</span></div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"> 4721</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"> 4722</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"> 4723</span> </div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"> 4724</span><span class="comment">/*-------STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx-------*/</span></div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"> 4725</span><span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) </span></div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"> 4733</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"> 4734</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"> 4735</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"> 4736</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"> 4737</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"> 4738</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"> 4739</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"> 4740</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"> 4741</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"> 4742</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"> 4743</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"> 4744</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"> 4745</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"> 4746</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"> 4747</span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"> 4748</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"> 4749</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"> 4750</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"> 4751</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"> 4752</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"> 4753</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"> 4754</span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"> 4755</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"> 4756</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"> 4757</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"> 4758</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"> 4759</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"> 4760</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"> 4761</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"> 4762</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"> 4763</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"> 4764</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"> 4765</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"> 4766</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"> 4767</span><span class="preprocessor">                                      } while(0U)                                        </span></div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"> 4768</span> </div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"> 4769</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIODEN))</span></div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"> 4770</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOEEN))</span></div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"> 4771</span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOFEN))</span></div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"> 4772</span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOGEN))</span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"> 4773</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()          (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"> 4785</span><span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) != RESET)</span></div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"> 4786</span><span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) != RESET)</span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"> 4787</span><span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOFEN)) != RESET)</span></div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"> 4788</span><span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOGEN)) != RESET)</span></div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"> 4789</span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()       ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) != RESET)</span></div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"> 4790</span> </div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"> 4791</span><span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) == RESET)</span></div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"> 4792</span><span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) == RESET)</span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"> 4793</span><span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOFEN)) == RESET)</span></div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"> 4794</span><span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOGEN)) == RESET)</span></div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"> 4795</span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()       ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) == RESET)</span></div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"> 4807</span><span class="preprocessor">#if defined(STM32F423xx)</span></div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"> 4808</span><span class="preprocessor">#define __HAL_RCC_AES_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"> 4809</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"> 4810</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_AESEN);\</span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"> 4811</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"> 4812</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_AESEN);\</span></div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"> 4813</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"> 4814</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"> 4815</span> </div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"> 4816</span><span class="preprocessor">#define __HAL_RCC_AES_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_AESEN))</span></div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"> 4817</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"> 4818</span>                                        </div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"> 4819</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"> 4820</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"> 4821</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"> 4822</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"> 4823</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"> 4824</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"> 4825</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"> 4826</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_RNGEN))</span></div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"> 4827</span>                                     </div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"> 4828</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\</span></div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"> 4829</span><span class="preprocessor">                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\</span></div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"> 4830</span><span class="preprocessor">                                              }while(0U)</span></div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"> 4831</span>                                        </div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"> 4832</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_OTGFSEN))</span></div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"> 4844</span><span class="preprocessor">#if defined(STM32F423xx)</span></div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"> 4845</span><span class="preprocessor">#define __HAL_RCC_AES_IS_CLK_ENABLED()        ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_AESEN)) != RESET)</span></div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"> 4846</span><span class="preprocessor">#define __HAL_RCC_AES_IS_CLK_DISABLED()       ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_AESEN)) == RESET)</span></div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"> 4847</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"> 4848</span>                                        </div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"> 4849</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) != RESET)</span></div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"> 4850</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) == RESET)</span></div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"> 4851</span>          </div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"> 4852</span><span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_ENABLED()         ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_RNGEN)) != RESET)   </span></div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"> 4853</span><span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_DISABLED()        ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_RNGEN)) == RESET)   </span></div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"> 4865</span><span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"> 4866</span><span class="preprocessor">#define __HAL_RCC_FSMC_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"> 4867</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"> 4868</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FSMCEN);\</span></div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"> 4869</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"> 4870</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FSMCEN);\</span></div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"> 4871</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"> 4872</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"> 4873</span><span class="preprocessor">#define __HAL_RCC_QSPI_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"> 4874</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"> 4875</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_QSPIEN);\</span></div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"> 4876</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"> 4877</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_QSPIEN);\</span></div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"> 4878</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"> 4879</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"> 4880</span> </div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"> 4881</span><span class="preprocessor">#define __HAL_RCC_FSMC_CLK_DISABLE()    (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_FSMCEN))</span></div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"> 4882</span><span class="preprocessor">#define __HAL_RCC_QSPI_CLK_DISABLE()    (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_QSPIEN))</span></div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"> 4883</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"> 4895</span><span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"> 4896</span><span class="preprocessor">#define __HAL_RCC_FSMC_IS_CLK_ENABLED()  ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_FSMCEN)) != RESET) </span></div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"> 4897</span><span class="preprocessor">#define __HAL_RCC_QSPI_IS_CLK_ENABLED()  ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_QSPIEN)) != RESET) </span></div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"> 4898</span> </div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"> 4899</span><span class="preprocessor">#define __HAL_RCC_FSMC_IS_CLK_DISABLED() ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_FSMCEN)) == RESET)</span></div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"> 4900</span><span class="preprocessor">#define __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_QSPIEN)) == RESET)</span></div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"> 4901</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"> 4902</span> </div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"> 4914</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"> 4915</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"> 4916</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"> 4917</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"> 4918</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"> 4919</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"> 4920</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"> 4921</span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"> 4922</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"> 4923</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"> 4924</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"> 4925</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"> 4926</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04927" name="l04927"></a><span class="lineno"> 4927</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04928" name="l04928"></a><span class="lineno"> 4928</span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"> 4929</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"> 4930</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"> 4931</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"> 4932</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"> 4933</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"> 4934</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"> 4935</span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"> 4936</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"> 4937</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"> 4938</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"> 4939</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"> 4940</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"> 4941</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04942" name="l04942"></a><span class="lineno"> 4942</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"> 4943</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"> 4944</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"> 4945</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"> 4946</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"> 4947</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"> 4948</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"> 4949</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)                                        </span></div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"> 4950</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"> 4951</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"> 4952</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_LPTIM1EN);\</span></div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"> 4953</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"> 4954</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_LPTIM1EN);\</span></div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"> 4955</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04956" name="l04956"></a><span class="lineno"> 4956</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04957" name="l04957"></a><span class="lineno"> 4957</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">  </span></div>
<div class="line"><a id="l04958" name="l04958"></a><span class="lineno"> 4958</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l04959" name="l04959"></a><span class="lineno"> 4959</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"> 4960</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_RTCAPBEN);\</span></div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"> 4961</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04962" name="l04962"></a><span class="lineno"> 4962</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_RTCAPBEN);\</span></div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"> 4963</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"> 4964</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"> 4965</span><span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"> 4966</span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"> 4967</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"> 4968</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"> 4969</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"> 4970</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"> 4971</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"> 4972</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"> 4973</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"> 4974</span> </div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"> 4975</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"> 4976</span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"> 4977</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"> 4978</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"> 4979</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"> 4980</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"> 4981</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"> 4982</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"> 4983</span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"> 4984</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"> 4985</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"> 4986</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"> 4987</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"> 4988</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"> 4989</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"> 4990</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"> 4991</span>                                        </div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"> 4992</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"> 4993</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"> 4994</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_FMPI2C1EN);\</span></div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"> 4995</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"> 4996</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_FMPI2C1EN);\</span></div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"> 4997</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"> 4998</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"> 4999</span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"> 5000</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"> 5001</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"> 5002</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05003" name="l05003"></a><span class="lineno"> 5003</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"> 5004</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"> 5005</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"> 5006</span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"> 5007</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"> 5008</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"> 5009</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"> 5010</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"> 5011</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"> 5012</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"> 5013</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"> 5014</span><span class="preprocessor">#define __HAL_RCC_CAN3_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"> 5015</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"> 5016</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN3EN);\</span></div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"> 5017</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"> 5018</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN3EN);\</span></div>
<div class="line"><a id="l05019" name="l05019"></a><span class="lineno"> 5019</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"> 5020</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"> 5021</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"> 5022</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"> 5023</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"> 5024</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div>
<div class="line"><a id="l05025" name="l05025"></a><span class="lineno"> 5025</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"> 5026</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"> 5027</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"> 5028</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"> 5029</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"> 5030</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"> 5031</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"> 5032</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05033" name="l05033"></a><span class="lineno"> 5033</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"> 5034</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"> 5035</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"> 5036</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"> 5037</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"> 5038</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"> 5039</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05040" name="l05040"></a><span class="lineno"> 5040</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div>
<div class="line"><a id="l05041" name="l05041"></a><span class="lineno"> 5041</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05042" name="l05042"></a><span class="lineno"> 5042</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"> 5043</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"> 5044</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"> 5045</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"> 5046</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"> 5047</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"> 5048</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"> 5049</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"> 5050</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"> 5051</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"> 5052</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"> 5053</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"> 5054</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"> 5055</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"> 5056</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"> 5057</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"> 5058</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"> 5059</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"> 5060</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div>
<div class="line"><a id="l05061" name="l05061"></a><span class="lineno"> 5061</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"> 5062</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"> 5063</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"> 5064</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"> 5065</span><span class="preprocessor">#define __HAL_RCC_UART7_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"> 5066</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"> 5067</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART7EN);\</span></div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"> 5068</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"> 5069</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART7EN);\</span></div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"> 5070</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"> 5071</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"> 5072</span><span class="preprocessor">#define __HAL_RCC_UART8_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"> 5073</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05074" name="l05074"></a><span class="lineno"> 5074</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART8EN);\</span></div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"> 5075</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"> 5076</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART8EN);\</span></div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"> 5077</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"> 5078</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"> 5079</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"> 5080</span>                                        </div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"> 5081</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"> 5082</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"> 5083</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"> 5084</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"> 5085</span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</span></div>
<div class="line"><a id="l05086" name="l05086"></a><span class="lineno"> 5086</span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM12EN))</span></div>
<div class="line"><a id="l05087" name="l05087"></a><span class="lineno"> 5087</span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM13EN))</span></div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"> 5088</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN)) </span></div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"> 5089</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)                 </span></div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"> 5090</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_LPTIM1EN))</span></div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"> 5091</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"> 5092</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_RTCAPBEN))                                       </span></div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"> 5093</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"> 5094</span><span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"> 5095</span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</span></div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"> 5096</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"> 5097</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)   </span></div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"> 5098</span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</span></div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"> 5099</span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</span></div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"> 5100</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"> 5101</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"> 5102</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_FMPI2C1EN))</span></div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"> 5103</span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN1EN))</span></div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"> 5104</span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN2EN))</span></div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"> 5105</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"> 5106</span><span class="preprocessor">#define __HAL_RCC_CAN3_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN3EN))                                        </span></div>
<div class="line"><a id="l05107" name="l05107"></a><span class="lineno"> 5107</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()     (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span></div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"> 5108</span><span class="preprocessor">#define __HAL_RCC_UART7_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART7EN))</span></div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"> 5109</span><span class="preprocessor">#define __HAL_RCC_UART8_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART8EN))</span></div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"> 5110</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"> 5111</span>                                        </div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"> 5123</span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) != RESET) </span></div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"> 5124</span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) != RESET)</span></div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"> 5125</span><span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) != RESET)</span></div>
<div class="line"><a id="l05126" name="l05126"></a><span class="lineno"> 5126</span><span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) != RESET)</span></div>
<div class="line"><a id="l05127" name="l05127"></a><span class="lineno"> 5127</span><span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) != RESET)</span></div>
<div class="line"><a id="l05128" name="l05128"></a><span class="lineno"> 5128</span><span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) != RESET)</span></div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"> 5129</span><span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) != RESET)</span></div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"> 5130</span><span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) != RESET) </span></div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"> 5131</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"> 5132</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_LPTIM1EN)) != RESET) </span></div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"> 5133</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                            </span></div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"> 5134</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_RTCAPBEN)) != RESET)                                    </span></div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"> 5135</span><span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET)</span></div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"> 5136</span><span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05137" name="l05137"></a><span class="lineno"> 5137</span><span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) != RESET)</span></div>
<div class="line"><a id="l05138" name="l05138"></a><span class="lineno"> 5138</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx | STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05139" name="l05139"></a><span class="lineno"> 5139</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"> 5140</span><span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) != RESET) </span></div>
<div class="line"><a id="l05141" name="l05141"></a><span class="lineno"> 5141</span><span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) != RESET) </span></div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"> 5142</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"> 5143</span><span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) != RESET)</span></div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"> 5144</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_IS_CLK_ENABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_FMPI2C1EN)) != RESET)</span></div>
<div class="line"><a id="l05145" name="l05145"></a><span class="lineno"> 5145</span><span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN))!= RESET)</span></div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"> 5146</span><span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) != RESET)</span></div>
<div class="line"><a id="l05147" name="l05147"></a><span class="lineno"> 5147</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05148" name="l05148"></a><span class="lineno"> 5148</span><span class="preprocessor">#define __HAL_RCC_CAN3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN3EN)) != RESET)</span></div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"> 5149</span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) != RESET) </span></div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"> 5150</span><span class="preprocessor">#define __HAL_RCC_UART7_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART7EN)) != RESET)</span></div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"> 5151</span><span class="preprocessor">#define __HAL_RCC_UART8_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART8EN)) != RESET) </span></div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"> 5152</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"> 5153</span> </div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"> 5154</span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) == RESET) </span></div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"> 5155</span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) == RESET)</span></div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"> 5156</span><span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) == RESET)</span></div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"> 5157</span><span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) == RESET)</span></div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"> 5158</span><span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) == RESET)</span></div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"> 5159</span><span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) == RESET)</span></div>
<div class="line"><a id="l05160" name="l05160"></a><span class="lineno"> 5160</span><span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) == RESET)</span></div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"> 5161</span><span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) == RESET)</span></div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"> 5162</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)                                          </span></div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"> 5163</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_LPTIM1EN)) == RESET) </span></div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"> 5164</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"> 5165</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_RTCAPBEN)) == RESET)                                        </span></div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"> 5166</span><span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET)</span></div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"> 5167</span><span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"> 5168</span><span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) == RESET)</span></div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"> 5169</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx | STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05170" name="l05170"></a><span class="lineno"> 5170</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)                                           </span></div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"> 5171</span><span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) == RESET) </span></div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"> 5172</span><span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) == RESET) </span></div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"> 5173</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                          </span></div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"> 5174</span><span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) == RESET)</span></div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"> 5175</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_FMPI2C1EN)) == RESET)</span></div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"> 5176</span><span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) == RESET)</span></div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"> 5177</span><span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) == RESET)</span></div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"> 5178</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)                                        </span></div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"> 5179</span><span class="preprocessor">#define __HAL_RCC_CAN3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN3EN)) == RESET)</span></div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"> 5180</span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) == RESET) </span></div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"> 5181</span><span class="preprocessor">#define __HAL_RCC_UART7_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART7EN)) == RESET)</span></div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"> 5182</span><span class="preprocessor">#define __HAL_RCC_UART8_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART8EN)) == RESET)</span></div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"> 5183</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"> 5194</span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l05195" name="l05195"></a><span class="lineno"> 5195</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"> 5196</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div>
<div class="line"><a id="l05197" name="l05197"></a><span class="lineno"> 5197</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05198" name="l05198"></a><span class="lineno"> 5198</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"> 5199</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05200" name="l05200"></a><span class="lineno"> 5200</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"> 5201</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"> 5202</span><span class="preprocessor">#define __HAL_RCC_UART9_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"> 5203</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"> 5204</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_UART9EN);\</span></div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"> 5205</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"> 5206</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_UART9EN);\</span></div>
<div class="line"><a id="l05207" name="l05207"></a><span class="lineno"> 5207</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05208" name="l05208"></a><span class="lineno"> 5208</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l05209" name="l05209"></a><span class="lineno"> 5209</span><span class="preprocessor">#define __HAL_RCC_UART10_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l05210" name="l05210"></a><span class="lineno"> 5210</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05211" name="l05211"></a><span class="lineno"> 5211</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_UART10EN);\</span></div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"> 5212</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"> 5213</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_UART10EN);\</span></div>
<div class="line"><a id="l05214" name="l05214"></a><span class="lineno"> 5214</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05215" name="l05215"></a><span class="lineno"> 5215</span><span class="preprocessor">                                      } while(0U)                                          </span></div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"> 5216</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                   </span></div>
<div class="line"><a id="l05217" name="l05217"></a><span class="lineno"> 5217</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l05218" name="l05218"></a><span class="lineno"> 5218</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05219" name="l05219"></a><span class="lineno"> 5219</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div>
<div class="line"><a id="l05220" name="l05220"></a><span class="lineno"> 5220</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"> 5221</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"> 5222</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"> 5223</span><span class="preprocessor">                                      } while(0U) </span></div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"> 5224</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \</span></div>
<div class="line"><a id="l05225" name="l05225"></a><span class="lineno"> 5225</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"> 5226</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"> 5227</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"> 5228</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"> 5229</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05230" name="l05230"></a><span class="lineno"> 5230</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"> 5231</span><span class="preprocessor">#define __HAL_RCC_EXTIT_CLK_ENABLE()  do { \</span></div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"> 5232</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"> 5233</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_EXTITEN);\</span></div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"> 5234</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05235" name="l05235"></a><span class="lineno"> 5235</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_EXTITEN);\</span></div>
<div class="line"><a id="l05236" name="l05236"></a><span class="lineno"> 5236</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05237" name="l05237"></a><span class="lineno"> 5237</span><span class="preprocessor">                                      } while(0U)                                        </span></div>
<div class="line"><a id="l05238" name="l05238"></a><span class="lineno"> 5238</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l05239" name="l05239"></a><span class="lineno"> 5239</span><span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05240" name="l05240"></a><span class="lineno"> 5240</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div>
<div class="line"><a id="l05241" name="l05241"></a><span class="lineno"> 5241</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05242" name="l05242"></a><span class="lineno"> 5242</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"> 5243</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"> 5244</span><span class="preprocessor">                                      } while(0U) </span></div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"> 5245</span><span class="preprocessor">#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"> 5246</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"> 5247</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"> 5248</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"> 5249</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"> 5250</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"> 5251</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"> 5252</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05253" name="l05253"></a><span class="lineno"> 5253</span><span class="preprocessor">#define __HAL_RCC_SAI1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l05254" name="l05254"></a><span class="lineno"> 5254</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05255" name="l05255"></a><span class="lineno"> 5255</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</span></div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"> 5256</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"> 5257</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</span></div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"> 5258</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"> 5259</span><span class="preprocessor">                                      } while(0U)                                         </span></div>
<div class="line"><a id="l05260" name="l05260"></a><span class="lineno"> 5260</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                          </span></div>
<div class="line"><a id="l05261" name="l05261"></a><span class="lineno"> 5261</span><span class="preprocessor">#define __HAL_RCC_DFSDM1_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"> 5262</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"> 5263</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DFSDM1EN);\</span></div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"> 5264</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05265" name="l05265"></a><span class="lineno"> 5265</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DFSDM1EN);\</span></div>
<div class="line"><a id="l05266" name="l05266"></a><span class="lineno"> 5266</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05267" name="l05267"></a><span class="lineno"> 5267</span><span class="preprocessor">                                      } while(0U)</span></div>
<div class="line"><a id="l05268" name="l05268"></a><span class="lineno"> 5268</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"> 5269</span><span class="preprocessor">#define __HAL_RCC_DFSDM2_CLK_ENABLE() do { \</span></div>
<div class="line"><a id="l05270" name="l05270"></a><span class="lineno"> 5270</span><span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"> 5271</span><span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DFSDM2EN);\</span></div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"> 5272</span><span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"> 5273</span><span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DFSDM2EN);\</span></div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"> 5274</span><span class="preprocessor">                                      UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l05275" name="l05275"></a><span class="lineno"> 5275</span><span class="preprocessor">                                      } while(0U)                                        </span></div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"> 5276</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05277" name="l05277"></a><span class="lineno"> 5277</span> </div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"> 5278</span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM8EN))</span></div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"> 5279</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05280" name="l05280"></a><span class="lineno"> 5280</span><span class="preprocessor">#define __HAL_RCC_UART9_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_UART9EN))</span></div>
<div class="line"><a id="l05281" name="l05281"></a><span class="lineno"> 5281</span><span class="preprocessor">#define __HAL_RCC_UART10_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_UART10EN))                                        </span></div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"> 5282</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"> 5283</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDIOEN))</span></div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"> 5284</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</span></div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"> 5285</span><span class="preprocessor">#define __HAL_RCC_EXTIT_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_EXTITEN))</span></div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"> 5286</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"> 5287</span><span class="preprocessor">#define __HAL_RCC_SPI5_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI5EN))</span></div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"> 5288</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"> 5289</span><span class="preprocessor">#define __HAL_RCC_SAI1_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SAI1EN))                                        </span></div>
<div class="line"><a id="l05290" name="l05290"></a><span class="lineno"> 5290</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"> 5291</span><span class="preprocessor">#define __HAL_RCC_DFSDM1_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_DFSDM1EN))</span></div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"> 5292</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"> 5293</span><span class="preprocessor">#define __HAL_RCC_DFSDM2_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_DFSDM2EN))                                      </span></div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"> 5294</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"> 5306</span><span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) != RESET)</span></div>
<div class="line"><a id="l05307" name="l05307"></a><span class="lineno"> 5307</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05308" name="l05308"></a><span class="lineno"> 5308</span><span class="preprocessor">#define __HAL_RCC_UART9_IS_CLK_ENABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_UART9EN)) != RESET)</span></div>
<div class="line"><a id="l05309" name="l05309"></a><span class="lineno"> 5309</span><span class="preprocessor">#define __HAL_RCC_UART10_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_UART10EN)) != RESET)                                        </span></div>
<div class="line"><a id="l05310" name="l05310"></a><span class="lineno"> 5310</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                          </span></div>
<div class="line"><a id="l05311" name="l05311"></a><span class="lineno"> 5311</span><span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) != RESET) </span></div>
<div class="line"><a id="l05312" name="l05312"></a><span class="lineno"> 5312</span><span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) != RESET)</span></div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"> 5313</span><span class="preprocessor">#define __HAL_RCC_EXTIT_IS_CLK_ENABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_EXTITEN)) != RESET)</span></div>
<div class="line"><a id="l05314" name="l05314"></a><span class="lineno"> 5314</span><span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_ENABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) != RESET)</span></div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"> 5315</span><span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI5EN)) != RESET)</span></div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"> 5316</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"> 5317</span><span class="preprocessor">#define __HAL_RCC_SAI1_IS_CLK_ENABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI1EN)) != RESET)                                    </span></div>
<div class="line"><a id="l05318" name="l05318"></a><span class="lineno"> 5318</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"> 5319</span><span class="preprocessor">#define __HAL_RCC_DFSDM1_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DFSDM1EN)) != RESET)</span></div>
<div class="line"><a id="l05320" name="l05320"></a><span class="lineno"> 5320</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05321" name="l05321"></a><span class="lineno"> 5321</span><span class="preprocessor">#define __HAL_RCC_DFSDM2_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DFSDM2EN)) != RESET)                                  </span></div>
<div class="line"><a id="l05322" name="l05322"></a><span class="lineno"> 5322</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div>
<div class="line"><a id="l05323" name="l05323"></a><span class="lineno"> 5323</span> </div>
<div class="line"><a id="l05324" name="l05324"></a><span class="lineno"> 5324</span><span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) == RESET)</span></div>
<div class="line"><a id="l05325" name="l05325"></a><span class="lineno"> 5325</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"> 5326</span><span class="preprocessor">#define __HAL_RCC_UART9_IS_CLK_DISABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_UART9EN)) == RESET) </span></div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"> 5327</span><span class="preprocessor">#define __HAL_RCC_UART10_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_UART10EN)) == RESET)                                         </span></div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"> 5328</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"> 5329</span><span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) == RESET) </span></div>
<div class="line"><a id="l05330" name="l05330"></a><span class="lineno"> 5330</span><span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) == RESET)</span></div>
<div class="line"><a id="l05331" name="l05331"></a><span class="lineno"> 5331</span><span class="preprocessor">#define __HAL_RCC_EXTIT_IS_CLK_DISABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_EXTITEN)) == RESET)</span></div>
<div class="line"><a id="l05332" name="l05332"></a><span class="lineno"> 5332</span><span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_DISABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) == RESET)</span></div>
<div class="line"><a id="l05333" name="l05333"></a><span class="lineno"> 5333</span><span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI5EN)) == RESET)</span></div>
<div class="line"><a id="l05334" name="l05334"></a><span class="lineno"> 5334</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05335" name="l05335"></a><span class="lineno"> 5335</span><span class="preprocessor">#define __HAL_RCC_SAI1_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI1EN)) == RESET)                                       </span></div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"> 5336</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"> 5337</span><span class="preprocessor">#define __HAL_RCC_DFSDM1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DFSDM1EN)) == RESET)</span></div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"> 5338</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"> 5339</span><span class="preprocessor">#define __HAL_RCC_DFSDM2_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DFSDM2EN)) == RESET)                                       </span></div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"> 5340</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"> 5349</span><span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))</span></div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"> 5350</span><span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))</span></div>
<div class="line"><a id="l05351" name="l05351"></a><span class="lineno"> 5351</span><span class="preprocessor">#define __HAL_RCC_GPIOF_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))</span></div>
<div class="line"><a id="l05352" name="l05352"></a><span class="lineno"> 5352</span><span class="preprocessor">#define __HAL_RCC_GPIOG_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))</span></div>
<div class="line"><a id="l05353" name="l05353"></a><span class="lineno"> 5353</span><span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()      (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div>
<div class="line"><a id="l05354" name="l05354"></a><span class="lineno"> 5354</span> </div>
<div class="line"><a id="l05355" name="l05355"></a><span class="lineno"> 5355</span><span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIODRST))</span></div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"> 5356</span><span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOERST))</span></div>
<div class="line"><a id="l05357" name="l05357"></a><span class="lineno"> 5357</span><span class="preprocessor">#define __HAL_RCC_GPIOF_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOFRST))</span></div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"> 5358</span><span class="preprocessor">#define __HAL_RCC_GPIOG_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOGRST))</span></div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"> 5359</span><span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"> 5368</span><span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC-&gt;AHB2RSTR = 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"> 5369</span><span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC-&gt;AHB2RSTR = 0x00U)</span></div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"> 5370</span> </div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"> 5371</span><span class="preprocessor">#if defined(STM32F423xx)</span></div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"> 5372</span><span class="preprocessor">#define __HAL_RCC_AES_FORCE_RESET()    (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_AESRST))</span></div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"> 5373</span><span class="preprocessor">#define __HAL_RCC_AES_RELEASE_RESET()  (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_AESRST))                                        </span></div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"> 5374</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F423xx */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l05375" name="l05375"></a><span class="lineno"> 5375</span>                                        </div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"> 5376</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))</span></div>
<div class="line"><a id="l05377" name="l05377"></a><span class="lineno"> 5377</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_OTGFSRST))</span></div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"> 5378</span> </div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"> 5379</span><span class="preprocessor">#define __HAL_RCC_RNG_FORCE_RESET()    (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))</span></div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"> 5380</span><span class="preprocessor">#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_RNGRST))</span></div>
<div class="line"><a id="l05389" name="l05389"></a><span class="lineno"> 5389</span><span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"> 5390</span><span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET() (RCC-&gt;AHB3RSTR = 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"> 5391</span><span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC-&gt;AHB3RSTR = 0x00U) </span></div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"> 5392</span> </div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"> 5393</span><span class="preprocessor">#define __HAL_RCC_FSMC_FORCE_RESET()    (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_FSMCRST))</span></div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"> 5394</span><span class="preprocessor">#define __HAL_RCC_QSPI_FORCE_RESET()   (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST))</span></div>
<div class="line"><a id="l05395" name="l05395"></a><span class="lineno"> 5395</span> </div>
<div class="line"><a id="l05396" name="l05396"></a><span class="lineno"> 5396</span><span class="preprocessor">#define __HAL_RCC_FSMC_RELEASE_RESET()    (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_FSMCRST))</span></div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"> 5397</span><span class="preprocessor">#define __HAL_RCC_QSPI_RELEASE_RESET()   (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_QSPIRST))</span></div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"> 5398</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l05399" name="l05399"></a><span class="lineno"> 5399</span><span class="preprocessor">#if defined(STM32F412Cx)</span></div>
<div class="line"><a id="l05400" name="l05400"></a><span class="lineno"> 5400</span><span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET()</span></div>
<div class="line"><a id="l05401" name="l05401"></a><span class="lineno"> 5401</span><span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET()</span></div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"> 5402</span> </div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"> 5403</span><span class="preprocessor">#define __HAL_RCC_FSMC_FORCE_RESET()</span></div>
<div class="line"><a id="l05404" name="l05404"></a><span class="lineno"> 5404</span><span class="preprocessor">#define __HAL_RCC_QSPI_FORCE_RESET()</span></div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"> 5405</span> </div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"> 5406</span><span class="preprocessor">#define __HAL_RCC_FSMC_RELEASE_RESET()</span></div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"> 5407</span><span class="preprocessor">#define __HAL_RCC_QSPI_RELEASE_RESET()</span></div>
<div class="line"><a id="l05408" name="l05408"></a><span class="lineno"> 5408</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Cx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05417" name="l05417"></a><span class="lineno"> 5417</span><span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div>
<div class="line"><a id="l05418" name="l05418"></a><span class="lineno"> 5418</span><span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST)) </span></div>
<div class="line"><a id="l05419" name="l05419"></a><span class="lineno"> 5419</span><span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))                                        </span></div>
<div class="line"><a id="l05420" name="l05420"></a><span class="lineno"> 5420</span><span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div>
<div class="line"><a id="l05421" name="l05421"></a><span class="lineno"> 5421</span><span class="preprocessor">#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</span></div>
<div class="line"><a id="l05422" name="l05422"></a><span class="lineno"> 5422</span><span class="preprocessor">#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM12RST))</span></div>
<div class="line"><a id="l05423" name="l05423"></a><span class="lineno"> 5423</span><span class="preprocessor">#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM13RST))</span></div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"> 5424</span><span class="preprocessor">#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST)) </span></div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"> 5425</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"> 5426</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_LPTIM1RST)) </span></div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"> 5427</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"> 5428</span><span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))                                        </span></div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"> 5429</span><span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"> 5430</span><span class="preprocessor">#define __HAL_RCC_USART3_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</span></div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"> 5431</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"> 5432</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"> 5433</span><span class="preprocessor">#define __HAL_RCC_UART4_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</span></div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"> 5434</span><span class="preprocessor">#define __HAL_RCC_UART5_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))                                        </span></div>
<div class="line"><a id="l05435" name="l05435"></a><span class="lineno"> 5435</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                          </span></div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"> 5436</span><span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))                                        </span></div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"> 5437</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_FORCE_RESET()  (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_FMPI2C1RST))</span></div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"> 5438</span><span class="preprocessor">#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN1RST))</span></div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"> 5439</span><span class="preprocessor">#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN2RST))</span></div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"> 5440</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05441" name="l05441"></a><span class="lineno"> 5441</span><span class="preprocessor">#define __HAL_RCC_CAN3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN3RST))</span></div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"> 5442</span><span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span></div>
<div class="line"><a id="l05443" name="l05443"></a><span class="lineno"> 5443</span><span class="preprocessor">#define __HAL_RCC_UART7_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART7RST))</span></div>
<div class="line"><a id="l05444" name="l05444"></a><span class="lineno"> 5444</span><span class="preprocessor">#define __HAL_RCC_UART8_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART8RST))                                        </span></div>
<div class="line"><a id="l05445" name="l05445"></a><span class="lineno"> 5445</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05446" name="l05446"></a><span class="lineno"> 5446</span> </div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"> 5447</span><span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"> 5448</span><span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"> 5449</span><span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"> 5450</span><span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div>
<div class="line"><a id="l05451" name="l05451"></a><span class="lineno"> 5451</span><span class="preprocessor">#define __HAL_RCC_TIM7_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</span></div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"> 5452</span><span class="preprocessor">#define __HAL_RCC_TIM12_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM12RST))</span></div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"> 5453</span><span class="preprocessor">#define __HAL_RCC_TIM13_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM13RST))</span></div>
<div class="line"><a id="l05454" name="l05454"></a><span class="lineno"> 5454</span><span class="preprocessor">#define __HAL_RCC_TIM14_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST)) </span></div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"> 5455</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"> 5456</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_LPTIM1RST))</span></div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"> 5457</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"> 5458</span><span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"> 5459</span><span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"> 5460</span><span class="preprocessor">#define __HAL_RCC_USART3_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</span></div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"> 5461</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"> 5462</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05463" name="l05463"></a><span class="lineno"> 5463</span><span class="preprocessor">#define __HAL_RCC_UART4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</span></div>
<div class="line"><a id="l05464" name="l05464"></a><span class="lineno"> 5464</span><span class="preprocessor">#define __HAL_RCC_UART5_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</span></div>
<div class="line"><a id="l05465" name="l05465"></a><span class="lineno"> 5465</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"> 5466</span><span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))                                        </span></div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"> 5467</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_FMPI2C1RST))</span></div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"> 5468</span><span class="preprocessor">#define __HAL_RCC_CAN1_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN1RST))</span></div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"> 5469</span><span class="preprocessor">#define __HAL_RCC_CAN2_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN2RST))</span></div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"> 5470</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"> 5471</span><span class="preprocessor">#define __HAL_RCC_CAN3_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN3RST))</span></div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"> 5472</span><span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span></div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"> 5473</span><span class="preprocessor">#define __HAL_RCC_UART7_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART7RST))</span></div>
<div class="line"><a id="l05474" name="l05474"></a><span class="lineno"> 5474</span><span class="preprocessor">#define __HAL_RCC_UART8_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART8RST))                                      </span></div>
<div class="line"><a id="l05475" name="l05475"></a><span class="lineno"> 5475</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div>
<div class="line"><a id="l05484" name="l05484"></a><span class="lineno"> 5484</span><span class="preprocessor">#define __HAL_RCC_TIM8_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM8RST))</span></div>
<div class="line"><a id="l05485" name="l05485"></a><span class="lineno"> 5485</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05486" name="l05486"></a><span class="lineno"> 5486</span><span class="preprocessor">#define __HAL_RCC_UART9_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_UART9RST))</span></div>
<div class="line"><a id="l05487" name="l05487"></a><span class="lineno"> 5487</span><span class="preprocessor">#define __HAL_RCC_UART10_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_UART10RST))                                        </span></div>
<div class="line"><a id="l05488" name="l05488"></a><span class="lineno"> 5488</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"> 5489</span><span class="preprocessor">#define __HAL_RCC_SDIO_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDIORST))</span></div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"> 5490</span><span class="preprocessor">#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</span></div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"> 5491</span><span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))                                        </span></div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"> 5492</span><span class="preprocessor">#define __HAL_RCC_SPI5_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI5RST))</span></div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"> 5493</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05494" name="l05494"></a><span class="lineno"> 5494</span><span class="preprocessor">#define __HAL_RCC_SAI1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SAI1RST))</span></div>
<div class="line"><a id="l05495" name="l05495"></a><span class="lineno"> 5495</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div>
<div class="line"><a id="l05496" name="l05496"></a><span class="lineno"> 5496</span><span class="preprocessor">#define __HAL_RCC_DFSDM1_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_DFSDM1RST))</span></div>
<div class="line"><a id="l05497" name="l05497"></a><span class="lineno"> 5497</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05498" name="l05498"></a><span class="lineno"> 5498</span><span class="preprocessor">#define __HAL_RCC_DFSDM2_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_DFSDM2RST))</span></div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"> 5499</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"> 5500</span> </div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"> 5501</span><span class="preprocessor">#define __HAL_RCC_TIM8_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM8RST))</span></div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"> 5502</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"> 5503</span><span class="preprocessor">#define __HAL_RCC_UART9_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_UART9RST))</span></div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"> 5504</span><span class="preprocessor">#define __HAL_RCC_UART10_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_UART10RST))                                        </span></div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"> 5505</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"> 5506</span><span class="preprocessor">#define __HAL_RCC_SDIO_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDIORST))</span></div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"> 5507</span><span class="preprocessor">#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</span></div>
<div class="line"><a id="l05508" name="l05508"></a><span class="lineno"> 5508</span><span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div>
<div class="line"><a id="l05509" name="l05509"></a><span class="lineno"> 5509</span><span class="preprocessor">#define __HAL_RCC_SPI5_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI5RST))</span></div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"> 5510</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"> 5511</span><span class="preprocessor">#define __HAL_RCC_SAI1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SAI1RST))</span></div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"> 5512</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"> 5513</span><span class="preprocessor">#define __HAL_RCC_DFSDM1_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_DFSDM1RST))</span></div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"> 5514</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05515" name="l05515"></a><span class="lineno"> 5515</span><span class="preprocessor">#define __HAL_RCC_DFSDM2_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_DFSDM2RST))</span></div>
<div class="line"><a id="l05516" name="l05516"></a><span class="lineno"> 5516</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05529" name="l05529"></a><span class="lineno"> 5529</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))</span></div>
<div class="line"><a id="l05530" name="l05530"></a><span class="lineno"> 5530</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))</span></div>
<div class="line"><a id="l05531" name="l05531"></a><span class="lineno"> 5531</span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))</span></div>
<div class="line"><a id="l05532" name="l05532"></a><span class="lineno"> 5532</span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))</span></div>
<div class="line"><a id="l05533" name="l05533"></a><span class="lineno"> 5533</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()        (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div>
<div class="line"><a id="l05534" name="l05534"></a><span class="lineno"> 5534</span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"> 5535</span><span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"> 5536</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05537" name="l05537"></a><span class="lineno"> 5537</span><span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))</span></div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"> 5538</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"> 5539</span> </div>
<div class="line"><a id="l05540" name="l05540"></a><span class="lineno"> 5540</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIODLPEN))</span></div>
<div class="line"><a id="l05541" name="l05541"></a><span class="lineno"> 5541</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOELPEN))</span></div>
<div class="line"><a id="l05542" name="l05542"></a><span class="lineno"> 5542</span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOFLPEN))</span></div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"> 5543</span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOGLPEN))</span></div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"> 5544</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"> 5545</span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"> 5546</span><span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"> 5547</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"> 5548</span><span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM2LPEN))</span></div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"> 5549</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05562" name="l05562"></a><span class="lineno"> 5562</span><span class="preprocessor">#if defined(STM32F423xx)</span></div>
<div class="line"><a id="l05563" name="l05563"></a><span class="lineno"> 5563</span><span class="preprocessor">#define __HAL_RCC_AES_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_AESLPEN))                                        </span></div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"> 5564</span><span class="preprocessor">#define __HAL_RCC_AES_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_AESLPEN))</span></div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"> 5565</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"> 5566</span>                                        </div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"> 5567</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))</span></div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"> 5568</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_OTGFSLPEN))</span></div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"> 5569</span> </div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"> 5570</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))</span></div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"> 5571</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_RNGLPEN))</span></div>
<div class="line"><a id="l05584" name="l05584"></a><span class="lineno"> 5584</span><span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05585" name="l05585"></a><span class="lineno"> 5585</span><span class="preprocessor">#define __HAL_RCC_FSMC_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_FSMCLPEN))</span></div>
<div class="line"><a id="l05586" name="l05586"></a><span class="lineno"> 5586</span><span class="preprocessor">#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN))</span></div>
<div class="line"><a id="l05587" name="l05587"></a><span class="lineno"> 5587</span> </div>
<div class="line"><a id="l05588" name="l05588"></a><span class="lineno"> 5588</span><span class="preprocessor">#define __HAL_RCC_FSMC_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_FSMCLPEN))</span></div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"> 5589</span><span class="preprocessor">#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_QSPILPEN))</span></div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"> 5590</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"> 5591</span> </div>
<div class="line"><a id="l05604" name="l05604"></a><span class="lineno"> 5604</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div>
<div class="line"><a id="l05605" name="l05605"></a><span class="lineno"> 5605</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div>
<div class="line"><a id="l05606" name="l05606"></a><span class="lineno"> 5606</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))                                        </span></div>
<div class="line"><a id="l05607" name="l05607"></a><span class="lineno"> 5607</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))</span></div>
<div class="line"><a id="l05608" name="l05608"></a><span class="lineno"> 5608</span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))</span></div>
<div class="line"><a id="l05609" name="l05609"></a><span class="lineno"> 5609</span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))</span></div>
<div class="line"><a id="l05610" name="l05610"></a><span class="lineno"> 5610</span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))</span></div>
<div class="line"><a id="l05611" name="l05611"></a><span class="lineno"> 5611</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))</span></div>
<div class="line"><a id="l05612" name="l05612"></a><span class="lineno"> 5612</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"> 5613</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_LPTIM1LPEN))</span></div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"> 5614</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"> 5615</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_RTCAPBLPEN))</span></div>
<div class="line"><a id="l05616" name="l05616"></a><span class="lineno"> 5616</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))                                       </span></div>
<div class="line"><a id="l05617" name="l05617"></a><span class="lineno"> 5617</span><span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05618" name="l05618"></a><span class="lineno"> 5618</span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))</span></div>
<div class="line"><a id="l05619" name="l05619"></a><span class="lineno"> 5619</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05620" name="l05620"></a><span class="lineno"> 5620</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05621" name="l05621"></a><span class="lineno"> 5621</span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))</span></div>
<div class="line"><a id="l05622" name="l05622"></a><span class="lineno"> 5622</span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))</span></div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"> 5623</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"> 5624</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))                                        </span></div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"> 5625</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE() (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_FMPI2C1LPEN))</span></div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"> 5626</span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))</span></div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"> 5627</span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))</span></div>
<div class="line"><a id="l05628" name="l05628"></a><span class="lineno"> 5628</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05629" name="l05629"></a><span class="lineno"> 5629</span><span class="preprocessor">#define __HAL_RCC_CAN3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN3LPEN))</span></div>
<div class="line"><a id="l05630" name="l05630"></a><span class="lineno"> 5630</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_DACLPEN))</span></div>
<div class="line"><a id="l05631" name="l05631"></a><span class="lineno"> 5631</span><span class="preprocessor">#define __HAL_RCC_UART7_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART7LPEN))</span></div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"> 5632</span><span class="preprocessor">#define __HAL_RCC_UART8_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART8LPEN))                                        </span></div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"> 5633</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"> 5634</span> </div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"> 5635</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"> 5636</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"> 5637</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"> 5638</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM6LPEN))</span></div>
<div class="line"><a id="l05639" name="l05639"></a><span class="lineno"> 5639</span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM7LPEN))</span></div>
<div class="line"><a id="l05640" name="l05640"></a><span class="lineno"> 5640</span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM12LPEN))</span></div>
<div class="line"><a id="l05641" name="l05641"></a><span class="lineno"> 5641</span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM13LPEN))</span></div>
<div class="line"><a id="l05642" name="l05642"></a><span class="lineno"> 5642</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM14LPEN))</span></div>
<div class="line"><a id="l05643" name="l05643"></a><span class="lineno"> 5643</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05644" name="l05644"></a><span class="lineno"> 5644</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_LPTIM1LPEN))</span></div>
<div class="line"><a id="l05645" name="l05645"></a><span class="lineno"> 5645</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05646" name="l05646"></a><span class="lineno"> 5646</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_RTCAPBLPEN))</span></div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"> 5647</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI3LPEN))                                        </span></div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"> 5648</span><span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"> 5649</span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART3LPEN))</span></div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"> 5650</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05651" name="l05651"></a><span class="lineno"> 5651</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05652" name="l05652"></a><span class="lineno"> 5652</span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART4LPEN))</span></div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"> 5653</span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART5LPEN))</span></div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"> 5654</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                </span></div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"> 5655</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C3LPEN))                                        </span></div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"> 5656</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE()(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_FMPI2C1LPEN))</span></div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"> 5657</span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN1LPEN))</span></div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"> 5658</span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN2LPEN))</span></div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"> 5659</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"> 5660</span><span class="preprocessor">#define __HAL_RCC_CAN3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN3LPEN))</span></div>
<div class="line"><a id="l05661" name="l05661"></a><span class="lineno"> 5661</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_DACLPEN))</span></div>
<div class="line"><a id="l05662" name="l05662"></a><span class="lineno"> 5662</span><span class="preprocessor">#define __HAL_RCC_UART7_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART7LPEN))</span></div>
<div class="line"><a id="l05663" name="l05663"></a><span class="lineno"> 5663</span><span class="preprocessor">#define __HAL_RCC_UART8_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART8LPEN))                                        </span></div>
<div class="line"><a id="l05664" name="l05664"></a><span class="lineno"> 5664</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                     </span></div>
<div class="line"><a id="l05677" name="l05677"></a><span class="lineno"> 5677</span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))</span></div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"> 5678</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"> 5679</span><span class="preprocessor">#define __HAL_RCC_UART9_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_UART9LPEN))</span></div>
<div class="line"><a id="l05680" name="l05680"></a><span class="lineno"> 5680</span><span class="preprocessor">#define __HAL_RCC_UART10_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_UART10LPEN))                                        </span></div>
<div class="line"><a id="l05681" name="l05681"></a><span class="lineno"> 5681</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05682" name="l05682"></a><span class="lineno"> 5682</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))</span></div>
<div class="line"><a id="l05683" name="l05683"></a><span class="lineno"> 5683</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))  </span></div>
<div class="line"><a id="l05684" name="l05684"></a><span class="lineno"> 5684</span><span class="preprocessor">#define __HAL_RCC_EXTIT_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_EXTITLPEN)) </span></div>
<div class="line"><a id="l05685" name="l05685"></a><span class="lineno"> 5685</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))                                        </span></div>
<div class="line"><a id="l05686" name="l05686"></a><span class="lineno"> 5686</span><span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))</span></div>
<div class="line"><a id="l05687" name="l05687"></a><span class="lineno"> 5687</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05688" name="l05688"></a><span class="lineno"> 5688</span><span class="preprocessor">#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN))</span></div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"> 5689</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"> 5690</span><span class="preprocessor">#define __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_DFSDM1LPEN))</span></div>
<div class="line"><a id="l05691" name="l05691"></a><span class="lineno"> 5691</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05692" name="l05692"></a><span class="lineno"> 5692</span><span class="preprocessor">#define __HAL_RCC_DFSDM2_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_DFSDM2LPEN))</span></div>
<div class="line"><a id="l05693" name="l05693"></a><span class="lineno"> 5693</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05694" name="l05694"></a><span class="lineno"> 5694</span>                                        </div>
<div class="line"><a id="l05695" name="l05695"></a><span class="lineno"> 5695</span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM8LPEN))</span></div>
<div class="line"><a id="l05696" name="l05696"></a><span class="lineno"> 5696</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05697" name="l05697"></a><span class="lineno"> 5697</span><span class="preprocessor">#define __HAL_RCC_UART9_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_UART9LPEN))</span></div>
<div class="line"><a id="l05698" name="l05698"></a><span class="lineno"> 5698</span><span class="preprocessor">#define __HAL_RCC_UART10_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_UART10LPEN))                                        </span></div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"> 5699</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05700" name="l05700"></a><span class="lineno"> 5700</span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDIOLPEN))</span></div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"> 5701</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI4LPEN))</span></div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"> 5702</span><span class="preprocessor">#define __HAL_RCC_EXTIT_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_EXTITLPEN))</span></div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"> 5703</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))    </span></div>
<div class="line"><a id="l05704" name="l05704"></a><span class="lineno"> 5704</span><span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI5LPEN))</span></div>
<div class="line"><a id="l05705" name="l05705"></a><span class="lineno"> 5705</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05706" name="l05706"></a><span class="lineno"> 5706</span><span class="preprocessor">#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SAI1LPEN))</span></div>
<div class="line"><a id="l05707" name="l05707"></a><span class="lineno"> 5707</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05708" name="l05708"></a><span class="lineno"> 5708</span><span class="preprocessor">#define __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_DFSDM1LPEN))</span></div>
<div class="line"><a id="l05709" name="l05709"></a><span class="lineno"> 5709</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05710" name="l05710"></a><span class="lineno"> 5710</span><span class="preprocessor">#define __HAL_RCC_DFSDM2_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_DFSDM2LPEN))</span></div>
<div class="line"><a id="l05711" name="l05711"></a><span class="lineno"> 5711</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div>
<div class="line"><a id="l05715" name="l05715"></a><span class="lineno"> 5715</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05716" name="l05716"></a><span class="lineno"> 5716</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l05717" name="l05717"></a><span class="lineno"> 5717</span> </div>
<div class="line"><a id="l05718" name="l05718"></a><span class="lineno"> 5718</span><span class="comment">/*------------------------------- PLL Configuration --------------------------*/</span></div>
<div class="line"><a id="l05719" name="l05719"></a><span class="lineno"> 5719</span><span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F446xx) ||\</span></div>
<div class="line"><a id="l05720" name="l05720"></a><span class="lineno"> 5720</span><span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \</span></div>
<div class="line"><a id="l05721" name="l05721"></a><span class="lineno"> 5721</span><span class="preprocessor">    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05755" name="l05755"></a><span class="lineno"> 5755</span><span class="preprocessor">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__,__PLLR__)  \</span></div>
<div class="line"><a id="l05756" name="l05756"></a><span class="lineno"> 5756</span><span class="preprocessor">                            (RCC-&gt;PLLCFGR = ((__RCC_PLLSource__) | (__PLLM__)                   | \</span></div>
<div class="line"><a id="l05757" name="l05757"></a><span class="lineno"> 5757</span><span class="preprocessor">                            ((__PLLN__) &lt;&lt; RCC_PLLCFGR_PLLN_Pos)                      | \</span></div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"> 5758</span><span class="preprocessor">                            ((((__PLLP__) &gt;&gt; 1U) -1U) &lt;&lt; RCC_PLLCFGR_PLLP_Pos)          | \</span></div>
<div class="line"><a id="l05759" name="l05759"></a><span class="lineno"> 5759</span><span class="preprocessor">                            ((__PLLQ__) &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)                      | \</span></div>
<div class="line"><a id="l05760" name="l05760"></a><span class="lineno"> 5760</span><span class="preprocessor">                            ((__PLLR__) &lt;&lt; RCC_PLLCFGR_PLLR_Pos)))</span></div>
<div class="line"><a id="l05761" name="l05761"></a><span class="lineno"> 5761</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga56d9ad48b28e7aa4ad3aadca5b4fd431"> 5791</a></span><span class="preprocessor">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__)     \</span></div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"> 5792</span><span class="preprocessor">                            (RCC-&gt;PLLCFGR = (0x20000000U | (__RCC_PLLSource__) | (__PLLM__)| \</span></div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"> 5793</span><span class="preprocessor">                            ((__PLLN__) &lt;&lt; RCC_PLLCFGR_PLLN_Pos)                | \</span></div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"> 5794</span><span class="preprocessor">                            ((((__PLLP__) &gt;&gt; 1U) -1U) &lt;&lt; RCC_PLLCFGR_PLLP_Pos)    | \</span></div>
<div class="line"><a id="l05795" name="l05795"></a><span class="lineno"> 5795</span><span class="preprocessor">                            ((__PLLQ__) &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)))</span></div>
<div class="line"><a id="l05796" name="l05796"></a><span class="lineno"> 5796</span><span class="preprocessor"> #endif </span><span class="comment">/* STM32F410xx || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05797" name="l05797"></a><span class="lineno"> 5797</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l05798" name="l05798"></a><span class="lineno"> 5798</span>                             </div>
<div class="line"><a id="l05799" name="l05799"></a><span class="lineno"> 5799</span><span class="comment">/*----------------------------PLLI2S Configuration ---------------------------*/</span></div>
<div class="line"><a id="l05800" name="l05800"></a><span class="lineno"> 5800</span><span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \</span></div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"> 5801</span><span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \</span></div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"> 5802</span><span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \</span></div>
<div class="line"><a id="l05803" name="l05803"></a><span class="lineno"> 5803</span><span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \</span></div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"> 5804</span><span class="preprocessor">    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05805" name="l05805"></a><span class="lineno"> 5805</span> </div>
<div class="line"><a id="l05809" name="l05809"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga397893a952906f8caa8579a56c3a17a6"> 5809</a></span><span class="preprocessor">#define __HAL_RCC_PLLI2S_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = ENABLE)</span></div>
<div class="line"><a id="l05810" name="l05810"></a><span class="lineno"> 5810</span><span class="preprocessor">#define __HAL_RCC_PLLI2S_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = DISABLE)</span></div>
<div class="line"><a id="l05811" name="l05811"></a><span class="lineno"> 5811</span> </div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"> 5812</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||</span></div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"> 5813</span><span class="comment">          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || </span></div>
<div class="line"><a id="l05814" name="l05814"></a><span class="lineno"> 5814</span><span class="comment">          STM32F412Rx || STM32F412Cx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05815" name="l05815"></a><span class="lineno"> 5815</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"> 5843</span><span class="preprocessor">#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SM__, __PLLI2SN__, __PLLI2SP__, __PLLI2SQ__, __PLLI2SR__)    \</span></div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"> 5844</span><span class="preprocessor">                               (RCC-&gt;PLLI2SCFGR = ((__PLLI2SM__)                                   |\</span></div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"> 5845</span><span class="preprocessor">                               ((__PLLI2SN__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos)             |\</span></div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"> 5846</span><span class="preprocessor">                               ((((__PLLI2SP__) &gt;&gt; 1U) -1U) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SP_Pos) |\</span></div>
<div class="line"><a id="l05847" name="l05847"></a><span class="lineno"> 5847</span><span class="preprocessor">                               ((__PLLI2SQ__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SQ_Pos)             |\</span></div>
<div class="line"><a id="l05848" name="l05848"></a><span class="lineno"> 5848</span><span class="preprocessor">                               ((__PLLI2SR__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos)))</span></div>
<div class="line"><a id="l05849" name="l05849"></a><span class="lineno"> 5849</span><span class="preprocessor">#elif defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\</span></div>
<div class="line"><a id="l05850" name="l05850"></a><span class="lineno"> 5850</span><span class="preprocessor">      defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l05874" name="l05874"></a><span class="lineno"> 5874</span><span class="preprocessor">#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SM__, __PLLI2SN__, __PLLI2SQ__, __PLLI2SR__)    \</span></div>
<div class="line"><a id="l05875" name="l05875"></a><span class="lineno"> 5875</span><span class="preprocessor">                               (RCC-&gt;PLLI2SCFGR = ((__PLLI2SM__)                                   |\</span></div>
<div class="line"><a id="l05876" name="l05876"></a><span class="lineno"> 5876</span><span class="preprocessor">                               ((__PLLI2SN__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos)             |\</span></div>
<div class="line"><a id="l05877" name="l05877"></a><span class="lineno"> 5877</span><span class="preprocessor">                               ((__PLLI2SQ__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SQ_Pos)             |\</span></div>
<div class="line"><a id="l05878" name="l05878"></a><span class="lineno"> 5878</span><span class="preprocessor">                               ((__PLLI2SR__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos)))</span></div>
<div class="line"><a id="l05879" name="l05879"></a><span class="lineno"> 5879</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l05895" name="l05895"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga5a2fa2687b621f6eda72457d09715298"> 5895</a></span><span class="preprocessor">#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__, __PLLI2SR__)                                                    \</span></div>
<div class="line"><a id="l05896" name="l05896"></a><span class="lineno"> 5896</span><span class="preprocessor">                               (RCC-&gt;PLLI2SCFGR = (((__PLLI2SN__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos)  |\</span></div>
<div class="line"><a id="l05897" name="l05897"></a><span class="lineno"> 5897</span><span class="preprocessor">                               ((__PLLI2SR__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos)))</span></div>
<div class="line"><a id="l05898" name="l05898"></a><span class="lineno"> 5898</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05899" name="l05899"></a><span class="lineno"> 5899</span> </div>
<div class="line"><a id="l05900" name="l05900"></a><span class="lineno"> 5900</span><span class="preprocessor">#if defined(STM32F411xE)</span></div>
<div class="line"><a id="l05921" name="l05921"></a><span class="lineno"> 5921</span><span class="preprocessor">#define __HAL_RCC_PLLI2S_I2SCLK_CONFIG(__PLLI2SM__, __PLLI2SN__, __PLLI2SR__) (RCC-&gt;PLLI2SCFGR = ((__PLLI2SM__)                                                       |\</span></div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"> 5922</span><span class="preprocessor">                                                                                                  ((__PLLI2SN__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos)             |\</span></div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"> 5923</span><span class="preprocessor">                                                                                                  ((__PLLI2SR__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos)))</span></div>
<div class="line"><a id="l05924" name="l05924"></a><span class="lineno"> 5924</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"> 5925</span> </div>
<div class="line"><a id="l05926" name="l05926"></a><span class="lineno"> 5926</span><span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l05944" name="l05944"></a><span class="lineno"> 5944</span><span class="preprocessor">#define __HAL_RCC_PLLI2S_SAICLK_CONFIG(__PLLI2SN__, __PLLI2SQ__, __PLLI2SR__) (RCC-&gt;PLLI2SCFGR = ((__PLLI2SN__) &lt;&lt; 6U)  |\</span></div>
<div class="line"><a id="l05945" name="l05945"></a><span class="lineno"> 5945</span><span class="preprocessor">                                                                                                 ((__PLLI2SQ__) &lt;&lt; 24U) |\</span></div>
<div class="line"><a id="l05946" name="l05946"></a><span class="lineno"> 5946</span><span class="preprocessor">                                                                                                 ((__PLLI2SR__) &lt;&lt; 28U))</span></div>
<div class="line"><a id="l05947" name="l05947"></a><span class="lineno"> 5947</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor">   </span></div>
<div class="line"><a id="l05948" name="l05948"></a><span class="lineno"> 5948</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l05949" name="l05949"></a><span class="lineno"> 5949</span> </div>
<div class="line"><a id="l05950" name="l05950"></a><span class="lineno"> 5950</span><span class="comment">/*------------------------------ PLLSAI Configuration ------------------------*/</span></div>
<div class="line"><a id="l05951" name="l05951"></a><span class="lineno"> 5951</span><span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l05956" name="l05956"></a><span class="lineno"> 5956</span><span class="preprocessor">#define __HAL_RCC_PLLSAI_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLSAION_BB = ENABLE)</span></div>
<div class="line"><a id="l05957" name="l05957"></a><span class="lineno"> 5957</span><span class="preprocessor">#define __HAL_RCC_PLLSAI_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLSAION_BB = DISABLE)</span></div>
<div class="line"><a id="l05958" name="l05958"></a><span class="lineno"> 5958</span> </div>
<div class="line"><a id="l05959" name="l05959"></a><span class="lineno"> 5959</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l05985" name="l05985"></a><span class="lineno"> 5985</span><span class="preprocessor">#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIM__, __PLLSAIN__, __PLLSAIP__, __PLLSAIQ__, __PLLSAIR__)     \</span></div>
<div class="line"><a id="l05986" name="l05986"></a><span class="lineno"> 5986</span><span class="preprocessor">                               (RCC-&gt;PLLSAICFGR = ((__PLLSAIM__)                                   | \</span></div>
<div class="line"><a id="l05987" name="l05987"></a><span class="lineno"> 5987</span><span class="preprocessor">                               ((__PLLSAIN__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos)             | \</span></div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"> 5988</span><span class="preprocessor">                               ((((__PLLSAIP__) &gt;&gt; 1U) -1U) &lt;&lt; RCC_PLLSAICFGR_PLLSAIP_Pos) | \</span></div>
<div class="line"><a id="l05989" name="l05989"></a><span class="lineno"> 5989</span><span class="preprocessor">                               ((__PLLSAIQ__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIQ_Pos))) </span></div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"> 5990</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"> 5991</span>                                 </div>
<div class="line"><a id="l05992" name="l05992"></a><span class="lineno"> 5992</span><span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l06009" name="l06009"></a><span class="lineno"> 6009</span><span class="preprocessor">#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__, __PLLSAIP__, __PLLSAIQ__, __PLLSAIR__) \</span></div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"> 6010</span><span class="preprocessor">                               (RCC-&gt;PLLSAICFGR = (((__PLLSAIN__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos)             |\</span></div>
<div class="line"><a id="l06011" name="l06011"></a><span class="lineno"> 6011</span><span class="preprocessor">                                                   ((((__PLLSAIP__) &gt;&gt; 1U) -1U) &lt;&lt; RCC_PLLSAICFGR_PLLSAIP_Pos) |\</span></div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"> 6012</span><span class="preprocessor">                                                   ((__PLLSAIQ__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIQ_Pos)             |\</span></div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"> 6013</span><span class="preprocessor">                                                   ((__PLLSAIR__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIR_Pos)))</span></div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"> 6014</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor">                                 </span></div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"> 6015</span> </div>
<div class="line"><a id="l06016" name="l06016"></a><span class="lineno"> 6016</span><span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)</span></div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"> 6031</span><span class="preprocessor">#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__, __PLLSAIQ__, __PLLSAIR__)                                        \</span></div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"> 6032</span><span class="preprocessor">                               (RCC-&gt;PLLSAICFGR = (((__PLLSAIN__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos)  | \</span></div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"> 6033</span><span class="preprocessor">                               ((__PLLSAIQ__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIQ_Pos)                      | \</span></div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"> 6034</span><span class="preprocessor">                               ((__PLLSAIR__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIR_Pos)))</span></div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"> 6035</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"> 6036</span> </div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"> 6037</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"> 6038</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l06039" name="l06039"></a><span class="lineno"> 6039</span> </div>
<div class="line"><a id="l06040" name="l06040"></a><span class="lineno"> 6040</span><span class="comment">/*------------------- PLLSAI/PLLI2S Dividers Configuration -------------------*/</span></div>
<div class="line"><a id="l06041" name="l06041"></a><span class="lineno"> 6041</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"> 6048</span><span class="preprocessor">#define __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(__PLLI2SDivR__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLI2SDIVR, (__PLLI2SDivR__)-1U))</span></div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"> 6049</span> </div>
<div class="line"><a id="l06055" name="l06055"></a><span class="lineno"> 6055</span><span class="preprocessor">#define __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(__PLLDivR__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLDIVR, ((__PLLDivR__)-1U)&lt;&lt;8U))                                 </span></div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"> 6056</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">  </span></div>
<div class="line"><a id="l06057" name="l06057"></a><span class="lineno"> 6057</span>                                 </div>
<div class="line"><a id="l06058" name="l06058"></a><span class="lineno"> 6058</span><span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)  || defined(STM32F446xx) ||\</span></div>
<div class="line"><a id="l06059" name="l06059"></a><span class="lineno"> 6059</span><span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l06066" name="l06066"></a><span class="lineno"> 6066</span><span class="preprocessor">#define __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(__PLLI2SDivQ__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLI2SDIVQ, (__PLLI2SDivQ__)-1U))</span></div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"> 6067</span> </div>
<div class="line"><a id="l06074" name="l06074"></a><span class="lineno"> 6074</span><span class="preprocessor">#define __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(__PLLSAIDivQ__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLSAIDIVQ, ((__PLLSAIDivQ__)-1U)&lt;&lt;8U))</span></div>
<div class="line"><a id="l06075" name="l06075"></a><span class="lineno"> 6075</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06076" name="l06076"></a><span class="lineno"> 6076</span> </div>
<div class="line"><a id="l06077" name="l06077"></a><span class="lineno"> 6077</span><span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l06086" name="l06086"></a><span class="lineno"> 6086</span><span class="preprocessor">#define __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(__PLLSAIDivR__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLSAIDIVR, (__PLLSAIDivR__)))</span></div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"> 6087</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"> 6088</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"> 6089</span> </div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"> 6090</span><span class="comment">/*------------------------- Peripheral Clock selection -----------------------*/</span></div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"> 6091</span><span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\</span></div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"> 6092</span><span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\</span></div>
<div class="line"><a id="l06093" name="l06093"></a><span class="lineno"> 6093</span><span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F469xx) ||\</span></div>
<div class="line"><a id="l06094" name="l06094"></a><span class="lineno"> 6094</span><span class="preprocessor">    defined(STM32F479xx)</span></div>
<div class="line"><a id="l06103" name="l06103"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga3927ddd738bac3fe4d99a277e1d5830f"> 6103</a></span><span class="preprocessor">#define __HAL_RCC_I2S_CONFIG(__SOURCE__) (*(__IO uint32_t *) RCC_CFGR_I2SSRC_BB = (__SOURCE__))</span></div>
<div class="line"><a id="l06104" name="l06104"></a><span class="lineno"> 6104</span> </div>
<div class="line"><a id="l06105" name="l06105"></a><span class="lineno"> 6105</span> </div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gad6a15f6428cdb7c430d2171e7c317cc7"> 6112</a></span><span class="preprocessor">#define __HAL_RCC_GET_I2S_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_I2SSRC)))</span></div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"> 6113</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06114" name="l06114"></a><span class="lineno"> 6114</span>                                 </div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"> 6115</span><span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l06116" name="l06116"></a><span class="lineno"> 6116</span>                                 </div>
<div class="line"><a id="l06130" name="l06130"></a><span class="lineno"> 6130</span><span class="preprocessor">#define __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1ASRC, (__SOURCE__)))</span></div>
<div class="line"><a id="l06131" name="l06131"></a><span class="lineno"> 6131</span> </div>
<div class="line"><a id="l06145" name="l06145"></a><span class="lineno"> 6145</span><span class="preprocessor">#define __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1BSRC, (__SOURCE__)))</span></div>
<div class="line"><a id="l06146" name="l06146"></a><span class="lineno"> 6146</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06147" name="l06147"></a><span class="lineno"> 6147</span> </div>
<div class="line"><a id="l06148" name="l06148"></a><span class="lineno"> 6148</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l06160" name="l06160"></a><span class="lineno"> 6160</span><span class="preprocessor">#define __HAL_RCC_SAI1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1SRC, (__SOURCE__)))</span></div>
<div class="line"><a id="l06161" name="l06161"></a><span class="lineno"> 6161</span> </div>
<div class="line"><a id="l06170" name="l06170"></a><span class="lineno"> 6170</span><span class="preprocessor">#define __HAL_RCC_GET_SAI1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1SRC))</span></div>
<div class="line"><a id="l06171" name="l06171"></a><span class="lineno"> 6171</span> </div>
<div class="line"><a id="l06183" name="l06183"></a><span class="lineno"> 6183</span><span class="preprocessor">#define __HAL_RCC_SAI2_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI2SRC, (__SOURCE__)))</span></div>
<div class="line"><a id="l06184" name="l06184"></a><span class="lineno"> 6184</span> </div>
<div class="line"><a id="l06193" name="l06193"></a><span class="lineno"> 6193</span><span class="preprocessor">#define __HAL_RCC_GET_SAI2_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI2SRC))</span></div>
<div class="line"><a id="l06194" name="l06194"></a><span class="lineno"> 6194</span> </div>
<div class="line"><a id="l06204" name="l06204"></a><span class="lineno"> 6204</span><span class="preprocessor">#define __HAL_RCC_I2S_APB1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S1SRC, (__SOURCE__)))</span></div>
<div class="line"><a id="l06205" name="l06205"></a><span class="lineno"> 6205</span> </div>
<div class="line"><a id="l06213" name="l06213"></a><span class="lineno"> 6213</span><span class="preprocessor">#define __HAL_RCC_GET_I2S_APB1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S1SRC))</span></div>
<div class="line"><a id="l06214" name="l06214"></a><span class="lineno"> 6214</span> </div>
<div class="line"><a id="l06224" name="l06224"></a><span class="lineno"> 6224</span><span class="preprocessor">#define __HAL_RCC_I2S_APB2_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S2SRC, (__SOURCE__)))</span></div>
<div class="line"><a id="l06225" name="l06225"></a><span class="lineno"> 6225</span> </div>
<div class="line"><a id="l06233" name="l06233"></a><span class="lineno"> 6233</span><span class="preprocessor">#define __HAL_RCC_GET_I2S_APB2_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S2SRC))</span></div>
<div class="line"><a id="l06234" name="l06234"></a><span class="lineno"> 6234</span> </div>
<div class="line"><a id="l06241" name="l06241"></a><span class="lineno"> 6241</span><span class="preprocessor">#define __HAL_RCC_CEC_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL, (uint32_t)(__SOURCE__)))</span></div>
<div class="line"><a id="l06242" name="l06242"></a><span class="lineno"> 6242</span> </div>
<div class="line"><a id="l06248" name="l06248"></a><span class="lineno"> 6248</span><span class="preprocessor">#define __HAL_RCC_GET_CEC_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL))</span></div>
<div class="line"><a id="l06249" name="l06249"></a><span class="lineno"> 6249</span> </div>
<div class="line"><a id="l06257" name="l06257"></a><span class="lineno"> 6257</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, (uint32_t)(__SOURCE__)))</span></div>
<div class="line"><a id="l06258" name="l06258"></a><span class="lineno"> 6258</span> </div>
<div class="line"><a id="l06265" name="l06265"></a><span class="lineno"> 6265</span><span class="preprocessor">#define __HAL_RCC_GET_FMPI2C1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL))</span></div>
<div class="line"><a id="l06266" name="l06266"></a><span class="lineno"> 6266</span> </div>
<div class="line"><a id="l06273" name="l06273"></a><span class="lineno"> 6273</span><span class="preprocessor">#define __HAL_RCC_CLK48_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, (uint32_t)(__SOURCE__)))</span></div>
<div class="line"><a id="l06274" name="l06274"></a><span class="lineno"> 6274</span> </div>
<div class="line"><a id="l06280" name="l06280"></a><span class="lineno"> 6280</span><span class="preprocessor">#define __HAL_RCC_GET_CLK48_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL))</span></div>
<div class="line"><a id="l06281" name="l06281"></a><span class="lineno"> 6281</span> </div>
<div class="line"><a id="l06288" name="l06288"></a><span class="lineno"> 6288</span><span class="preprocessor">#define __HAL_RCC_SDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDIOSEL, (uint32_t)(__SOURCE__)))</span></div>
<div class="line"><a id="l06289" name="l06289"></a><span class="lineno"> 6289</span> </div>
<div class="line"><a id="l06295" name="l06295"></a><span class="lineno"> 6295</span><span class="preprocessor">#define __HAL_RCC_GET_SDIO_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDIOSEL))</span></div>
<div class="line"><a id="l06296" name="l06296"></a><span class="lineno"> 6296</span> </div>
<div class="line"><a id="l06303" name="l06303"></a><span class="lineno"> 6303</span><span class="preprocessor">#define __HAL_RCC_SPDIFRX_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL, (uint32_t)(__SOURCE__)))</span></div>
<div class="line"><a id="l06304" name="l06304"></a><span class="lineno"> 6304</span> </div>
<div class="line"><a id="l06310" name="l06310"></a><span class="lineno"> 6310</span><span class="preprocessor">#define __HAL_RCC_GET_SPDIFRX_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL))</span></div>
<div class="line"><a id="l06311" name="l06311"></a><span class="lineno"> 6311</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06312" name="l06312"></a><span class="lineno"> 6312</span>      </div>
<div class="line"><a id="l06313" name="l06313"></a><span class="lineno"> 6313</span><span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l06314" name="l06314"></a><span class="lineno"> 6314</span>      </div>
<div class="line"><a id="l06321" name="l06321"></a><span class="lineno"> 6321</span><span class="preprocessor">#define __HAL_RCC_CLK48_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CK48MSEL, (uint32_t)(__SOURCE__)))</span></div>
<div class="line"><a id="l06322" name="l06322"></a><span class="lineno"> 6322</span> </div>
<div class="line"><a id="l06328" name="l06328"></a><span class="lineno"> 6328</span><span class="preprocessor">#define __HAL_RCC_GET_CLK48_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CK48MSEL))</span></div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"> 6329</span> </div>
<div class="line"><a id="l06336" name="l06336"></a><span class="lineno"> 6336</span><span class="preprocessor">#define __HAL_RCC_SDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SDIOSEL, (uint32_t)(__SOURCE__)))</span></div>
<div class="line"><a id="l06337" name="l06337"></a><span class="lineno"> 6337</span> </div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"> 6343</span><span class="preprocessor">#define __HAL_RCC_GET_SDIO_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SDIOSEL))  </span></div>
<div class="line"><a id="l06344" name="l06344"></a><span class="lineno"> 6344</span>      </div>
<div class="line"><a id="l06351" name="l06351"></a><span class="lineno"> 6351</span><span class="preprocessor">#define __HAL_RCC_DSI_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_DSISEL, (uint32_t)(__SOURCE__)))</span></div>
<div class="line"><a id="l06352" name="l06352"></a><span class="lineno"> 6352</span> </div>
<div class="line"><a id="l06358" name="l06358"></a><span class="lineno"> 6358</span><span class="preprocessor">#define __HAL_RCC_GET_DSI_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_DSISEL))       </span></div>
<div class="line"><a id="l06359" name="l06359"></a><span class="lineno"> 6359</span>      </div>
<div class="line"><a id="l06360" name="l06360"></a><span class="lineno"> 6360</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06361" name="l06361"></a><span class="lineno"> 6361</span> </div>
<div class="line"><a id="l06362" name="l06362"></a><span class="lineno"> 6362</span><span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\</span></div>
<div class="line"><a id="l06363" name="l06363"></a><span class="lineno"> 6363</span><span class="preprocessor">    defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l06371" name="l06371"></a><span class="lineno"> 6371</span><span class="preprocessor">#define __HAL_RCC_DFSDM1_CONFIG(__DFSDM1_CLKSOURCE__)  MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CKDFSDM1SEL, (__DFSDM1_CLKSOURCE__))</span></div>
<div class="line"><a id="l06372" name="l06372"></a><span class="lineno"> 6372</span> </div>
<div class="line"><a id="l06378" name="l06378"></a><span class="lineno"> 6378</span><span class="preprocessor">#define __HAL_RCC_GET_DFSDM1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CKDFSDM1SEL)))</span></div>
<div class="line"><a id="l06379" name="l06379"></a><span class="lineno"> 6379</span> </div>
<div class="line"><a id="l06388" name="l06388"></a><span class="lineno"> 6388</span><span class="preprocessor">#define __HAL_RCC_DFSDM1AUDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CKDFSDM1ASEL, (__SOURCE__)))</span></div>
<div class="line"><a id="l06389" name="l06389"></a><span class="lineno"> 6389</span> </div>
<div class="line"><a id="l06397" name="l06397"></a><span class="lineno"> 6397</span><span class="preprocessor">#define __HAL_RCC_GET_DFSDM1AUDIO_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CKDFSDM1ASEL))</span></div>
<div class="line"><a id="l06398" name="l06398"></a><span class="lineno"> 6398</span> </div>
<div class="line"><a id="l06399" name="l06399"></a><span class="lineno"> 6399</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l06407" name="l06407"></a><span class="lineno"> 6407</span><span class="preprocessor">#define __HAL_RCC_DFSDM2_CONFIG(__DFSDM2_CLKSOURCE__)  MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CKDFSDM1SEL, (__DFSDM2_CLKSOURCE__))</span></div>
<div class="line"><a id="l06408" name="l06408"></a><span class="lineno"> 6408</span> </div>
<div class="line"><a id="l06414" name="l06414"></a><span class="lineno"> 6414</span><span class="preprocessor">#define __HAL_RCC_GET_DFSDM2_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CKDFSDM1SEL)))</span></div>
<div class="line"><a id="l06415" name="l06415"></a><span class="lineno"> 6415</span> </div>
<div class="line"><a id="l06423" name="l06423"></a><span class="lineno"> 6423</span><span class="preprocessor">#define __HAL_RCC_DFSDM2AUDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CKDFSDM2ASEL, (__SOURCE__)))</span></div>
<div class="line"><a id="l06424" name="l06424"></a><span class="lineno"> 6424</span> </div>
<div class="line"><a id="l06431" name="l06431"></a><span class="lineno"> 6431</span><span class="preprocessor">#define __HAL_RCC_GET_DFSDM2AUDIO_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CKDFSDM2ASEL))</span></div>
<div class="line"><a id="l06432" name="l06432"></a><span class="lineno"> 6432</span>      </div>
<div class="line"><a id="l06444" name="l06444"></a><span class="lineno"> 6444</span><span class="preprocessor">#define __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1ASRC, (__SOURCE__)))</span></div>
<div class="line"><a id="l06445" name="l06445"></a><span class="lineno"> 6445</span>      </div>
<div class="line"><a id="l06454" name="l06454"></a><span class="lineno"> 6454</span><span class="preprocessor">#define __HAL_RCC_GET_SAI_BLOCKA_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1ASRC))</span></div>
<div class="line"><a id="l06455" name="l06455"></a><span class="lineno"> 6455</span> </div>
<div class="line"><a id="l06467" name="l06467"></a><span class="lineno"> 6467</span><span class="preprocessor">#define __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1BSRC, (__SOURCE__)))</span></div>
<div class="line"><a id="l06468" name="l06468"></a><span class="lineno"> 6468</span>      </div>
<div class="line"><a id="l06477" name="l06477"></a><span class="lineno"> 6477</span><span class="preprocessor">#define __HAL_RCC_GET_SAI_BLOCKB_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1BSRC))</span></div>
<div class="line"><a id="l06478" name="l06478"></a><span class="lineno"> 6478</span> </div>
<div class="line"><a id="l06487" name="l06487"></a><span class="lineno"> 6487</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL, (uint32_t)(__SOURCE__)))</span></div>
<div class="line"><a id="l06488" name="l06488"></a><span class="lineno"> 6488</span> </div>
<div class="line"><a id="l06496" name="l06496"></a><span class="lineno"> 6496</span><span class="preprocessor">#define __HAL_RCC_GET_LPTIM1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL))      </span></div>
<div class="line"><a id="l06497" name="l06497"></a><span class="lineno"> 6497</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06498" name="l06498"></a><span class="lineno"> 6498</span>      </div>
<div class="line"><a id="l06507" name="l06507"></a><span class="lineno"> 6507</span><span class="preprocessor">#define __HAL_RCC_I2S_APB1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S1SRC, (__SOURCE__)))</span></div>
<div class="line"><a id="l06508" name="l06508"></a><span class="lineno"> 6508</span> </div>
<div class="line"><a id="l06516" name="l06516"></a><span class="lineno"> 6516</span><span class="preprocessor">#define __HAL_RCC_GET_I2S_APB1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S1SRC))</span></div>
<div class="line"><a id="l06517" name="l06517"></a><span class="lineno"> 6517</span> </div>
<div class="line"><a id="l06526" name="l06526"></a><span class="lineno"> 6526</span><span class="preprocessor">#define __HAL_RCC_I2S_APB2_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S2SRC, (__SOURCE__)))</span></div>
<div class="line"><a id="l06527" name="l06527"></a><span class="lineno"> 6527</span> </div>
<div class="line"><a id="l06535" name="l06535"></a><span class="lineno"> 6535</span><span class="preprocessor">#define __HAL_RCC_GET_I2S_APB2_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S2SRC))</span></div>
<div class="line"><a id="l06536" name="l06536"></a><span class="lineno"> 6536</span> </div>
<div class="line"><a id="l06545" name="l06545"></a><span class="lineno"> 6545</span><span class="preprocessor">#define __HAL_RCC_PLL_I2S_CONFIG(__SOURCE__) (*(__IO uint32_t *) RCC_PLLI2SCFGR_PLLI2SSRC_BB = (__SOURCE__))</span></div>
<div class="line"><a id="l06546" name="l06546"></a><span class="lineno"> 6546</span>      </div>
<div class="line"><a id="l06554" name="l06554"></a><span class="lineno"> 6554</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, (uint32_t)(__SOURCE__)))</span></div>
<div class="line"><a id="l06555" name="l06555"></a><span class="lineno"> 6555</span> </div>
<div class="line"><a id="l06562" name="l06562"></a><span class="lineno"> 6562</span><span class="preprocessor">#define __HAL_RCC_GET_FMPI2C1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL))</span></div>
<div class="line"><a id="l06563" name="l06563"></a><span class="lineno"> 6563</span> </div>
<div class="line"><a id="l06570" name="l06570"></a><span class="lineno"> 6570</span><span class="preprocessor">#define __HAL_RCC_CLK48_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, (uint32_t)(__SOURCE__)))</span></div>
<div class="line"><a id="l06571" name="l06571"></a><span class="lineno"> 6571</span> </div>
<div class="line"><a id="l06577" name="l06577"></a><span class="lineno"> 6577</span><span class="preprocessor">#define __HAL_RCC_GET_CLK48_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL))</span></div>
<div class="line"><a id="l06578" name="l06578"></a><span class="lineno"> 6578</span> </div>
<div class="line"><a id="l06585" name="l06585"></a><span class="lineno"> 6585</span><span class="preprocessor">#define __HAL_RCC_SDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDIOSEL, (uint32_t)(__SOURCE__)))</span></div>
<div class="line"><a id="l06586" name="l06586"></a><span class="lineno"> 6586</span> </div>
<div class="line"><a id="l06592" name="l06592"></a><span class="lineno"> 6592</span><span class="preprocessor">#define __HAL_RCC_GET_SDIO_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDIOSEL))</span></div>
<div class="line"><a id="l06593" name="l06593"></a><span class="lineno"> 6593</span> </div>
<div class="line"><a id="l06594" name="l06594"></a><span class="lineno"> 6594</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06595" name="l06595"></a><span class="lineno"> 6595</span> </div>
<div class="line"><a id="l06596" name="l06596"></a><span class="lineno"> 6596</span><span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div>
<div class="line"><a id="l06604" name="l06604"></a><span class="lineno"> 6604</span><span class="preprocessor">#define __HAL_RCC_I2S_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2SSRC, (__SOURCE__)))</span></div>
<div class="line"><a id="l06605" name="l06605"></a><span class="lineno"> 6605</span> </div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"> 6612</span><span class="preprocessor">#define __HAL_RCC_GET_I2S_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2SSRC))</span></div>
<div class="line"><a id="l06613" name="l06613"></a><span class="lineno"> 6613</span> </div>
<div class="line"><a id="l06621" name="l06621"></a><span class="lineno"> 6621</span><span class="preprocessor">#define __HAL_RCC_FMPI2C1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, (uint32_t)(__SOURCE__)))</span></div>
<div class="line"><a id="l06622" name="l06622"></a><span class="lineno"> 6622</span> </div>
<div class="line"><a id="l06629" name="l06629"></a><span class="lineno"> 6629</span><span class="preprocessor">#define __HAL_RCC_GET_FMPI2C1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL))</span></div>
<div class="line"><a id="l06630" name="l06630"></a><span class="lineno"> 6630</span> </div>
<div class="line"><a id="l06639" name="l06639"></a><span class="lineno"> 6639</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL, (uint32_t)(__SOURCE__)))</span></div>
<div class="line"><a id="l06640" name="l06640"></a><span class="lineno"> 6640</span> </div>
<div class="line"><a id="l06648" name="l06648"></a><span class="lineno"> 6648</span><span class="preprocessor">#define __HAL_RCC_GET_LPTIM1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL))</span></div>
<div class="line"><a id="l06649" name="l06649"></a><span class="lineno"> 6649</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06650" name="l06650"></a><span class="lineno"> 6650</span>      </div>
<div class="line"><a id="l06651" name="l06651"></a><span class="lineno"> 6651</span><span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\</span></div>
<div class="line"><a id="l06652" name="l06652"></a><span class="lineno"> 6652</span><span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\</span></div>
<div class="line"><a id="l06653" name="l06653"></a><span class="lineno"> 6653</span><span class="preprocessor">    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\</span></div>
<div class="line"><a id="l06654" name="l06654"></a><span class="lineno"> 6654</span><span class="preprocessor">    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\</span></div>
<div class="line"><a id="l06655" name="l06655"></a><span class="lineno"> 6655</span><span class="preprocessor">    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l06669" name="l06669"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga292ca7c84f192778314125ed6d7c8333"> 6669</a></span><span class="preprocessor">#define __HAL_RCC_TIMCLKPRESCALER(__PRESC__) (*(__IO uint32_t *) RCC_DCKCFGR_TIMPRE_BB = (__PRESC__))</span></div>
<div class="line"><a id="l06670" name="l06670"></a><span class="lineno"> 6670</span> </div>
<div class="line"><a id="l06671" name="l06671"></a><span class="lineno"> 6671</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx) || STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE ||\</span></div>
<div class="line"><a id="l06672" name="l06672"></a><span class="lineno"> 6672</span><span class="comment">          STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx  || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx ||\</span></div>
<div class="line"><a id="l06673" name="l06673"></a><span class="lineno"> 6673</span><span class="comment">          STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06674" name="l06674"></a><span class="lineno"> 6674</span> </div>
<div class="line"><a id="l06675" name="l06675"></a><span class="lineno"> 6675</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l06676" name="l06676"></a><span class="lineno"> 6676</span> </div>
<div class="line"><a id="l06677" name="l06677"></a><span class="lineno"> 6677</span><span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l06680" name="l06680"></a><span class="lineno"> 6680</span><span class="preprocessor">#define __HAL_RCC_PLLSAI_ENABLE_IT() (RCC-&gt;CIR |= (RCC_CIR_PLLSAIRDYIE))</span></div>
<div class="line"><a id="l06681" name="l06681"></a><span class="lineno"> 6681</span> </div>
<div class="line"><a id="l06684" name="l06684"></a><span class="lineno"> 6684</span><span class="preprocessor">#define __HAL_RCC_PLLSAI_DISABLE_IT() (RCC-&gt;CIR &amp;= ~(RCC_CIR_PLLSAIRDYIE))</span></div>
<div class="line"><a id="l06685" name="l06685"></a><span class="lineno"> 6685</span> </div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"> 6688</span><span class="preprocessor">#define __HAL_RCC_PLLSAI_CLEAR_IT() (RCC-&gt;CIR |= (RCC_CIR_PLLSAIRDYF))</span></div>
<div class="line"><a id="l06689" name="l06689"></a><span class="lineno"> 6689</span> </div>
<div class="line"><a id="l06693" name="l06693"></a><span class="lineno"> 6693</span><span class="preprocessor">#define __HAL_RCC_PLLSAI_GET_IT() ((RCC-&gt;CIR &amp; (RCC_CIR_PLLSAIRDYIE)) == (RCC_CIR_PLLSAIRDYIE))</span></div>
<div class="line"><a id="l06694" name="l06694"></a><span class="lineno"> 6694</span> </div>
<div class="line"><a id="l06698" name="l06698"></a><span class="lineno"> 6698</span><span class="preprocessor">#define __HAL_RCC_PLLSAI_GET_FLAG() ((RCC-&gt;CR &amp; (RCC_CR_PLLSAIRDY)) == (RCC_CR_PLLSAIRDY))</span></div>
<div class="line"><a id="l06699" name="l06699"></a><span class="lineno"> 6699</span> </div>
<div class="line"><a id="l06700" name="l06700"></a><span class="lineno"> 6700</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06701" name="l06701"></a><span class="lineno"> 6701</span> </div>
<div class="line"><a id="l06702" name="l06702"></a><span class="lineno"> 6702</span><span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div>
<div class="line"><a id="l06705" name="l06705"></a><span class="lineno"> 6705</span><span class="preprocessor">#define __HAL_RCC_MCO1_ENABLE() (*(__IO uint32_t *) RCC_CFGR_MCO1EN_BB = ENABLE)</span></div>
<div class="line"><a id="l06706" name="l06706"></a><span class="lineno"> 6706</span><span class="preprocessor">#define __HAL_RCC_MCO1_DISABLE() (*(__IO uint32_t *) RCC_CFGR_MCO1EN_BB = DISABLE)</span></div>
<div class="line"><a id="l06707" name="l06707"></a><span class="lineno"> 6707</span> </div>
<div class="line"><a id="l06710" name="l06710"></a><span class="lineno"> 6710</span><span class="preprocessor">#define __HAL_RCC_MCO2_ENABLE() (*(__IO uint32_t *) RCC_CFGR_MCO2EN_BB = ENABLE)</span></div>
<div class="line"><a id="l06711" name="l06711"></a><span class="lineno"> 6711</span><span class="preprocessor">#define __HAL_RCC_MCO2_DISABLE() (*(__IO uint32_t *) RCC_CFGR_MCO2EN_BB = DISABLE)</span></div>
<div class="line"><a id="l06712" name="l06712"></a><span class="lineno"> 6712</span> </div>
<div class="line"><a id="l06713" name="l06713"></a><span class="lineno"> 6713</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06714" name="l06714"></a><span class="lineno"> 6714</span> </div>
<div class="line"><a id="l06719" name="l06719"></a><span class="lineno"> 6719</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l06727" name="l06727"></a><span class="lineno"> 6727</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_PeriphCLKConfig(<a class="code hl_struct" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>  *PeriphClkInit);</div>
<div class="line"><a id="l06728" name="l06728"></a><span class="lineno"> 6728</span><span class="keywordtype">void</span> HAL_RCCEx_GetPeriphCLKConfig(<a class="code hl_struct" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>  *PeriphClkInit);</div>
<div class="line"><a id="l06729" name="l06729"></a><span class="lineno"> 6729</span> </div>
<div class="line"><a id="l06730" name="l06730"></a><span class="lineno"> 6730</span>uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk);</div>
<div class="line"><a id="l06731" name="l06731"></a><span class="lineno"> 6731</span> </div>
<div class="line"><a id="l06732" name="l06732"></a><span class="lineno"> 6732</span><span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) ||\</span></div>
<div class="line"><a id="l06733" name="l06733"></a><span class="lineno"> 6733</span><span class="preprocessor">    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||\</span></div>
<div class="line"><a id="l06734" name="l06734"></a><span class="lineno"> 6734</span><span class="preprocessor">    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\</span></div>
<div class="line"><a id="l06735" name="l06735"></a><span class="lineno"> 6735</span><span class="preprocessor">    defined(STM32F423xx)</span></div>
<div class="line"><a id="l06736" name="l06736"></a><span class="lineno"> 6736</span><span class="keywordtype">void</span> HAL_RCCEx_SelectLSEMode(uint8_t Mode);</div>
<div class="line"><a id="l06737" name="l06737"></a><span class="lineno"> 6737</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06738" name="l06738"></a><span class="lineno"> 6738</span><span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div>
<div class="line"><a id="l06739" name="l06739"></a><span class="lineno"> 6739</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_EnablePLLI2S(<a class="code hl_struct" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a>  *PLLI2SInit);</div>
<div class="line"><a id="l06740" name="l06740"></a><span class="lineno"> 6740</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_DisablePLLI2S(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l06741" name="l06741"></a><span class="lineno"> 6741</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06742" name="l06742"></a><span class="lineno"> 6742</span><span class="preprocessor">#if defined(RCC_PLLSAI_SUPPORT)</span></div>
<div class="line"><a id="l06743" name="l06743"></a><span class="lineno"> 6743</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_EnablePLLSAI(RCC_PLLSAIInitTypeDef  *PLLSAIInit);</div>
<div class="line"><a id="l06744" name="l06744"></a><span class="lineno"> 6744</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_DisablePLLSAI(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l06745" name="l06745"></a><span class="lineno"> 6745</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06753" name="l06753"></a><span class="lineno"> 6753</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l06754" name="l06754"></a><span class="lineno"> 6754</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l06755" name="l06755"></a><span class="lineno"> 6755</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l06764" name="l06764"></a><span class="lineno"> 6764</span><span class="comment">/* --- CR Register ---*/</span>  </div>
<div class="line"><a id="l06765" name="l06765"></a><span class="lineno"> 6765</span><span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\</span></div>
<div class="line"><a id="l06766" name="l06766"></a><span class="lineno"> 6766</span><span class="preprocessor">    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l06767" name="l06767"></a><span class="lineno"> 6767</span><span class="comment">/* Alias word address of PLLSAION bit */</span></div>
<div class="line"><a id="l06768" name="l06768"></a><span class="lineno"> 6768</span><span class="preprocessor">#define RCC_PLLSAION_BIT_NUMBER       0x1CU</span></div>
<div class="line"><a id="l06769" name="l06769"></a><span class="lineno"> 6769</span><span class="preprocessor">#define RCC_CR_PLLSAION_BB            (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLSAION_BIT_NUMBER * 4U))</span></div>
<div class="line"><a id="l06770" name="l06770"></a><span class="lineno"> 6770</span> </div>
<div class="line"><a id="l06771" name="l06771"></a><span class="lineno"> 6771</span><span class="preprocessor">#define PLLSAI_TIMEOUT_VALUE          2U  </span><span class="comment">/* Timeout value fixed to 2 ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06772" name="l06772"></a><span class="lineno"> 6772</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06773" name="l06773"></a><span class="lineno"> 6773</span> </div>
<div class="line"><a id="l06774" name="l06774"></a><span class="lineno"> 6774</span><span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \</span></div>
<div class="line"><a id="l06775" name="l06775"></a><span class="lineno"> 6775</span><span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \</span></div>
<div class="line"><a id="l06776" name="l06776"></a><span class="lineno"> 6776</span><span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \</span></div>
<div class="line"><a id="l06777" name="l06777"></a><span class="lineno"> 6777</span><span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \</span></div>
<div class="line"><a id="l06778" name="l06778"></a><span class="lineno"> 6778</span><span class="preprocessor">    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l06779" name="l06779"></a><span class="lineno"> 6779</span><span class="comment">/* Alias word address of PLLI2SON bit */</span></div>
<div class="line"><a id="l06780" name="l06780"></a><span class="lineno"> 6780</span><span class="preprocessor">#define RCC_PLLI2SON_BIT_NUMBER    0x1AU</span></div>
<div class="line"><a id="l06781" name="l06781"></a><span class="lineno"> 6781</span><span class="preprocessor">#define RCC_CR_PLLI2SON_BB         (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLI2SON_BIT_NUMBER * 4U))</span></div>
<div class="line"><a id="l06782" name="l06782"></a><span class="lineno"> 6782</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||</span></div>
<div class="line"><a id="l06783" name="l06783"></a><span class="lineno"> 6783</span><span class="comment">          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx ||</span></div>
<div class="line"><a id="l06784" name="l06784"></a><span class="lineno"> 6784</span><span class="comment">          STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06785" name="l06785"></a><span class="lineno"> 6785</span> </div>
<div class="line"><a id="l06786" name="l06786"></a><span class="lineno"> 6786</span><span class="comment">/* --- DCKCFGR Register ---*/</span></div>
<div class="line"><a id="l06787" name="l06787"></a><span class="lineno"> 6787</span><span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\</span></div>
<div class="line"><a id="l06788" name="l06788"></a><span class="lineno"> 6788</span><span class="preprocessor">    defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F401xC) ||\</span></div>
<div class="line"><a id="l06789" name="l06789"></a><span class="lineno"> 6789</span><span class="preprocessor">    defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\</span></div>
<div class="line"><a id="l06790" name="l06790"></a><span class="lineno"> 6790</span><span class="preprocessor">    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\</span></div>
<div class="line"><a id="l06791" name="l06791"></a><span class="lineno"> 6791</span><span class="preprocessor">    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l06792" name="l06792"></a><span class="lineno"> 6792</span><span class="comment">/* Alias word address of TIMPRE bit */</span></div>
<div class="line"><a id="l06793" name="l06793"></a><span class="lineno"> 6793</span><span class="preprocessor">#define RCC_DCKCFGR_OFFSET            (RCC_OFFSET + 0x8CU)</span></div>
<div class="line"><a id="l06794" name="l06794"></a><span class="lineno"> 6794</span><span class="preprocessor">#define RCC_TIMPRE_BIT_NUMBER          0x18U</span></div>
<div class="line"><a id="l06795" name="l06795"></a><span class="lineno"> 6795</span><span class="preprocessor">#define RCC_DCKCFGR_TIMPRE_BB         (PERIPH_BB_BASE + (RCC_DCKCFGR_OFFSET * 32U) + (RCC_TIMPRE_BIT_NUMBER * 4U))</span></div>
<div class="line"><a id="l06796" name="l06796"></a><span class="lineno"> 6796</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F410xx || STM32F401xC ||\</span></div>
<div class="line"><a id="l06797" name="l06797"></a><span class="lineno"> 6797</span><span class="comment">          STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\</span></div>
<div class="line"><a id="l06798" name="l06798"></a><span class="lineno"> 6798</span><span class="comment">          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06799" name="l06799"></a><span class="lineno"> 6799</span> </div>
<div class="line"><a id="l06800" name="l06800"></a><span class="lineno"> 6800</span><span class="comment">/* --- CFGR Register ---*/</span></div>
<div class="line"><a id="l06801" name="l06801"></a><span class="lineno"> 6801</span><span class="preprocessor">#define RCC_CFGR_OFFSET            (RCC_OFFSET + 0x08U)</span></div>
<div class="line"><a id="l06802" name="l06802"></a><span class="lineno"> 6802</span><span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \</span></div>
<div class="line"><a id="l06803" name="l06803"></a><span class="lineno"> 6803</span><span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \</span></div>
<div class="line"><a id="l06804" name="l06804"></a><span class="lineno"> 6804</span><span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \</span></div>
<div class="line"><a id="l06805" name="l06805"></a><span class="lineno"> 6805</span><span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l06806" name="l06806"></a><span class="lineno"> 6806</span><span class="comment">/* Alias word address of I2SSRC bit */</span></div>
<div class="line"><a id="l06807" name="l06807"></a><span class="lineno"> 6807</span><span class="preprocessor">#define RCC_I2SSRC_BIT_NUMBER      0x17U</span></div>
<div class="line"><a id="l06808" name="l06808"></a><span class="lineno"> 6808</span><span class="preprocessor">#define RCC_CFGR_I2SSRC_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32U) + (RCC_I2SSRC_BIT_NUMBER * 4U))</span></div>
<div class="line"><a id="l06809" name="l06809"></a><span class="lineno"> 6809</span>      </div>
<div class="line"><a id="l06810" name="l06810"></a><span class="lineno"> 6810</span><span class="preprocessor">#define PLLI2S_TIMEOUT_VALUE       2U  </span><span class="comment">/* Timeout value fixed to 2 ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06811" name="l06811"></a><span class="lineno"> 6811</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||</span></div>
<div class="line"><a id="l06812" name="l06812"></a><span class="lineno"> 6812</span><span class="comment">          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06813" name="l06813"></a><span class="lineno"> 6813</span>      </div>
<div class="line"><a id="l06814" name="l06814"></a><span class="lineno"> 6814</span><span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\</span></div>
<div class="line"><a id="l06815" name="l06815"></a><span class="lineno"> 6815</span><span class="preprocessor">    defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l06816" name="l06816"></a><span class="lineno"> 6816</span><span class="comment">/* --- PLLI2SCFGR Register ---*/</span></div>
<div class="line"><a id="l06817" name="l06817"></a><span class="lineno"> 6817</span><span class="preprocessor">#define RCC_PLLI2SCFGR_OFFSET         (RCC_OFFSET + 0x84U)</span></div>
<div class="line"><a id="l06818" name="l06818"></a><span class="lineno"> 6818</span><span class="comment">/* Alias word address of PLLI2SSRC bit */</span></div>
<div class="line"><a id="l06819" name="l06819"></a><span class="lineno"> 6819</span><span class="preprocessor">#define RCC_PLLI2SSRC_BIT_NUMBER      0x16U</span></div>
<div class="line"><a id="l06820" name="l06820"></a><span class="lineno"> 6820</span><span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SSRC_BB         (PERIPH_BB_BASE + (RCC_PLLI2SCFGR_OFFSET * 32U) + (RCC_PLLI2SSRC_BIT_NUMBER * 4U))</span></div>
<div class="line"><a id="l06821" name="l06821"></a><span class="lineno"> 6821</span>      </div>
<div class="line"><a id="l06822" name="l06822"></a><span class="lineno"> 6822</span><span class="preprocessor">#define PLLI2S_TIMEOUT_VALUE          2U  </span><span class="comment">/* Timeout value fixed to 2 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06823" name="l06823"></a><span class="lineno"> 6823</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx | STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06824" name="l06824"></a><span class="lineno"> 6824</span> </div>
<div class="line"><a id="l06825" name="l06825"></a><span class="lineno"> 6825</span><span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div>
<div class="line"><a id="l06826" name="l06826"></a><span class="lineno"> 6826</span><span class="comment">/* Alias word address of MCO1EN bit */</span></div>
<div class="line"><a id="l06827" name="l06827"></a><span class="lineno"> 6827</span><span class="preprocessor">#define RCC_MCO1EN_BIT_NUMBER      0x8U</span></div>
<div class="line"><a id="l06828" name="l06828"></a><span class="lineno"> 6828</span><span class="preprocessor">#define RCC_CFGR_MCO1EN_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32U) + (RCC_MCO1EN_BIT_NUMBER * 4U))</span></div>
<div class="line"><a id="l06829" name="l06829"></a><span class="lineno"> 6829</span> </div>
<div class="line"><a id="l06830" name="l06830"></a><span class="lineno"> 6830</span><span class="comment">/* Alias word address of MCO2EN bit */</span></div>
<div class="line"><a id="l06831" name="l06831"></a><span class="lineno"> 6831</span><span class="preprocessor">#define RCC_MCO2EN_BIT_NUMBER      0x9U</span></div>
<div class="line"><a id="l06832" name="l06832"></a><span class="lineno"> 6832</span><span class="preprocessor">#define RCC_CFGR_MCO2EN_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32U) + (RCC_MCO2EN_BIT_NUMBER * 4U))</span></div>
<div class="line"><a id="l06833" name="l06833"></a><span class="lineno"> 6833</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06834" name="l06834"></a><span class="lineno"> 6834</span> </div>
<div class="line"><a id="l06835" name="l06835"></a><span class="lineno"> 6835</span><span class="preprocessor">#define PLL_TIMEOUT_VALUE          2U  </span><span class="comment">/* 2 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06844" name="l06844"></a><span class="lineno"> 6844</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l06851" name="l06851"></a><span class="lineno"> 6851</span><span class="preprocessor">#if defined(STM32F411xE)</span></div>
<div class="line"><a id="l06852" name="l06852"></a><span class="lineno"> 6852</span><span class="preprocessor">#define IS_RCC_PLLN_VALUE(VALUE) ((192U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432U))</span></div>
<div class="line"><a id="l06853" name="l06853"></a><span class="lineno"> 6853</span><span class="preprocessor">#define IS_RCC_PLLI2SN_VALUE(VALUE) ((192U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432U))      </span></div>
<div class="line"><a id="l06854" name="l06854"></a><span class="lineno"> 6854</span><span class="preprocessor">#else </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx ||</span></div>
<div class="line"><a id="l06855" name="l06855"></a><span class="lineno"> 6855</span><span class="comment">         STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE || STM32F410Tx || STM32F410Cx || </span></div>
<div class="line"><a id="l06856" name="l06856"></a><span class="lineno"> 6856</span><span class="comment">         STM32F410Rx || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Cx || STM32F412Rx || </span></div>
<div class="line"><a id="l06857" name="l06857"></a><span class="lineno"> 6857</span><span class="comment">         STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06858" name="l06858"></a><span class="lineno"> 6858</span><span class="preprocessor">#define IS_RCC_PLLN_VALUE(VALUE) ((50U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432U))</span></div>
<div class="line"><a id="l06859" name="l06859"></a><span class="lineno"> 6859</span><span class="preprocessor">#define IS_RCC_PLLI2SN_VALUE(VALUE) ((50U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432U))</span></div>
<div class="line"><a id="l06860" name="l06860"></a><span class="lineno"> 6860</span><span class="preprocessor">#endif  </span><span class="comment">/* STM32F411xE */</span><span class="preprocessor">    </span></div>
<div class="line"><a id="l06861" name="l06861"></a><span class="lineno"> 6861</span>      </div>
<div class="line"><a id="l06862" name="l06862"></a><span class="lineno"> 6862</span><span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx)</span></div>
<div class="line"><a id="l06863" name="l06863"></a><span class="lineno"> 6863</span><span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x0000007FU))</span></div>
<div class="line"><a id="l06864" name="l06864"></a><span class="lineno"> 6864</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06865" name="l06865"></a><span class="lineno"> 6865</span> </div>
<div class="line"><a id="l06866" name="l06866"></a><span class="lineno"> 6866</span><span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx) </span></div>
<div class="line"><a id="l06867" name="l06867"></a><span class="lineno"> 6867</span><span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x00000007U))</span></div>
<div class="line"><a id="l06868" name="l06868"></a><span class="lineno"> 6868</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06869" name="l06869"></a><span class="lineno"> 6869</span> </div>
<div class="line"><a id="l06870" name="l06870"></a><span class="lineno"> 6870</span><span class="preprocessor">#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) </span></div>
<div class="line"><a id="l06871" name="l06871"></a><span class="lineno"> 6871</span><span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x0000000FU))</span></div>
<div class="line"><a id="l06872" name="l06872"></a><span class="lineno"> 6872</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F401xC || STM32F401xE || STM32F411xE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06873" name="l06873"></a><span class="lineno"> 6873</span> </div>
<div class="line"><a id="l06874" name="l06874"></a><span class="lineno"> 6874</span><span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div>
<div class="line"><a id="l06875" name="l06875"></a><span class="lineno"> 6875</span><span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x0000001FU))</span></div>
<div class="line"><a id="l06876" name="l06876"></a><span class="lineno"> 6876</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06877" name="l06877"></a><span class="lineno"> 6877</span> </div>
<div class="line"><a id="l06878" name="l06878"></a><span class="lineno"> 6878</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l06879" name="l06879"></a><span class="lineno"> 6879</span><span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x00000FFFU))</span></div>
<div class="line"><a id="l06880" name="l06880"></a><span class="lineno"> 6880</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06881" name="l06881"></a><span class="lineno"> 6881</span> </div>
<div class="line"><a id="l06882" name="l06882"></a><span class="lineno"> 6882</span><span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l06883" name="l06883"></a><span class="lineno"> 6883</span><span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x000001FFU))</span></div>
<div class="line"><a id="l06884" name="l06884"></a><span class="lineno"> 6884</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06885" name="l06885"></a><span class="lineno"> 6885</span> </div>
<div class="line"><a id="l06886" name="l06886"></a><span class="lineno"> 6886</span><span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)</span></div>
<div class="line"><a id="l06887" name="l06887"></a><span class="lineno"> 6887</span><span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x000003FFU))</span></div>
<div class="line"><a id="l06888" name="l06888"></a><span class="lineno"> 6888</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06889" name="l06889"></a><span class="lineno"> 6889</span>      </div>
<div class="line"><a id="l06890" name="l06890"></a><span class="lineno"> 6890</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l06891" name="l06891"></a><span class="lineno"> 6891</span><span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x00007FFFU))</span></div>
<div class="line"><a id="l06892" name="l06892"></a><span class="lineno"> 6892</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06893" name="l06893"></a><span class="lineno"> 6893</span>      </div>
<div class="line"><a id="l06894" name="l06894"></a><span class="lineno"> 6894</span><span class="preprocessor">#define IS_RCC_PLLI2SR_VALUE(VALUE) ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7U))</span></div>
<div class="line"><a id="l06895" name="l06895"></a><span class="lineno"> 6895</span> </div>
<div class="line"><a id="l06896" name="l06896"></a><span class="lineno"> 6896</span><span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\</span></div>
<div class="line"><a id="l06897" name="l06897"></a><span class="lineno"> 6897</span><span class="preprocessor">    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l06898" name="l06898"></a><span class="lineno"> 6898</span><span class="preprocessor">#define IS_RCC_PLLI2SQ_VALUE(VALUE)     ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15U))</span></div>
<div class="line"><a id="l06899" name="l06899"></a><span class="lineno"> 6899</span> </div>
<div class="line"><a id="l06900" name="l06900"></a><span class="lineno"> 6900</span><span class="preprocessor">#define IS_RCC_PLLSAIN_VALUE(VALUE)     ((50U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432U))</span></div>
<div class="line"><a id="l06901" name="l06901"></a><span class="lineno"> 6901</span> </div>
<div class="line"><a id="l06902" name="l06902"></a><span class="lineno"> 6902</span><span class="preprocessor">#define IS_RCC_PLLSAIQ_VALUE(VALUE)     ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15U))</span></div>
<div class="line"><a id="l06903" name="l06903"></a><span class="lineno"> 6903</span> </div>
<div class="line"><a id="l06904" name="l06904"></a><span class="lineno"> 6904</span><span class="preprocessor">#define IS_RCC_PLLSAIR_VALUE(VALUE)     ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7U))</span></div>
<div class="line"><a id="l06905" name="l06905"></a><span class="lineno"> 6905</span> </div>
<div class="line"><a id="l06906" name="l06906"></a><span class="lineno"> 6906</span><span class="preprocessor">#define IS_RCC_PLLSAI_DIVQ_VALUE(VALUE) ((1U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32U))</span></div>
<div class="line"><a id="l06907" name="l06907"></a><span class="lineno"> 6907</span> </div>
<div class="line"><a id="l06908" name="l06908"></a><span class="lineno"> 6908</span><span class="preprocessor">#define IS_RCC_PLLI2S_DIVQ_VALUE(VALUE) ((1U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32U))</span></div>
<div class="line"><a id="l06909" name="l06909"></a><span class="lineno"> 6909</span> </div>
<div class="line"><a id="l06910" name="l06910"></a><span class="lineno"> 6910</span><span class="preprocessor">#define IS_RCC_PLLSAI_DIVR_VALUE(VALUE) (((VALUE) == RCC_PLLSAIDIVR_2)  ||\</span></div>
<div class="line"><a id="l06911" name="l06911"></a><span class="lineno"> 6911</span><span class="preprocessor">                                         ((VALUE) == RCC_PLLSAIDIVR_4)  ||\</span></div>
<div class="line"><a id="l06912" name="l06912"></a><span class="lineno"> 6912</span><span class="preprocessor">                                         ((VALUE) == RCC_PLLSAIDIVR_8)  ||\</span></div>
<div class="line"><a id="l06913" name="l06913"></a><span class="lineno"> 6913</span><span class="preprocessor">                                         ((VALUE) == RCC_PLLSAIDIVR_16))</span></div>
<div class="line"><a id="l06914" name="l06914"></a><span class="lineno"> 6914</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06915" name="l06915"></a><span class="lineno"> 6915</span> </div>
<div class="line"><a id="l06916" name="l06916"></a><span class="lineno"> 6916</span><span class="preprocessor">#if defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \</span></div>
<div class="line"><a id="l06917" name="l06917"></a><span class="lineno"> 6917</span><span class="preprocessor">    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l06918" name="l06918"></a><span class="lineno"> 6918</span><span class="preprocessor">#define IS_RCC_PLLI2SM_VALUE(VALUE)   ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 63U))</span></div>
<div class="line"><a id="l06919" name="l06919"></a><span class="lineno"> 6919</span> </div>
<div class="line"><a id="l06920" name="l06920"></a><span class="lineno"> 6920</span><span class="preprocessor">#define IS_RCC_LSE_MODE(MODE)           (((MODE) == RCC_LSE_LOWPOWER_MODE) ||\</span></div>
<div class="line"><a id="l06921" name="l06921"></a><span class="lineno"> 6921</span><span class="preprocessor">                                         ((MODE) == RCC_LSE_HIGHDRIVE_MODE))</span></div>
<div class="line"><a id="l06922" name="l06922"></a><span class="lineno"> 6922</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06923" name="l06923"></a><span class="lineno"> 6923</span> </div>
<div class="line"><a id="l06924" name="l06924"></a><span class="lineno"> 6924</span><span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div>
<div class="line"><a id="l06925" name="l06925"></a><span class="lineno"> 6925</span><span class="preprocessor">#define IS_RCC_PLLR_VALUE(VALUE) ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7U))</span></div>
<div class="line"><a id="l06926" name="l06926"></a><span class="lineno"> 6926</span> </div>
<div class="line"><a id="l06927" name="l06927"></a><span class="lineno"> 6927</span><span class="preprocessor">#define IS_RCC_LSE_MODE(MODE)           (((MODE) == RCC_LSE_LOWPOWER_MODE) ||\</span></div>
<div class="line"><a id="l06928" name="l06928"></a><span class="lineno"> 6928</span><span class="preprocessor">                                         ((MODE) == RCC_LSE_HIGHDRIVE_MODE))</span></div>
<div class="line"><a id="l06929" name="l06929"></a><span class="lineno"> 6929</span> </div>
<div class="line"><a id="l06930" name="l06930"></a><span class="lineno"> 6930</span><span class="preprocessor">#define IS_RCC_FMPI2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_FMPI2C1CLKSOURCE_PCLK1)    ||\</span></div>
<div class="line"><a id="l06931" name="l06931"></a><span class="lineno"> 6931</span><span class="preprocessor">                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_SYSCLK) ||\</span></div>
<div class="line"><a id="l06932" name="l06932"></a><span class="lineno"> 6932</span><span class="preprocessor">                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_HSI))</span></div>
<div class="line"><a id="l06933" name="l06933"></a><span class="lineno"> 6933</span> </div>
<div class="line"><a id="l06934" name="l06934"></a><span class="lineno"> 6934</span><span class="preprocessor">#define IS_RCC_LPTIM1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_LPTIM1CLKSOURCE_PCLK1) ||\</span></div>
<div class="line"><a id="l06935" name="l06935"></a><span class="lineno"> 6935</span><span class="preprocessor">                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_HSI) ||\</span></div>
<div class="line"><a id="l06936" name="l06936"></a><span class="lineno"> 6936</span><span class="preprocessor">                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSI) ||\</span></div>
<div class="line"><a id="l06937" name="l06937"></a><span class="lineno"> 6937</span><span class="preprocessor">                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSE))</span></div>
<div class="line"><a id="l06938" name="l06938"></a><span class="lineno"> 6938</span> </div>
<div class="line"><a id="l06939" name="l06939"></a><span class="lineno"> 6939</span><span class="preprocessor">#define IS_RCC_I2SAPBCLKSOURCE(SOURCE)      (((SOURCE) == RCC_I2SAPBCLKSOURCE_PLLR)    ||\</span></div>
<div class="line"><a id="l06940" name="l06940"></a><span class="lineno"> 6940</span><span class="preprocessor">                                             ((SOURCE) == RCC_I2SAPBCLKSOURCE_EXT)    ||\</span></div>
<div class="line"><a id="l06941" name="l06941"></a><span class="lineno"> 6941</span><span class="preprocessor">                                             ((SOURCE) == RCC_I2SAPBCLKSOURCE_PLLSRC))</span></div>
<div class="line"><a id="l06942" name="l06942"></a><span class="lineno"> 6942</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06943" name="l06943"></a><span class="lineno"> 6943</span> </div>
<div class="line"><a id="l06944" name="l06944"></a><span class="lineno"> 6944</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l06945" name="l06945"></a><span class="lineno"> 6945</span><span class="preprocessor">#define IS_RCC_PLLR_VALUE(VALUE) ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7U))</span></div>
<div class="line"><a id="l06946" name="l06946"></a><span class="lineno"> 6946</span>  </div>
<div class="line"><a id="l06947" name="l06947"></a><span class="lineno"> 6947</span><span class="preprocessor">#define IS_RCC_PLLI2SP_VALUE(VALUE)       (((VALUE) == RCC_PLLI2SP_DIV2) ||\</span></div>
<div class="line"><a id="l06948" name="l06948"></a><span class="lineno"> 6948</span><span class="preprocessor">                                           ((VALUE) == RCC_PLLI2SP_DIV4) ||\</span></div>
<div class="line"><a id="l06949" name="l06949"></a><span class="lineno"> 6949</span><span class="preprocessor">                                           ((VALUE) == RCC_PLLI2SP_DIV6) ||\</span></div>
<div class="line"><a id="l06950" name="l06950"></a><span class="lineno"> 6950</span><span class="preprocessor">                                           ((VALUE) == RCC_PLLI2SP_DIV8))</span></div>
<div class="line"><a id="l06951" name="l06951"></a><span class="lineno"> 6951</span> </div>
<div class="line"><a id="l06952" name="l06952"></a><span class="lineno"> 6952</span><span class="preprocessor">#define IS_RCC_PLLSAIM_VALUE(VALUE)       ((VALUE) &lt;= 63U)</span></div>
<div class="line"><a id="l06953" name="l06953"></a><span class="lineno"> 6953</span>  </div>
<div class="line"><a id="l06954" name="l06954"></a><span class="lineno"> 6954</span><span class="preprocessor">#define IS_RCC_PLLSAIP_VALUE(VALUE)       (((VALUE) == RCC_PLLSAIP_DIV2) ||\</span></div>
<div class="line"><a id="l06955" name="l06955"></a><span class="lineno"> 6955</span><span class="preprocessor">                                           ((VALUE) == RCC_PLLSAIP_DIV4) ||\</span></div>
<div class="line"><a id="l06956" name="l06956"></a><span class="lineno"> 6956</span><span class="preprocessor">                                           ((VALUE) == RCC_PLLSAIP_DIV6) ||\</span></div>
<div class="line"><a id="l06957" name="l06957"></a><span class="lineno"> 6957</span><span class="preprocessor">                                           ((VALUE) == RCC_PLLSAIP_DIV8))</span></div>
<div class="line"><a id="l06958" name="l06958"></a><span class="lineno"> 6958</span> </div>
<div class="line"><a id="l06959" name="l06959"></a><span class="lineno"> 6959</span><span class="preprocessor">#define IS_RCC_SAI1CLKSOURCE(SOURCE)      (((SOURCE) == RCC_SAI1CLKSOURCE_PLLSAI) ||\</span></div>
<div class="line"><a id="l06960" name="l06960"></a><span class="lineno"> 6960</span><span class="preprocessor">                                           ((SOURCE) == RCC_SAI1CLKSOURCE_PLLI2S) ||\</span></div>
<div class="line"><a id="l06961" name="l06961"></a><span class="lineno"> 6961</span><span class="preprocessor">                                           ((SOURCE) == RCC_SAI1CLKSOURCE_PLLR)   ||\</span></div>
<div class="line"><a id="l06962" name="l06962"></a><span class="lineno"> 6962</span><span class="preprocessor">                                           ((SOURCE) == RCC_SAI1CLKSOURCE_EXT))</span></div>
<div class="line"><a id="l06963" name="l06963"></a><span class="lineno"> 6963</span> </div>
<div class="line"><a id="l06964" name="l06964"></a><span class="lineno"> 6964</span><span class="preprocessor">#define IS_RCC_SAI2CLKSOURCE(SOURCE)      (((SOURCE) == RCC_SAI2CLKSOURCE_PLLSAI) ||\</span></div>
<div class="line"><a id="l06965" name="l06965"></a><span class="lineno"> 6965</span><span class="preprocessor">                                           ((SOURCE) == RCC_SAI2CLKSOURCE_PLLI2S) ||\</span></div>
<div class="line"><a id="l06966" name="l06966"></a><span class="lineno"> 6966</span><span class="preprocessor">                                           ((SOURCE) == RCC_SAI2CLKSOURCE_PLLR)   ||\</span></div>
<div class="line"><a id="l06967" name="l06967"></a><span class="lineno"> 6967</span><span class="preprocessor">                                           ((SOURCE) == RCC_SAI2CLKSOURCE_PLLSRC))</span></div>
<div class="line"><a id="l06968" name="l06968"></a><span class="lineno"> 6968</span> </div>
<div class="line"><a id="l06969" name="l06969"></a><span class="lineno"> 6969</span><span class="preprocessor">#define IS_RCC_I2SAPB1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLI2S) ||\</span></div>
<div class="line"><a id="l06970" name="l06970"></a><span class="lineno"> 6970</span><span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_EXT)    ||\</span></div>
<div class="line"><a id="l06971" name="l06971"></a><span class="lineno"> 6971</span><span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLR)   ||\</span></div>
<div class="line"><a id="l06972" name="l06972"></a><span class="lineno"> 6972</span><span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLSRC))</span></div>
<div class="line"><a id="l06973" name="l06973"></a><span class="lineno"> 6973</span>                                              </div>
<div class="line"><a id="l06974" name="l06974"></a><span class="lineno"> 6974</span><span class="preprocessor"> #define IS_RCC_I2SAPB2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLI2S) ||\</span></div>
<div class="line"><a id="l06975" name="l06975"></a><span class="lineno"> 6975</span><span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_EXT)    ||\</span></div>
<div class="line"><a id="l06976" name="l06976"></a><span class="lineno"> 6976</span><span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLR)   ||\</span></div>
<div class="line"><a id="l06977" name="l06977"></a><span class="lineno"> 6977</span><span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLSRC))</span></div>
<div class="line"><a id="l06978" name="l06978"></a><span class="lineno"> 6978</span> </div>
<div class="line"><a id="l06979" name="l06979"></a><span class="lineno"> 6979</span><span class="preprocessor">#define IS_RCC_FMPI2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_FMPI2C1CLKSOURCE_PCLK1)    ||\</span></div>
<div class="line"><a id="l06980" name="l06980"></a><span class="lineno"> 6980</span><span class="preprocessor">                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_SYSCLK) ||\</span></div>
<div class="line"><a id="l06981" name="l06981"></a><span class="lineno"> 6981</span><span class="preprocessor">                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_HSI))</span></div>
<div class="line"><a id="l06982" name="l06982"></a><span class="lineno"> 6982</span> </div>
<div class="line"><a id="l06983" name="l06983"></a><span class="lineno"> 6983</span><span class="preprocessor">#define IS_RCC_CECCLKSOURCE(SOURCE)       (((SOURCE) == RCC_CECCLKSOURCE_HSI)   ||\</span></div>
<div class="line"><a id="l06984" name="l06984"></a><span class="lineno"> 6984</span><span class="preprocessor">                                           ((SOURCE) == RCC_CECCLKSOURCE_LSE))</span></div>
<div class="line"><a id="l06985" name="l06985"></a><span class="lineno"> 6985</span> </div>
<div class="line"><a id="l06986" name="l06986"></a><span class="lineno"> 6986</span><span class="preprocessor">#define IS_RCC_CLK48CLKSOURCE(SOURCE)      (((SOURCE) == RCC_CLK48CLKSOURCE_PLLQ) ||\</span></div>
<div class="line"><a id="l06987" name="l06987"></a><span class="lineno"> 6987</span><span class="preprocessor">                                            ((SOURCE) == RCC_CLK48CLKSOURCE_PLLSAIP))</span></div>
<div class="line"><a id="l06988" name="l06988"></a><span class="lineno"> 6988</span> </div>
<div class="line"><a id="l06989" name="l06989"></a><span class="lineno"> 6989</span><span class="preprocessor">#define IS_RCC_SDIOCLKSOURCE(SOURCE)      (((SOURCE) == RCC_SDIOCLKSOURCE_CLK48) ||\</span></div>
<div class="line"><a id="l06990" name="l06990"></a><span class="lineno"> 6990</span><span class="preprocessor">                                           ((SOURCE) == RCC_SDIOCLKSOURCE_SYSCLK))</span></div>
<div class="line"><a id="l06991" name="l06991"></a><span class="lineno"> 6991</span> </div>
<div class="line"><a id="l06992" name="l06992"></a><span class="lineno"> 6992</span><span class="preprocessor">#define IS_RCC_SPDIFRXCLKSOURCE(SOURCE)   (((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLLR) ||\</span></div>
<div class="line"><a id="l06993" name="l06993"></a><span class="lineno"> 6993</span><span class="preprocessor">                                           ((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLLI2SP))  </span></div>
<div class="line"><a id="l06994" name="l06994"></a><span class="lineno"> 6994</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06995" name="l06995"></a><span class="lineno"> 6995</span> </div>
<div class="line"><a id="l06996" name="l06996"></a><span class="lineno"> 6996</span><span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l06997" name="l06997"></a><span class="lineno"> 6997</span><span class="preprocessor">#define IS_RCC_PLLR_VALUE(VALUE)            ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7U))</span></div>
<div class="line"><a id="l06998" name="l06998"></a><span class="lineno"> 6998</span> </div>
<div class="line"><a id="l06999" name="l06999"></a><span class="lineno"> 6999</span><span class="preprocessor">#define IS_RCC_PLLSAIP_VALUE(VALUE)         (((VALUE) == RCC_PLLSAIP_DIV2) ||\</span></div>
<div class="line"><a id="l07000" name="l07000"></a><span class="lineno"> 7000</span><span class="preprocessor">                                             ((VALUE) == RCC_PLLSAIP_DIV4) ||\</span></div>
<div class="line"><a id="l07001" name="l07001"></a><span class="lineno"> 7001</span><span class="preprocessor">                                             ((VALUE) == RCC_PLLSAIP_DIV6) ||\</span></div>
<div class="line"><a id="l07002" name="l07002"></a><span class="lineno"> 7002</span><span class="preprocessor">                                             ((VALUE) == RCC_PLLSAIP_DIV8))</span></div>
<div class="line"><a id="l07003" name="l07003"></a><span class="lineno"> 7003</span> </div>
<div class="line"><a id="l07004" name="l07004"></a><span class="lineno"> 7004</span><span class="preprocessor">#define IS_RCC_CLK48CLKSOURCE(SOURCE)        (((SOURCE) == RCC_CLK48CLKSOURCE_PLLQ) ||\</span></div>
<div class="line"><a id="l07005" name="l07005"></a><span class="lineno"> 7005</span><span class="preprocessor">                                              ((SOURCE) == RCC_CLK48CLKSOURCE_PLLSAIP))</span></div>
<div class="line"><a id="l07006" name="l07006"></a><span class="lineno"> 7006</span> </div>
<div class="line"><a id="l07007" name="l07007"></a><span class="lineno"> 7007</span><span class="preprocessor">#define IS_RCC_SDIOCLKSOURCE(SOURCE)        (((SOURCE) == RCC_SDIOCLKSOURCE_CLK48) ||\</span></div>
<div class="line"><a id="l07008" name="l07008"></a><span class="lineno"> 7008</span><span class="preprocessor">                                             ((SOURCE) == RCC_SDIOCLKSOURCE_SYSCLK))</span></div>
<div class="line"><a id="l07009" name="l07009"></a><span class="lineno"> 7009</span> </div>
<div class="line"><a id="l07010" name="l07010"></a><span class="lineno"> 7010</span><span class="preprocessor">#define IS_RCC_DSIBYTELANECLKSOURCE(SOURCE) (((SOURCE) == RCC_DSICLKSOURCE_PLLR)  ||\</span></div>
<div class="line"><a id="l07011" name="l07011"></a><span class="lineno"> 7011</span><span class="preprocessor">                                             ((SOURCE) == RCC_DSICLKSOURCE_DSIPHY))</span></div>
<div class="line"><a id="l07012" name="l07012"></a><span class="lineno"> 7012</span> </div>
<div class="line"><a id="l07013" name="l07013"></a><span class="lineno"> 7013</span><span class="preprocessor">#define IS_RCC_LSE_MODE(MODE)               (((MODE) == RCC_LSE_LOWPOWER_MODE) ||\</span></div>
<div class="line"><a id="l07014" name="l07014"></a><span class="lineno"> 7014</span><span class="preprocessor">                                             ((MODE) == RCC_LSE_HIGHDRIVE_MODE))</span></div>
<div class="line"><a id="l07015" name="l07015"></a><span class="lineno"> 7015</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l07016" name="l07016"></a><span class="lineno"> 7016</span> </div>
<div class="line"><a id="l07017" name="l07017"></a><span class="lineno"> 7017</span><span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\</span></div>
<div class="line"><a id="l07018" name="l07018"></a><span class="lineno"> 7018</span><span class="preprocessor">    defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l07019" name="l07019"></a><span class="lineno"> 7019</span><span class="preprocessor">#define IS_RCC_PLLI2SQ_VALUE(VALUE) ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15U))</span></div>
<div class="line"><a id="l07020" name="l07020"></a><span class="lineno"> 7020</span>    </div>
<div class="line"><a id="l07021" name="l07021"></a><span class="lineno"> 7021</span><span class="preprocessor">#define IS_RCC_PLLR_VALUE(VALUE) ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7U))</span></div>
<div class="line"><a id="l07022" name="l07022"></a><span class="lineno"> 7022</span> </div>
<div class="line"><a id="l07023" name="l07023"></a><span class="lineno"> 7023</span><span class="preprocessor">#define IS_RCC_PLLI2SCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLI2SCLKSOURCE_PLLSRC) || \</span></div>
<div class="line"><a id="l07024" name="l07024"></a><span class="lineno"> 7024</span><span class="preprocessor">                                            ((__SOURCE__) == RCC_PLLI2SCLKSOURCE_EXT))</span></div>
<div class="line"><a id="l07025" name="l07025"></a><span class="lineno"> 7025</span> </div>
<div class="line"><a id="l07026" name="l07026"></a><span class="lineno"> 7026</span><span class="preprocessor">#define IS_RCC_I2SAPB1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLI2S) ||\</span></div>
<div class="line"><a id="l07027" name="l07027"></a><span class="lineno"> 7027</span><span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_EXT)    ||\</span></div>
<div class="line"><a id="l07028" name="l07028"></a><span class="lineno"> 7028</span><span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLR)   ||\</span></div>
<div class="line"><a id="l07029" name="l07029"></a><span class="lineno"> 7029</span><span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLSRC))</span></div>
<div class="line"><a id="l07030" name="l07030"></a><span class="lineno"> 7030</span>                                              </div>
<div class="line"><a id="l07031" name="l07031"></a><span class="lineno"> 7031</span><span class="preprocessor"> #define IS_RCC_I2SAPB2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLI2S) ||\</span></div>
<div class="line"><a id="l07032" name="l07032"></a><span class="lineno"> 7032</span><span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_EXT)    ||\</span></div>
<div class="line"><a id="l07033" name="l07033"></a><span class="lineno"> 7033</span><span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLR)   ||\</span></div>
<div class="line"><a id="l07034" name="l07034"></a><span class="lineno"> 7034</span><span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLSRC))</span></div>
<div class="line"><a id="l07035" name="l07035"></a><span class="lineno"> 7035</span> </div>
<div class="line"><a id="l07036" name="l07036"></a><span class="lineno"> 7036</span><span class="preprocessor">#define IS_RCC_FMPI2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_FMPI2C1CLKSOURCE_PCLK1)    ||\</span></div>
<div class="line"><a id="l07037" name="l07037"></a><span class="lineno"> 7037</span><span class="preprocessor">                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_SYSCLK) ||\</span></div>
<div class="line"><a id="l07038" name="l07038"></a><span class="lineno"> 7038</span><span class="preprocessor">                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_HSI))</span></div>
<div class="line"><a id="l07039" name="l07039"></a><span class="lineno"> 7039</span> </div>
<div class="line"><a id="l07040" name="l07040"></a><span class="lineno"> 7040</span><span class="preprocessor">#define IS_RCC_CLK48CLKSOURCE(SOURCE)      (((SOURCE) == RCC_CLK48CLKSOURCE_PLLQ) ||\</span></div>
<div class="line"><a id="l07041" name="l07041"></a><span class="lineno"> 7041</span><span class="preprocessor">                                            ((SOURCE) == RCC_CLK48CLKSOURCE_PLLI2SQ))</span></div>
<div class="line"><a id="l07042" name="l07042"></a><span class="lineno"> 7042</span> </div>
<div class="line"><a id="l07043" name="l07043"></a><span class="lineno"> 7043</span><span class="preprocessor">#define IS_RCC_SDIOCLKSOURCE(SOURCE)      (((SOURCE) == RCC_SDIOCLKSOURCE_CLK48) ||\</span></div>
<div class="line"><a id="l07044" name="l07044"></a><span class="lineno"> 7044</span><span class="preprocessor">                                           ((SOURCE) == RCC_SDIOCLKSOURCE_SYSCLK))</span></div>
<div class="line"><a id="l07045" name="l07045"></a><span class="lineno"> 7045</span> </div>
<div class="line"><a id="l07046" name="l07046"></a><span class="lineno"> 7046</span><span class="preprocessor">#define IS_RCC_DFSDM1CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_DFSDM1CLKSOURCE_PCLK2) || \</span></div>
<div class="line"><a id="l07047" name="l07047"></a><span class="lineno"> 7047</span><span class="preprocessor">                                            ((__SOURCE__) == RCC_DFSDM1CLKSOURCE_SYSCLK))</span></div>
<div class="line"><a id="l07048" name="l07048"></a><span class="lineno"> 7048</span> </div>
<div class="line"><a id="l07049" name="l07049"></a><span class="lineno"> 7049</span><span class="preprocessor">#define IS_RCC_DFSDM1AUDIOCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_DFSDM1AUDIOCLKSOURCE_I2S1) || \</span></div>
<div class="line"><a id="l07050" name="l07050"></a><span class="lineno"> 7050</span><span class="preprocessor">                                                 ((__SOURCE__) == RCC_DFSDM1AUDIOCLKSOURCE_I2S2))</span></div>
<div class="line"><a id="l07051" name="l07051"></a><span class="lineno"> 7051</span> </div>
<div class="line"><a id="l07052" name="l07052"></a><span class="lineno"> 7052</span><span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l07053" name="l07053"></a><span class="lineno"> 7053</span><span class="preprocessor">#define IS_RCC_DFSDM2CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_DFSDM2CLKSOURCE_PCLK2) || \</span></div>
<div class="line"><a id="l07054" name="l07054"></a><span class="lineno"> 7054</span><span class="preprocessor">                                            ((__SOURCE__) == RCC_DFSDM2CLKSOURCE_SYSCLK))</span></div>
<div class="line"><a id="l07055" name="l07055"></a><span class="lineno"> 7055</span> </div>
<div class="line"><a id="l07056" name="l07056"></a><span class="lineno"> 7056</span><span class="preprocessor">#define IS_RCC_DFSDM2AUDIOCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_DFSDM2AUDIOCLKSOURCE_I2S1) || \</span></div>
<div class="line"><a id="l07057" name="l07057"></a><span class="lineno"> 7057</span><span class="preprocessor">                                                 ((__SOURCE__) == RCC_DFSDM2AUDIOCLKSOURCE_I2S2))</span></div>
<div class="line"><a id="l07058" name="l07058"></a><span class="lineno"> 7058</span> </div>
<div class="line"><a id="l07059" name="l07059"></a><span class="lineno"> 7059</span><span class="preprocessor">#define IS_RCC_LPTIM1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_LPTIM1CLKSOURCE_PCLK1) ||\</span></div>
<div class="line"><a id="l07060" name="l07060"></a><span class="lineno"> 7060</span><span class="preprocessor">                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_HSI)  ||\</span></div>
<div class="line"><a id="l07061" name="l07061"></a><span class="lineno"> 7061</span><span class="preprocessor">                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSI)  ||\</span></div>
<div class="line"><a id="l07062" name="l07062"></a><span class="lineno"> 7062</span><span class="preprocessor">                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSE))</span></div>
<div class="line"><a id="l07063" name="l07063"></a><span class="lineno"> 7063</span> </div>
<div class="line"><a id="l07064" name="l07064"></a><span class="lineno"> 7064</span><span class="preprocessor">#define IS_RCC_SAIACLKSOURCE(SOURCE)     (((SOURCE) == RCC_SAIACLKSOURCE_PLLI2SR) ||\</span></div>
<div class="line"><a id="l07065" name="l07065"></a><span class="lineno"> 7065</span><span class="preprocessor">                                          ((SOURCE) == RCC_SAIACLKSOURCE_EXT)     ||\</span></div>
<div class="line"><a id="l07066" name="l07066"></a><span class="lineno"> 7066</span><span class="preprocessor">                                          ((SOURCE) == RCC_SAIACLKSOURCE_PLLR)    ||\</span></div>
<div class="line"><a id="l07067" name="l07067"></a><span class="lineno"> 7067</span><span class="preprocessor">                                          ((SOURCE) == RCC_SAIACLKSOURCE_PLLSRC))</span></div>
<div class="line"><a id="l07068" name="l07068"></a><span class="lineno"> 7068</span> </div>
<div class="line"><a id="l07069" name="l07069"></a><span class="lineno"> 7069</span><span class="preprocessor">#define IS_RCC_SAIBCLKSOURCE(SOURCE)     (((SOURCE) == RCC_SAIBCLKSOURCE_PLLI2SR) ||\</span></div>
<div class="line"><a id="l07070" name="l07070"></a><span class="lineno"> 7070</span><span class="preprocessor">                                          ((SOURCE) == RCC_SAIBCLKSOURCE_EXT)     ||\</span></div>
<div class="line"><a id="l07071" name="l07071"></a><span class="lineno"> 7071</span><span class="preprocessor">                                          ((SOURCE) == RCC_SAIBCLKSOURCE_PLLR)    ||\</span></div>
<div class="line"><a id="l07072" name="l07072"></a><span class="lineno"> 7072</span><span class="preprocessor">                                          ((SOURCE) == RCC_SAIBCLKSOURCE_PLLSRC))</span></div>
<div class="line"><a id="l07073" name="l07073"></a><span class="lineno"> 7073</span> </div>
<div class="line"><a id="l07074" name="l07074"></a><span class="lineno"> 7074</span><span class="preprocessor">#define IS_RCC_PLL_DIVR_VALUE(VALUE) ((1U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32U))</span></div>
<div class="line"><a id="l07075" name="l07075"></a><span class="lineno"> 7075</span> </div>
<div class="line"><a id="l07076" name="l07076"></a><span class="lineno"> 7076</span><span class="preprocessor">#define IS_RCC_PLLI2S_DIVR_VALUE(VALUE) ((1U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32U))</span></div>
<div class="line"><a id="l07077" name="l07077"></a><span class="lineno"> 7077</span> </div>
<div class="line"><a id="l07078" name="l07078"></a><span class="lineno"> 7078</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l07079" name="l07079"></a><span class="lineno"> 7079</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l07080" name="l07080"></a><span class="lineno"> 7080</span> </div>
<div class="line"><a id="l07081" name="l07081"></a><span class="lineno"> 7081</span><span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \</span></div>
<div class="line"><a id="l07082" name="l07082"></a><span class="lineno"> 7082</span><span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \</span></div>
<div class="line"><a id="l07083" name="l07083"></a><span class="lineno"> 7083</span><span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \</span></div>
<div class="line"><a id="l07084" name="l07084"></a><span class="lineno"> 7084</span><span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \</span></div>
<div class="line"><a id="l07085" name="l07085"></a><span class="lineno"> 7085</span><span class="preprocessor">    defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div>
<div class="line"><a id="l07086" name="l07086"></a><span class="lineno"> 7086</span>      </div>
<div class="line"><a id="l07087" name="l07087"></a><span class="lineno"> 7087</span><span class="preprocessor">#define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_PLLI2SCLK)|| \</span></div>
<div class="line"><a id="l07088" name="l07088"></a><span class="lineno"> 7088</span><span class="preprocessor">                                   ((SOURCE) == RCC_MCO2SOURCE_HSE)    || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK))</span></div>
<div class="line"><a id="l07089" name="l07089"></a><span class="lineno"> 7089</span> </div>
<div class="line"><a id="l07090" name="l07090"></a><span class="lineno"> 7090</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||</span></div>
<div class="line"><a id="l07091" name="l07091"></a><span class="lineno"> 7091</span><span class="comment">          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || \</span></div>
<div class="line"><a id="l07092" name="l07092"></a><span class="lineno"> 7092</span><span class="comment">          STM32F412Rx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l07093" name="l07093"></a><span class="lineno"> 7093</span> </div>
<div class="line"><a id="l07094" name="l07094"></a><span class="lineno"> 7094</span><span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)      </span></div>
<div class="line"><a id="l07095" name="l07095"></a><span class="lineno"> 7095</span><span class="preprocessor">#define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_I2SCLK)|| \</span></div>
<div class="line"><a id="l07096" name="l07096"></a><span class="lineno"> 7096</span><span class="preprocessor">                                   ((SOURCE) == RCC_MCO2SOURCE_HSE)    || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK))</span></div>
<div class="line"><a id="l07097" name="l07097"></a><span class="lineno"> 7097</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l07113" name="l07113"></a><span class="lineno"> 7113</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l07114" name="l07114"></a><span class="lineno"> 7114</span>}</div>
<div class="line"><a id="l07115" name="l07115"></a><span class="lineno"> 7115</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l07116" name="l07116"></a><span class="lineno"> 7116</span> </div>
<div class="line"><a id="l07117" name="l07117"></a><span class="lineno"> 7117</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_HAL_RCC_EX_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l07118" name="l07118"></a><span class="lineno"> 7118</span> </div>
<div class="line"><a id="l07119" name="l07119"></a><span class="lineno"> 7119</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html">stm32f4xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions.</div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_def.h:58</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_i2_s_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a></div><div class="ttdoc">PLLI2S Clock structure definition</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:401</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_i2_s_init_type_def_html_a1edb776fccb621edb1405b3502ebc8eb"><div class="ttname"><a href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#a1edb776fccb621edb1405b3502ebc8eb">RCC_PLLI2SInitTypeDef::PLLI2SN</a></div><div class="ttdeci">uint32_t PLLI2SN</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:407</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_i2_s_init_type_def_html_ad49056bf464bd58c0c0692c36b70b473"><div class="ttname"><a href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#ad49056bf464bd58c0c0692c36b70b473">RCC_PLLI2SInitTypeDef::PLLI2SR</a></div><div class="ttdeci">uint32_t PLLI2SR</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:412</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></div><div class="ttdoc">RCC PLL configuration structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:64</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a2482608639ebfffc51a41135c979369b"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a2482608639ebfffc51a41135c979369b">RCC_PLLInitTypeDef::PLLN</a></div><div class="ttdeci">uint32_t PLLN</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:74</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a2b69dfec4b8ab52d649a71d141892691"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a2b69dfec4b8ab52d649a71d141892691">RCC_PLLInitTypeDef::PLLQ</a></div><div class="ttdeci">uint32_t PLLQ</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:81</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a4ecedf3ef401fa564aa636824fc3ded0"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a4ecedf3ef401fa564aa636824fc3ded0">RCC_PLLInitTypeDef::PLLP</a></div><div class="ttdeci">uint32_t PLLP</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:78</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a6cbaf84f6566af15e6e4f97a339d5759"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759">RCC_PLLInitTypeDef::PLLState</a></div><div class="ttdeci">uint32_t PLLState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:65</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a72806832a179af8756b9330de7f7c6a8"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8">RCC_PLLInitTypeDef::PLLSource</a></div><div class="ttdeci">uint32_t PLLSource</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:68</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_af8ae37696b35fd358c1ec1f6391158a4"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#af8ae37696b35fd358c1ec1f6391158a4">RCC_PLLInitTypeDef::PLLM</a></div><div class="ttdeci">uint32_t PLLM</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:71</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a></div><div class="ttdoc">RCC extended clocks structure definition</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:422</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a1fe6e3d75864d85b911eef15dfc35925"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a1fe6e3d75864d85b911eef15dfc35925">RCC_PeriphCLKInitTypeDef::PeriphClockSelection</a></div><div class="ttdeci">uint32_t PeriphClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:423</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a6bfa5cc9c6a8a034b552f02682dec8d4"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a6bfa5cc9c6a8a034b552f02682dec8d4">RCC_PeriphCLKInitTypeDef::TIMPresSelection</a></div><div class="ttdeci">uint8_t TIMPresSelection</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:432</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_acc2f1ab5bca1f524c6dc9f7b8dce747d"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#acc2f1ab5bca1f524c6dc9f7b8dce747d">RCC_PeriphCLKInitTypeDef::PLLI2S</a></div><div class="ttdeci">RCC_PLLI2SInitTypeDef PLLI2S</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:426</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_ad2c422d62b056a61d7bbb599c89dbc1e"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#ad2c422d62b056a61d7bbb599c89dbc1e">RCC_PeriphCLKInitTypeDef::RTCClockSelection</a></div><div class="ttdeci">uint32_t RTCClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:429</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
