#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue May  5 21:55:47 2020
# Process ID: 28292
# Current directory: C:/Users/77060/Desktop/COD-exp/lab2_register_memory
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27376 C:\Users\77060\Desktop\COD-exp\lab2_register_memory\lab2_register_memory.xpr
# Log file: C:/Users/77060/Desktop/COD-exp/lab2_register_memory/vivado.log
# Journal file: C:/Users/77060/Desktop/COD-exp/lab2_register_memory\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 739.355 ; gain = 55.879
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_blk_mem.v w ]
add_files -fileset sim_1 C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_blk_mem.v
update_compile_order -fileset sim_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dist_mem' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dist_mem_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dist_mem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dist_mem_behav xil_defaultlib.tb_dist_mem xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dist_mem_behav xil_defaultlib.tb_dist_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.tb_dist_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dist_mem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dist_mem_behav -key {Behavioral:sim_1:Functional:tb_dist_mem} -tclbatch {tb_dist_mem.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_dist_mem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 140 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_dist_mem.v" Line 71
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 850.785 ; gain = 23.738
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dist_mem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 850.785 ; gain = 24.430
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property top tb_blk_mem [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_blk_mem' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_blk_mem_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/blk_mem/sim/blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_blk_mem
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_blk_mem_behav xil_defaultlib.tb_blk_mem xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_blk_mem_behav xil_defaultlib.tb_blk_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem
Compiling module xil_defaultlib.tb_blk_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_blk_mem_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/xsim.dir/tb_blk_mem_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 109.109 ; gain = 17.469
INFO: [Common 17-206] Exiting Webtalk at Tue May  5 22:32:03 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 850.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_blk_mem_behav -key {Behavioral:sim_1:Functional:tb_blk_mem} -tclbatch {tb_blk_mem.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_blk_mem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_blk_mem.u_blk_mem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 240 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_blk_mem.v" Line 77
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 850.785 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_blk_mem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 850.785 ; gain = 0.000
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 850.785 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_blk_mem' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_blk_mem_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/blk_mem/sim/blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_blk_mem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_blk_mem_behav xil_defaultlib.tb_blk_mem xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_blk_mem_behav xil_defaultlib.tb_blk_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem
Compiling module xil_defaultlib.tb_blk_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_blk_mem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_blk_mem_behav -key {Behavioral:sim_1:Functional:tb_blk_mem} -tclbatch {tb_blk_mem.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_blk_mem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_blk_mem.u_blk_mem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 240 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_blk_mem.v" Line 77
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_blk_mem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 850.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v w ]
add_files C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v
update_compile_order -fileset sources_1
close [ open C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v w ]
add_files C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v
update_compile_order -fileset sources_1
close [ open C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v w ]
add_files C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v
update_compile_order -fileset sources_1
close [ open C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v w ]
add_files C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v
update_compile_order -fileset sources_1
close [ open C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v w ]
add_files C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_blk_mem' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_blk_mem_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_blk_mem_behav xil_defaultlib.tb_blk_mem xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_blk_mem_behav xil_defaultlib.tb_blk_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_blk_mem_behav -key {Behavioral:sim_1:Functional:tb_blk_mem} -tclbatch {tb_blk_mem.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_blk_mem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_blk_mem.u_blk_mem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 240 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_blk_mem.v" Line 77
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 850.785 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_blk_mem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 850.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
close [ open C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v w ]
add_files C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v w ]
add_files -fileset sim_1 C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v
update_compile_order -fileset sim_1
set_property top tb_fifo [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/xsim.dir/tb_fifo_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/xsim.dir/tb_fifo_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May  6 14:08:58 2020. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May  6 14:08:58 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 857.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 390 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 86
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 857.836 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 857.836 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 899.988 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 400 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 86
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 900.398 ; gain = 0.410
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 900.398 ; gain = 0.410
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run 10 ns
run 10 ns
run all
$finish called at time : 400 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 86
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 400 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 910.449 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 400 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 86
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 400 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 86
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 400 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 925.504 ; gain = 1.145
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 400 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 86
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 400 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 86
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
boost::filesystem::remove: : "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 925.504 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1060 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 94
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1060 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 94
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 1060 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 94
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
boost::filesystem::remove: : "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 400 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1796.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1796.914 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 101
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 101
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 101
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1796.914 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 101
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 101
update_compile_order -fileset sim_1
restart
INFO: [Simtcl 6-17] Simulation restarted
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1796.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1796.914 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 98
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1796.914 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 98
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1796.914 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 98
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1796.914 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 98
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1796.914 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 98
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 98
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 98
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1796.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1796.914 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1796.914 ; gain = 0.000
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 98
save_wave_config {C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
set_property xsim.view C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -view {C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 98
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1796.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1796.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -view {C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 98
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1796.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1796.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -view {C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 740 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 98
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1796.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1796.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -view {C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 750 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 99
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1796.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1796.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -view {C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 750 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 99
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1796.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1796.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -view {C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 750 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 99
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1796.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1796.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -view {C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 750 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 99
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1796.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1796.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -view {C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 750 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 102
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1796.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1796.914 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 1796.914 ; gain = 0.000
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -view {C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 840 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 102
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1796.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1796.914 ; gain = 0.000
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <dist_mem_gen_v8_0_13> not found while processing module instance <inst> [C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/dist_mem/sim/dist_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -view {C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 840 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 102
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1796.914 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/blk_mem/sim/blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -view {C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fifo.u_fifo.RAM.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 840 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 102
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1796.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1796.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/blk_mem/sim/blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -view {C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fifo.u_fifo.RAM.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 840 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 102
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1796.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1796.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim/dist_men.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/blk_mem/sim/blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pt_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
"xelab -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19d9c8b51e0646f6bee07294d84b92bc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.pt_read
Compiling module xil_defaultlib.pt_write
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.flag_FSM
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -view {C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fifo.u_fifo.RAM.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 840 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 102
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1796.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1796.914 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1796.914 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fifo.u_fifo.RAM.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 840 ns : File "C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v" Line 102
save_wave_config {C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: fifo
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-2507] parameter declaration becomes local in flag_FSM with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in flag_FSM with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in flag_FSM with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in flag_FSM with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v:35]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1796.914 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (1#1) [C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v:23]
INFO: [Synth 8-6157] synthesizing module 'pt_read' [C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v:23]
	Parameter MAX_LEN bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pt_read' (2#1) [C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v:23]
INFO: [Synth 8-6157] synthesizing module 'pt_write' [C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v:23]
	Parameter MAX_LEN bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pt_write' (3#1) [C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX2to1' [C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v:23]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2to1' (4#1) [C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'flag_FSM' [C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v:23]
	Parameter MAX_LEN bound to: 16 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter NORMAL bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter OTHER bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'flag_FSM' (5#1) [C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem' [C:/Users/77060/Desktop/COD-exp/lab2_register_memory/.Xil/Vivado-28292-LAPTOP-A473LDFT/realtime/blk_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem' (6#1) [C:/Users/77060/Desktop/COD-exp/lab2_register_memory/.Xil/Vivado-28292-LAPTOP-A473LDFT/realtime/blk_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (7#1) [C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1796.914 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1796.914 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1796.914 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/ip/blk_mem/blk_mem.dcp' for cell 'RAM'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1796.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1796.914 ; gain = 0.000
24 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1796.914 ; gain = 0.000
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  6 20:50:56 2020...
