{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668333964184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668333964193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 04:06:03 2022 " "Processing started: Sun Nov 13 04:06:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668333964193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668333964193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tren -c tren " "Command: quartus_map --read_settings_files=on --write_settings_files=off tren -c tren" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668333964193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668333965053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668333965053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tren.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tren.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tren-behavioral " "Found design unit 1: tren-behavioral" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668333983940 ""} { "Info" "ISGN_ENTITY_NAME" "1 tren " "Found entity 1: tren" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668333983940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668333983940 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tren " "Elaborating entity \"tren\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668333983993 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segundo tren.vhd(14) " "VHDL Signal Declaration warning at tren.vhd(14): used implicit default value for signal \"segundo\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668333983996 "|tren"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segundo tren.vhd(21) " "VHDL Process Statement warning at tren.vhd(21): signal \"segundo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668333983997 "|tren"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alto2 tren.vhd(26) " "VHDL Process Statement warning at tren.vhd(26): inferring latch(es) for signal or variable \"alto2\", which holds its previous value in one or more paths through the process" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1668333983998 "|tren"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_FF1 tren.vhd(26) " "VHDL Process Statement warning at tren.vhd(26): inferring latch(es) for signal or variable \"reset_FF1\", which holds its previous value in one or more paths through the process" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1668333983998 "|tren"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alto1 tren.vhd(26) " "VHDL Process Statement warning at tren.vhd(26): inferring latch(es) for signal or variable \"alto1\", which holds its previous value in one or more paths through the process" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1668333983998 "|tren"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "oeste tren.vhd(26) " "VHDL Process Statement warning at tren.vhd(26): inferring latch(es) for signal or variable \"oeste\", which holds its previous value in one or more paths through the process" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1668333983998 "|tren"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "este tren.vhd(26) " "VHDL Process Statement warning at tren.vhd(26): inferring latch(es) for signal or variable \"este\", which holds its previous value in one or more paths through the process" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1668333983998 "|tren"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "este tren.vhd(26) " "Inferred latch for \"este\" at tren.vhd(26)" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668333983999 "|tren"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oeste tren.vhd(26) " "Inferred latch for \"oeste\" at tren.vhd(26)" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668333984000 "|tren"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alto1 tren.vhd(26) " "Inferred latch for \"alto1\" at tren.vhd(26)" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668333984000 "|tren"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_FF1 tren.vhd(26) " "Inferred latch for \"reset_FF1\" at tren.vhd(26)" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668333984000 "|tren"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alto2 tren.vhd(26) " "Inferred latch for \"alto2\" at tren.vhd(26)" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668333984000 "|tren"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "alto1 VCC " "Pin \"alto1\" is stuck at VCC" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668333984688 "|tren|alto1"} { "Warning" "WMLS_MLS_STUCK_PIN" "alto2 VCC " "Pin \"alto2\" is stuck at VCC" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668333984688 "|tren|alto2"} { "Warning" "WMLS_MLS_STUCK_PIN" "este VCC " "Pin \"este\" is stuck at VCC" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668333984688 "|tren|este"} { "Warning" "WMLS_MLS_STUCK_PIN" "oeste VCC " "Pin \"oeste\" is stuck at VCC" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668333984688 "|tren|oeste"} { "Warning" "WMLS_MLS_STUCK_PIN" "reset_FF1 VCC " "Pin \"reset_FF1\" is stuck at VCC" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668333984688 "|tren|reset_FF1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668333984688 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668333984912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668333984912 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reloj " "No output dependent on input pin \"reloj\"" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668333984965 "|tren|reloj"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alto " "No output dependent on input pin \"alto\"" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668333984965 "|tren|alto"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sa " "No output dependent on input pin \"sa\"" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668333984965 "|tren|sa"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sn " "No output dependent on input pin \"sn\"" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668333984965 "|tren|sn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "emergencia " "No output dependent on input pin \"emergencia\"" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668333984965 "|tren|emergencia"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "estacion " "No output dependent on input pin \"estacion\"" {  } { { "tren.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-3/codigo/original/tren.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668333984965 "|tren|estacion"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668333984965 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668333984965 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668333984965 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668333984965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668333985003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 04:06:25 2022 " "Processing ended: Sun Nov 13 04:06:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668333985003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668333985003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668333985003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668333985003 ""}
