#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov 26 03:44:18 2022
# Process ID: 15000
# Current directory: E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15876 E:\ITMO\1-1\Architecture and hardware description languages\activecore\activecore-master\designs\rtl\udm\syn\NEXYS4_DDR\NEXYS4_DDR.xpr
# Log file: E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/vivado.log
# Journal file: E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR'
INFO: [Project 1-313] Project file moved from 'D:/PROJECTS/PERSONAL/activecore/activecore/designs/rtl/udm/syn/NEXYS4_DDR' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'sys_clk_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.ip_user_files', nor could it be found using path 'D:/PROJECTS/PERSONAL/activecore/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 804.258 ; gain = 193.168
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.ip_user_files/ip/sys_clk/sys_clk_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk
INFO: [VRFC 10-311] analyzing module sys_clk_sys_clk_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'ARRSIZE' must explicitly be declared as automatic or static [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/tb.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NEXYS4_DDR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/reset_sync/reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual_memsplit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual_memsplit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:62]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:125]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/reset_sync/reset_sync.v" Line 1. Module reset_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm.v" Line 10. Module udm(BUS_TIMEOUT=100,RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v" Line 10. Module uart_rx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v" Line 10. Module uart_tx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v" Line 10. Module udm_controller(BUS_TIMEOUT=100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v" Line 1. Module ram_dual(init_type="none",init_data="nodata.hex",adr_width=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MemSplit32
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.sys_clk_sys_clk_clk_wiz
Compiling module xil_defaultlib.sys_clk
Compiling module xil_defaultlib.reset_sync
Compiling module xil_defaultlib.uart_rx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.uart_tx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.udm_controller(BUS_TIMEOUT=100)
Compiling module xil_defaultlib.udm(BUS_TIMEOUT=100,RTX_EXTERNAL...
Compiling module xil_defaultlib.ram_dual(init_type="none",init_d...
Compiling module xil_defaultlib.NEXYS4_DDR(SIM="YES")
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/ITMO/1-1/Architecture -notrace
couldn't read file "E:/ITMO/1-1/Architecture": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 03:44:57 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.199 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
### SIMULATION STARTED ###
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 883.406 ; gain = 24.836
run all
WARNING: File: E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/udm.svh Line: 20 : Attempting to dereference a null or uninitialized class object in write context : This is not allowed and the write is ignored.
WARNING: File: E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/udm.svh Line: 20 : Attempting to dereference a null or uninitialized class object in write context : This is not allowed and the write is ignored.
UDM WR32: addr: 0x80000000, data: 0x112233cc
UDM WR32: addr: 0x80000004, data: 0x55aa55aa
UDM WR32: addr: 0x80000008, data: 0x01010202
UDM WR32: addr: 0x8000000c, data: 0x44556677
UDM WR32: addr: 0x80000010, data: 0x00000003
UDM WR32: addr: 0x80000014, data: 0x00000004
UDM WR32: addr: 0x80000018, data: 0x00000005
UDM WR32: addr: 0x8000001c, data: 0x00000006
UDM WR32: addr: 0x80000020, data: 0x00000007
UDM WR32: addr: 0x80000024, data: 0xdeadbeef
UDM WR32: addr: 0x80000028, data: 0xfefe8800
UDM WR32: addr: 0x8000002c, data: 0x23344556
UDM WR32: addr: 0x80000030, data: 0x05050505
UDM WR32: addr: 0x80000034, data: 0x07070707
UDM WR32: addr: 0x80000038, data: 0x99999999
UDM WR32: addr: 0x8000003c, data: 0xbadc0ffe
UDM WR32: addr: 0x00000000, data: 0x5a5a5a5a
UDM RD32: addr: 0x00000004, data: 0x00000038
### TEST PROCEDURE FINISHED ###
$stop called at time : 18855 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/tb.sv" Line 128
close_sim
INFO: [Simtcl 6-16] Simulation closed
file mkdir E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new
file mkdir E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new
file mkdir E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new
file mkdir E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new
file mkdir E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new
file mkdir E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new
file mkdir {E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new}
close [ open {E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv} w ]
add_files {{E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv}}
close [ open {E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv} w ]
add_files {{E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv}}
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'ARRSIZE' must explicitly be declared as automatic or static [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/tb.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NEXYS4_DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anlz_byte
INFO: [VRFC 10-311] analyzing module msb
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anlz_byte_mul
INFO: [VRFC 10-311] analyzing module msb_mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv:79]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:62]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:125]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/reset_sync/reset_sync.v" Line 1. Module reset_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm.v" Line 10. Module udm(BUS_TIMEOUT=100,RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v" Line 10. Module uart_rx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v" Line 10. Module uart_tx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v" Line 10. Module udm_controller(BUS_TIMEOUT=100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v" Line 1. Module ram_dual(init_type="none",init_data="nodata.hex",adr_width=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv" Line 25. Module msb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv" Line 1. Module anlz_byte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv" Line 1. Module anlz_byte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv" Line 1. Module anlz_byte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv" Line 1. Module anlz_byte doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MemSplit32
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.sys_clk_sys_clk_clk_wiz
Compiling module xil_defaultlib.sys_clk
Compiling module xil_defaultlib.reset_sync
Compiling module xil_defaultlib.uart_rx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.uart_tx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.udm_controller(BUS_TIMEOUT=100)
Compiling module xil_defaultlib.udm(BUS_TIMEOUT=100,RTX_EXTERNAL...
Compiling module xil_defaultlib.ram_dual(init_type="none",init_d...
Compiling module xil_defaultlib.anlz_byte
Compiling module xil_defaultlib.msb
Compiling module xil_defaultlib.NEXYS4_DDR(SIM="YES")
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 945.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
### SIMULATION STARTED ###
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 945.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'ARRSIZE' must explicitly be declared as automatic or static [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/tb.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NEXYS4_DDR
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:62]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:125]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/reset_sync/reset_sync.v" Line 1. Module reset_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm.v" Line 10. Module udm(BUS_TIMEOUT=100,RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v" Line 10. Module uart_rx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v" Line 10. Module uart_tx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v" Line 10. Module udm_controller(BUS_TIMEOUT=100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v" Line 1. Module ram_dual(init_type="none",init_data="nodata.hex",adr_width=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv" Line 25. Module msb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv" Line 1. Module anlz_byte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv" Line 1. Module anlz_byte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv" Line 1. Module anlz_byte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv" Line 1. Module anlz_byte doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MemSplit32
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.sys_clk_sys_clk_clk_wiz
Compiling module xil_defaultlib.sys_clk
Compiling module xil_defaultlib.reset_sync
Compiling module xil_defaultlib.uart_rx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.uart_tx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.udm_controller(BUS_TIMEOUT=100)
Compiling module xil_defaultlib.udm(BUS_TIMEOUT=100,RTX_EXTERNAL...
Compiling module xil_defaultlib.ram_dual(init_type="none",init_d...
Compiling module xil_defaultlib.anlz_byte
Compiling module xil_defaultlib.msb
Compiling module xil_defaultlib.NEXYS4_DDR(SIM="YES")
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 945.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
### SIMULATION STARTED ###
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 945.324 ; gain = 0.000
run all
WARNING: File: E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/udm.svh Line: 20 : Attempting to dereference a null or uninitialized class object in write context : This is not allowed and the write is ignored.
WARNING: File: E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/udm.svh Line: 20 : Attempting to dereference a null or uninitialized class object in write context : This is not allowed and the write is ignored.
UDM WR32: addr: 0x80000000, data: 0x112233cc
UDM WR32: addr: 0x80000004, data: 0x55aa55aa
UDM WR32: addr: 0x80000008, data: 0x01010202
UDM WR32: addr: 0x8000000c, data: 0x44556677
UDM WR32: addr: 0x80000010, data: 0x00000003
UDM WR32: addr: 0x80000014, data: 0x00000004
UDM WR32: addr: 0x80000018, data: 0x00000005
UDM WR32: addr: 0x8000001c, data: 0x00000006
UDM WR32: addr: 0x80000020, data: 0x00000007
UDM WR32: addr: 0x80000024, data: 0xdeadbeef
UDM WR32: addr: 0x80000028, data: 0xfefe8800
UDM WR32: addr: 0x8000002c, data: 0x23344556
UDM WR32: addr: 0x80000030, data: 0x05050505
UDM WR32: addr: 0x80000034, data: 0x07070707
UDM WR32: addr: 0x80000038, data: 0x99999999
UDM WR32: addr: 0x8000003c, data: 0xbadc0ffe
UDM WR32: addr: 0x10000000, data: 0x00000467
UDM WR32: addr: 0x00000000, data: 0x5a5a5a5a
UDM RD32: addr: 0x00000004, data: 0x00000039
UDM RD32: addr: 0x20000000, data: 0x0000000a
### TEST PROCEDURE FINISHED ###
$stop called at time : 19365 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/tb.sv" Line 132
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'ARRSIZE' must explicitly be declared as automatic or static [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/tb.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NEXYS4_DDR
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:62]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:125]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv:79]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/reset_sync/reset_sync.v" Line 1. Module reset_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm.v" Line 10. Module udm(BUS_TIMEOUT=100,RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v" Line 10. Module uart_rx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v" Line 10. Module uart_tx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v" Line 10. Module udm_controller(BUS_TIMEOUT=100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v" Line 1. Module ram_dual(init_type="none",init_data="nodata.hex",adr_width=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 71. Module msb_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MemSplit32
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.sys_clk_sys_clk_clk_wiz
Compiling module xil_defaultlib.sys_clk
Compiling module xil_defaultlib.reset_sync
Compiling module xil_defaultlib.uart_rx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.uart_tx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.udm_controller(BUS_TIMEOUT=100)
Compiling module xil_defaultlib.udm(BUS_TIMEOUT=100,RTX_EXTERNAL...
Compiling module xil_defaultlib.ram_dual(init_type="none",init_d...
Compiling module xil_defaultlib.anlz_byte_mul
Compiling module xil_defaultlib.msb_mul
Compiling module xil_defaultlib.NEXYS4_DDR(SIM="YES")
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 951.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
### SIMULATION STARTED ###
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 951.703 ; gain = 0.000
add_bp {E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv} 105
run all
Stopped at time : 1015 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
step
Stopped at time : 1015 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 106
step
Stopped at time : 1015 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 89
step
Stopped at time : 1020 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/tb.sv" Line 26
step
Stopped at time : 1020 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/tb.sv" Line 26
step
Stopped at time : 1022 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/tb.sv" Line 65
run all
Stopped at time : 1055 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
run all
Stopped at time : 1095 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
run all
Stopped at time : 1135 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
run all
Stopped at time : 1175 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
run all
Stopped at time : 1215 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
run all
Stopped at time : 1255 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
run all
Stopped at time : 1295 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
run all
Stopped at time : 1335 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
run all
Stopped at time : 1375 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
run all
Stopped at time : 1415 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
run all
Stopped at time : 1455 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
run all
Stopped at time : 1495 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
run all
Stopped at time : 1535 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
run all
Stopped at time : 1575 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
run all
Stopped at time : 1615 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
run all
WARNING: File: E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/udm.svh Line: 20 : Attempting to dereference a null or uninitialized class object in write context : This is not allowed and the write is ignored.
WARNING: File: E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/udm.svh Line: 20 : Attempting to dereference a null or uninitialized class object in write context : This is not allowed and the write is ignored.
Stopped at time : 1655 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
run all
Stopped at time : 1695 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
run all
Stopped at time : 1735 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
run all
Stopped at time : 1775 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
run all
Stopped at time : 1815 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
run all
Stopped at time : 1855 ns : File "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 105
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:62]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:125]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv:79]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'E:/ITMO/1-1/Architecture' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 2
[Sat Nov 26 03:54:10 2022] Launched sys_clk_synth_1...
Run output will be captured here: E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.runs/sys_clk_synth_1/runme.log
[Sat Nov 26 03:54:10 2022] Launched synth_1...
Run output will be captured here: E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Nov 26 03:55:51 2022] Launched impl_1...
Run output will be captured here: E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.runs/impl_1/runme.log
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.ip_user_files/ip/sys_clk/sys_clk_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk
INFO: [VRFC 10-311] analyzing module sys_clk_sys_clk_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'ARRSIZE' must explicitly be declared as automatic or static [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/tb/tb.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NEXYS4_DDR
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:62]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:125]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv:79]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/reset_sync/reset_sync.v" Line 1. Module reset_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm.v" Line 10. Module udm(BUS_TIMEOUT=100,RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v" Line 10. Module uart_rx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v" Line 10. Module uart_tx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v" Line 10. Module udm_controller(BUS_TIMEOUT=100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v" Line 1. Module ram_dual(init_type="none",init_data="nodata.hex",adr_width=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 71. Module msb_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MemSplit32
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.sys_clk_sys_clk_clk_wiz
Compiling module xil_defaultlib.sys_clk
Compiling module xil_defaultlib.reset_sync
Compiling module xil_defaultlib.uart_rx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.uart_tx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.udm_controller(BUS_TIMEOUT=100)
Compiling module xil_defaultlib.udm(BUS_TIMEOUT=100,RTX_EXTERNAL...
Compiling module xil_defaultlib.ram_dual(init_type="none",init_d...
Compiling module xil_defaultlib.anlz_byte_mul
Compiling module xil_defaultlib.msb_mul
Compiling module xil_defaultlib.NEXYS4_DDR(SIM="YES")
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 980.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'E:/ITMO/1-1/Architecture' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 980.098 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:62]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:125]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv:79]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/reset_sync/reset_sync.v" Line 1. Module reset_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm.v" Line 10. Module udm(BUS_TIMEOUT=100,RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v" Line 10. Module uart_rx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v" Line 10. Module uart_tx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v" Line 10. Module udm_controller(BUS_TIMEOUT=100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v" Line 1. Module ram_dual(init_type="none",init_data="nodata.hex",adr_width=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 71. Module msb_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MemSplit32
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.sys_clk_sys_clk_clk_wiz
Compiling module xil_defaultlib.sys_clk
Compiling module xil_defaultlib.reset_sync
Compiling module xil_defaultlib.uart_rx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.uart_tx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.udm_controller(BUS_TIMEOUT=100)
Compiling module xil_defaultlib.udm(BUS_TIMEOUT=100,RTX_EXTERNAL...
Compiling module xil_defaultlib.ram_dual(init_type="none",init_d...
Compiling module xil_defaultlib.anlz_byte_mul
Compiling module xil_defaultlib.msb_mul
Compiling module xil_defaultlib.NEXYS4_DDR(SIM="YES")
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 980.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'E:/ITMO/1-1/Architecture' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 980.098 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.ip_user_files/ip/sys_clk/sys_clk_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk
INFO: [VRFC 10-311] analyzing module sys_clk_sys_clk_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anlz_byte
INFO: [VRFC 10-311] analyzing module msb
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anlz_byte_mul
INFO: [VRFC 10-311] analyzing module msb_mul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:62]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:125]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/reset_sync/reset_sync.v" Line 1. Module reset_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm.v" Line 10. Module udm(BUS_TIMEOUT=100,RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v" Line 10. Module uart_rx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v" Line 10. Module uart_tx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v" Line 10. Module udm_controller(BUS_TIMEOUT=100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v" Line 1. Module ram_dual(init_type="none",init_data="nodata.hex",adr_width=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 71. Module msb_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MemSplit32
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.sys_clk_sys_clk_clk_wiz
Compiling module xil_defaultlib.sys_clk
Compiling module xil_defaultlib.reset_sync
Compiling module xil_defaultlib.uart_rx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.uart_tx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.udm_controller(BUS_TIMEOUT=100)
Compiling module xil_defaultlib.udm(BUS_TIMEOUT=100,RTX_EXTERNAL...
Compiling module xil_defaultlib.ram_dual(init_type="none",init_d...
Compiling module xil_defaultlib.anlz_byte_mul
Compiling module xil_defaultlib.msb_mul
Compiling module xil_defaultlib.NEXYS4_DDR(SIM="YES")
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'E:/ITMO/1-1/Architecture' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1025.777 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anlz_byte
INFO: [VRFC 10-311] analyzing module msb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anlz_byte_mul
INFO: [VRFC 10-311] analyzing module msb_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:62]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:125]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/reset_sync/reset_sync.v" Line 1. Module reset_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm.v" Line 10. Module udm(BUS_TIMEOUT=100,RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v" Line 10. Module uart_rx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v" Line 10. Module uart_tx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v" Line 10. Module udm_controller(BUS_TIMEOUT=100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v" Line 1. Module ram_dual(init_type="none",init_data="nodata.hex",adr_width=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 71. Module msb_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MemSplit32
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.sys_clk_sys_clk_clk_wiz
Compiling module xil_defaultlib.sys_clk
Compiling module xil_defaultlib.reset_sync
Compiling module xil_defaultlib.uart_rx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.uart_tx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.udm_controller(BUS_TIMEOUT=100)
Compiling module xil_defaultlib.udm(BUS_TIMEOUT=100,RTX_EXTERNAL...
Compiling module xil_defaultlib.ram_dual(init_type="none",init_d...
Compiling module xil_defaultlib.anlz_byte_mul
Compiling module xil_defaultlib.msb_mul
Compiling module xil_defaultlib.NEXYS4_DDR(SIM="YES")
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'E:/ITMO/1-1/Architecture' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1025.777 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.ip_user_files/ip/sys_clk/sys_clk_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk
INFO: [VRFC 10-311] analyzing module sys_clk_sys_clk_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anlz_byte
INFO: [VRFC 10-311] analyzing module msb
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anlz_byte_mul
INFO: [VRFC 10-311] analyzing module msb_mul
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv:79]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:62]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:125]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv:79]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/reset_sync/reset_sync.v" Line 1. Module reset_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm.v" Line 10. Module udm(BUS_TIMEOUT=100,RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v" Line 10. Module uart_rx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v" Line 10. Module uart_tx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v" Line 10. Module udm_controller(BUS_TIMEOUT=100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v" Line 1. Module ram_dual(init_type="none",init_data="nodata.hex",adr_width=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 71. Module msb_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MemSplit32
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.sys_clk_sys_clk_clk_wiz
Compiling module xil_defaultlib.sys_clk
Compiling module xil_defaultlib.reset_sync
Compiling module xil_defaultlib.uart_rx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.uart_tx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.udm_controller(BUS_TIMEOUT=100)
Compiling module xil_defaultlib.udm(BUS_TIMEOUT=100,RTX_EXTERNAL...
Compiling module xil_defaultlib.ram_dual(init_type="none",init_d...
Compiling module xil_defaultlib.anlz_byte_mul
Compiling module xil_defaultlib.msb_mul
Compiling module xil_defaultlib.NEXYS4_DDR(SIM="YES")
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'E:/ITMO/1-1/Architecture' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1025.777 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anlz_byte
INFO: [VRFC 10-311] analyzing module msb
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Combinational.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anlz_byte_mul
INFO: [VRFC 10-311] analyzing module msb_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:62]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v:125]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/reset_sync/reset_sync.v" Line 1. Module reset_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm.v" Line 10. Module udm(BUS_TIMEOUT=100,RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_rx.v" Line 10. Module uart_rx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/uart_tx.v" Line 10. Module uart_tx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/hw/udm_controller.v" Line 10. Module udm_controller(BUS_TIMEOUT=100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/ram/ram_dual.v" Line 1. Module ram_dual(init_type="none",init_data="nodata.hex",adr_width=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 71. Module msb_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" Line 1. Module anlz_byte_mul doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MemSplit32
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.sys_clk_sys_clk_clk_wiz
Compiling module xil_defaultlib.sys_clk
Compiling module xil_defaultlib.reset_sync
Compiling module xil_defaultlib.uart_rx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.uart_tx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.udm_controller(BUS_TIMEOUT=100)
Compiling module xil_defaultlib.udm(BUS_TIMEOUT=100,RTX_EXTERNAL...
Compiling module xil_defaultlib.ram_dual(init_type="none",init_d...
Compiling module xil_defaultlib.anlz_byte_mul
Compiling module xil_defaultlib.msb_mul
Compiling module xil_defaultlib.NEXYS4_DDR(SIM="YES")
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{E:/ITMO/1-1/Architecture and hardware description languages/activecore/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'E:/ITMO/1-1/Architecture' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1025.777 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 26 04:09:59 2022...
