<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\tm1638-verilog-master\test1\tm1638-verilog\impl\gwsynthesis\tm1638-verilog.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\tm1638-verilog-master\test1\tm1638-verilog\src\tm1638-verilog.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Apr  9 20:31:15 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>287</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>333</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>2</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_pin</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_pin_ibuf/I </td>
</tr>
<tr>
<td>sm_top/cntr[19]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_pin</td>
<td>100.000(MHz)</td>
<td>230.314(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sm_top/cntr[19]</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">99.277(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_pin</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pin</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sm_top/cntr[19]</td>
<td>Setup</td>
<td>-0.095</td>
<td>2</td>
</tr>
<tr>
<td>sm_top/cntr[19]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.073</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/r_pc/q_5_s0/D</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.038</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.022</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/r_pc/q_1_s0/D</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.987</td>
</tr>
<tr>
<td>3</td>
<td>0.034</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/r_pc/q_0_s0/D</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.931</td>
</tr>
<tr>
<td>4</td>
<td>0.034</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/r_pc/q_2_s0/D</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.931</td>
</tr>
<tr>
<td>5</td>
<td>0.142</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/r_pc/q_4_s0/D</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.823</td>
</tr>
<tr>
<td>6</td>
<td>0.221</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/D</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.744</td>
</tr>
<tr>
<td>7</td>
<td>1.876</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s0/DI[3]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.089</td>
</tr>
<tr>
<td>8</td>
<td>1.997</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s1/DI[3]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.968</td>
</tr>
<tr>
<td>9</td>
<td>2.073</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s0/DI[2]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.892</td>
</tr>
<tr>
<td>10</td>
<td>2.141</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s0/DI[2]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.824</td>
</tr>
<tr>
<td>11</td>
<td>2.221</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s0/DI[0]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.745</td>
</tr>
<tr>
<td>12</td>
<td>2.253</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s0/DI[1]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.712</td>
</tr>
<tr>
<td>13</td>
<td>2.284</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s1/DI[2]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.682</td>
</tr>
<tr>
<td>14</td>
<td>2.306</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_4_s0/DI[3]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.659</td>
</tr>
<tr>
<td>15</td>
<td>2.340</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s0/DI[3]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.625</td>
</tr>
<tr>
<td>16</td>
<td>2.380</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_4_s0/DI[2]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.586</td>
</tr>
<tr>
<td>17</td>
<td>2.399</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_5_s1/DI[3]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.566</td>
</tr>
<tr>
<td>18</td>
<td>2.412</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s1/DI[2]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.553</td>
</tr>
<tr>
<td>19</td>
<td>2.427</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_4_s1/DI[3]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.538</td>
</tr>
<tr>
<td>20</td>
<td>2.431</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s1/DI[0]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.534</td>
</tr>
<tr>
<td>21</td>
<td>2.441</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s0/DI[1]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.525</td>
</tr>
<tr>
<td>22</td>
<td>2.442</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s0/DI[0]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.523</td>
</tr>
<tr>
<td>23</td>
<td>2.471</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s1/DI[0]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.495</td>
</tr>
<tr>
<td>24</td>
<td>2.505</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_5_s0/DI[0]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.460</td>
</tr>
<tr>
<td>25</td>
<td>2.508</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s1/DI[1]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.458</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.399</td>
<td>sm_top/sm_clk_divider/cntrNext_19_s/I1</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/D</td>
<td>sm_top/cntr[19]:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>-4.764</td>
<td>2.411</td>
</tr>
<tr>
<td>2</td>
<td>0.424</td>
<td>sm_top/sm_clk_divider/r_cntr/q_2_s0/Q</td>
<td>sm_top/sm_clk_divider/r_cntr/q_2_s0/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>3</td>
<td>0.424</td>
<td>sm_top/sm_clk_divider/r_cntr/q_6_s0/Q</td>
<td>sm_top/sm_clk_divider/r_cntr/q_6_s0/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>4</td>
<td>0.424</td>
<td>sm_top/sm_clk_divider/r_cntr/q_8_s0/Q</td>
<td>sm_top/sm_clk_divider/r_cntr/q_8_s0/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>5</td>
<td>0.424</td>
<td>sm_top/sm_clk_divider/r_cntr/q_12_s0/Q</td>
<td>sm_top/sm_clk_divider/r_cntr/q_12_s0/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>6</td>
<td>0.424</td>
<td>sm_top/sm_clk_divider/r_cntr/q_14_s0/Q</td>
<td>sm_top/sm_clk_divider/r_cntr/q_14_s0/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>7</td>
<td>0.424</td>
<td>sm_top/sm_clk_divider/r_cntr/q_18_s0/Q</td>
<td>sm_top/sm_clk_divider/r_cntr/q_18_s0/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>sm_top/sm_clk_divider/r_cntr/q_0_s0/Q</td>
<td>sm_top/sm_clk_divider/r_cntr/q_0_s0/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>u_basic/u_tm1638/ctr_q_2_s0/Q</td>
<td>u_basic/u_tm1638/ctr_q_2_s0/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>u_basic/blink_counter_2_s0/Q</td>
<td>u_basic/blink_counter_2_s0/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>u_basic/blink_counter_6_s0/Q</td>
<td>u_basic/blink_counter_6_s0/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>u_basic/blink_counter_8_s0/Q</td>
<td>u_basic/blink_counter_8_s0/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>u_basic/blink_counter_12_s0/Q</td>
<td>u_basic/blink_counter_12_s0/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>u_basic/blink_counter_14_s0/Q</td>
<td>u_basic/blink_counter_14_s0/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>u_basic/blink_counter_18_s0/Q</td>
<td>u_basic/blink_counter_18_s0/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.427</td>
<td>sm_top/sm_cpu/r_pc/q_4_s0/Q</td>
<td>sm_top/sm_cpu/r_pc/q_4_s0/D</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>17</td>
<td>0.427</td>
<td>u_basic/u_tm1638/sclk_q_0_s3/Q</td>
<td>u_basic/u_tm1638/sclk_q_0_s3/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>18</td>
<td>0.427</td>
<td>u_basic/u_tm1638/sclk_q_1_s3/Q</td>
<td>u_basic/u_tm1638/sclk_q_1_s3/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>19</td>
<td>0.427</td>
<td>u_basic/u_tm1638/sclk_q_2_s4/Q</td>
<td>u_basic/u_tm1638/sclk_q_2_s4/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>20</td>
<td>0.427</td>
<td>u_basic/larson_dir_s3/Q</td>
<td>u_basic/larson_dir_s3/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>21</td>
<td>0.427</td>
<td>u_basic/tm_latch_s0/Q</td>
<td>u_basic/tm_latch_s0/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>22</td>
<td>0.430</td>
<td>u_basic/u_tm1638/cur_state_1_s3/Q</td>
<td>u_basic/u_tm1638/cur_state_1_s3/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>23</td>
<td>0.432</td>
<td>u_basic/instruction_step_2_s0/Q</td>
<td>u_basic/instruction_step_2_s0/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.443</td>
</tr>
<tr>
<td>24</td>
<td>0.433</td>
<td>u_basic/instruction_step_0_s1/Q</td>
<td>u_basic/instruction_step_0_s1/D</td>
<td>clk_pin:[R]</td>
<td>clk_pin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.444</td>
</tr>
<tr>
<td>25</td>
<td>0.436</td>
<td>sm_top/sm_cpu/r_pc/q_1_s0/Q</td>
<td>sm_top/sm_cpu/r_pc/q_1_s0/D</td>
<td>sm_top/cntr[19]:[R]</td>
<td>sm_top/cntr[19]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.447</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_pin</td>
<td>u_basic/instruction_step_4_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_pin</td>
<td>u_basic/instruction_step_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_pin</td>
<td>u_basic/instruction_step_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_pin</td>
<td>u_basic/blink_counter_19_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_pin</td>
<td>u_basic/blink_counter_11_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_pin</td>
<td>u_basic/larson_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_pin</td>
<td>u_basic/u_tm1638/cur_state_1_s3</td>
</tr>
<tr>
<td>8</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_pin</td>
<td>u_basic/u_tm1638/cur_state_0_s5</td>
</tr>
<tr>
<td>9</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_pin</td>
<td>u_basic/larson_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_pin</td>
<td>u_basic/u_tm1638/sclk_q_0_s3</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.990</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/r_pc/q_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n147_s/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n147_s/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n146_s/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n146_s/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n145_s/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n145_s/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n144_s/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n144_s/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][A]</td>
<td>sm_top/sm_cpu/alu/n143_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n143_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td>sm_top/sm_cpu/alu/n142_s/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n142_s/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][A]</td>
<td>sm_top/sm_cpu/alu/n141_s/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n141_s/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][B]</td>
<td>sm_top/sm_cpu/alu/n140_s/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n140_s/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][A]</td>
<td>sm_top/sm_cpu/alu/n139_s/CIN</td>
</tr>
<tr>
<td>9.301</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n139_s/SUM</td>
</tr>
<tr>
<td>9.706</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>sm_top/sm_cpu/pc_new_5_s9/I0</td>
</tr>
<tr>
<td>10.276</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_5_s9/F</td>
</tr>
<tr>
<td>10.448</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C13[3][B]</td>
<td>sm_top/sm_cpu/pc_new_5_s4/I1</td>
</tr>
<tr>
<td>10.819</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C13[3][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_5_s4/F</td>
</tr>
<tr>
<td>11.232</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C10[2][A]</td>
<td>sm_top/sm_cpu/pc_new_5_s1/I3</td>
</tr>
<tr>
<td>11.685</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_5_s1/F</td>
</tr>
<tr>
<td>12.601</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[0][B]</td>
<td>sm_top/sm_cpu/pc_new_5_s0/I2</td>
</tr>
<tr>
<td>13.063</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C7[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_5_s0/F</td>
</tr>
<tr>
<td>13.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[0][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[0][B]</td>
<td>sm_top/sm_cpu/r_pc/q_5_s0/CLK</td>
</tr>
<tr>
<td>12.990</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C7[0][B]</td>
<td>sm_top/sm_cpu/r_pc/q_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.756, 57.341%; route: 4.050, 40.348%; tC2Q: 0.232, 2.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.990</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/r_pc/q_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n147_s/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n147_s/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n146_s/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n146_s/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n145_s/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n145_s/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n144_s/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n144_s/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][A]</td>
<td>sm_top/sm_cpu/alu/n143_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n143_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td>sm_top/sm_cpu/alu/n142_s/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n142_s/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][A]</td>
<td>sm_top/sm_cpu/alu/n141_s/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n141_s/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][B]</td>
<td>sm_top/sm_cpu/alu/n140_s/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n140_s/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][A]</td>
<td>sm_top/sm_cpu/alu/n139_s/CIN</td>
</tr>
<tr>
<td>9.301</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n139_s/SUM</td>
</tr>
<tr>
<td>9.706</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>sm_top/sm_cpu/pc_new_5_s9/I0</td>
</tr>
<tr>
<td>10.276</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_5_s9/F</td>
</tr>
<tr>
<td>10.448</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C13[3][B]</td>
<td>sm_top/sm_cpu/pc_new_5_s4/I1</td>
</tr>
<tr>
<td>10.819</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C13[3][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_5_s4/F</td>
</tr>
<tr>
<td>11.232</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C10[2][A]</td>
<td>sm_top/sm_cpu/pc_new_5_s1/I3</td>
</tr>
<tr>
<td>11.685</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_5_s1/F</td>
</tr>
<tr>
<td>12.463</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>sm_top/sm_cpu/pc_new_1_s1/I0</td>
</tr>
<tr>
<td>13.012</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_1_s1/F</td>
</tr>
<tr>
<td>13.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>sm_top/sm_cpu/r_pc/q_1_s0/CLK</td>
</tr>
<tr>
<td>12.990</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>sm_top/sm_cpu/r_pc/q_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.843, 58.504%; route: 3.912, 39.173%; tC2Q: 0.232, 2.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.990</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/r_pc/q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n147_s/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n147_s/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n146_s/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n146_s/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n145_s/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n145_s/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n144_s/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n144_s/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][A]</td>
<td>sm_top/sm_cpu/alu/n143_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n143_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td>sm_top/sm_cpu/alu/n142_s/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n142_s/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][A]</td>
<td>sm_top/sm_cpu/alu/n141_s/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n141_s/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][B]</td>
<td>sm_top/sm_cpu/alu/n140_s/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n140_s/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][A]</td>
<td>sm_top/sm_cpu/alu/n139_s/CIN</td>
</tr>
<tr>
<td>9.301</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n139_s/SUM</td>
</tr>
<tr>
<td>9.706</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>sm_top/sm_cpu/pc_new_5_s9/I0</td>
</tr>
<tr>
<td>10.276</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_5_s9/F</td>
</tr>
<tr>
<td>10.448</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C13[3][B]</td>
<td>sm_top/sm_cpu/pc_new_5_s4/I1</td>
</tr>
<tr>
<td>10.819</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C13[3][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_5_s4/F</td>
</tr>
<tr>
<td>11.232</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C10[2][A]</td>
<td>sm_top/sm_cpu/pc_new_5_s1/I3</td>
</tr>
<tr>
<td>11.685</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_5_s1/F</td>
</tr>
<tr>
<td>12.387</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C6[2][B]</td>
<td>sm_top/sm_cpu/pc_new_0_s1/I0</td>
</tr>
<tr>
<td>12.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C6[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_0_s1/F</td>
</tr>
<tr>
<td>12.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C6[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_0_s0/CLK</td>
</tr>
<tr>
<td>12.990</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C6[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.864, 59.044%; route: 3.836, 38.620%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.990</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/r_pc/q_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n147_s/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n147_s/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n146_s/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n146_s/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n145_s/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n145_s/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n144_s/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n144_s/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][A]</td>
<td>sm_top/sm_cpu/alu/n143_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n143_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td>sm_top/sm_cpu/alu/n142_s/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n142_s/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][A]</td>
<td>sm_top/sm_cpu/alu/n141_s/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n141_s/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][B]</td>
<td>sm_top/sm_cpu/alu/n140_s/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n140_s/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][A]</td>
<td>sm_top/sm_cpu/alu/n139_s/CIN</td>
</tr>
<tr>
<td>9.301</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n139_s/SUM</td>
</tr>
<tr>
<td>9.706</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>sm_top/sm_cpu/pc_new_5_s9/I0</td>
</tr>
<tr>
<td>10.276</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_5_s9/F</td>
</tr>
<tr>
<td>10.448</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C13[3][B]</td>
<td>sm_top/sm_cpu/pc_new_5_s4/I1</td>
</tr>
<tr>
<td>10.819</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C13[3][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_5_s4/F</td>
</tr>
<tr>
<td>11.232</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C10[2][A]</td>
<td>sm_top/sm_cpu/pc_new_5_s1/I3</td>
</tr>
<tr>
<td>11.685</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_5_s1/F</td>
</tr>
<tr>
<td>12.387</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td>sm_top/sm_cpu/pc_new_2_s0/I2</td>
</tr>
<tr>
<td>12.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_2_s0/F</td>
</tr>
<tr>
<td>12.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td>sm_top/sm_cpu/r_pc/q_2_s0/CLK</td>
</tr>
<tr>
<td>12.990</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C7[1][B]</td>
<td>sm_top/sm_cpu/r_pc/q_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.864, 59.044%; route: 3.836, 38.620%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.990</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/r_pc/q_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n147_s/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n147_s/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n146_s/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n146_s/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n145_s/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n145_s/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n144_s/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n144_s/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][A]</td>
<td>sm_top/sm_cpu/alu/n143_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n143_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td>sm_top/sm_cpu/alu/n142_s/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n142_s/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][A]</td>
<td>sm_top/sm_cpu/alu/n141_s/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n141_s/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][B]</td>
<td>sm_top/sm_cpu/alu/n140_s/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n140_s/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][A]</td>
<td>sm_top/sm_cpu/alu/n139_s/CIN</td>
</tr>
<tr>
<td>9.301</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n139_s/SUM</td>
</tr>
<tr>
<td>9.706</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>sm_top/sm_cpu/pc_new_5_s9/I0</td>
</tr>
<tr>
<td>10.276</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_5_s9/F</td>
</tr>
<tr>
<td>10.448</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C13[3][B]</td>
<td>sm_top/sm_cpu/pc_new_5_s4/I1</td>
</tr>
<tr>
<td>10.819</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C13[3][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_5_s4/F</td>
</tr>
<tr>
<td>11.232</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C10[2][A]</td>
<td>sm_top/sm_cpu/pc_new_5_s1/I3</td>
</tr>
<tr>
<td>11.685</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_5_s1/F</td>
</tr>
<tr>
<td>12.387</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td>sm_top/sm_cpu/pc_new_4_s1/I3</td>
</tr>
<tr>
<td>12.849</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_4_s1/F</td>
</tr>
<tr>
<td>12.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td>sm_top/sm_cpu/r_pc/q_4_s0/CLK</td>
</tr>
<tr>
<td>12.990</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C7[1][A]</td>
<td>sm_top/sm_cpu/r_pc/q_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.756, 58.593%; route: 3.836, 39.045%; tC2Q: 0.232, 2.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.990</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n147_s/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n147_s/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n146_s/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n146_s/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n145_s/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n145_s/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n144_s/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n144_s/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][A]</td>
<td>sm_top/sm_cpu/alu/n143_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n143_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td>sm_top/sm_cpu/alu/n142_s/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n142_s/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][A]</td>
<td>sm_top/sm_cpu/alu/n141_s/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n141_s/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][B]</td>
<td>sm_top/sm_cpu/alu/n140_s/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n140_s/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][A]</td>
<td>sm_top/sm_cpu/alu/n139_s/CIN</td>
</tr>
<tr>
<td>9.301</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n139_s/SUM</td>
</tr>
<tr>
<td>9.706</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>sm_top/sm_cpu/pc_new_5_s9/I0</td>
</tr>
<tr>
<td>10.276</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_5_s9/F</td>
</tr>
<tr>
<td>10.448</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C13[3][B]</td>
<td>sm_top/sm_cpu/pc_new_5_s4/I1</td>
</tr>
<tr>
<td>10.819</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C13[3][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_5_s4/F</td>
</tr>
<tr>
<td>11.232</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C10[2][A]</td>
<td>sm_top/sm_cpu/pc_new_5_s1/I3</td>
</tr>
<tr>
<td>11.685</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_5_s1/F</td>
</tr>
<tr>
<td>12.221</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/pc_new_3_s0/I2</td>
</tr>
<tr>
<td>12.770</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_3_s0/F</td>
</tr>
<tr>
<td>12.770</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>12.990</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.843, 59.961%; route: 3.669, 37.658%; tC2Q: 0.232, 2.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[1]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_1_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_1_s0/F</td>
</tr>
<tr>
<td>7.409</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C10[0][B]</td>
<td>sm_top/sm_cpu/alu/n35_s0/I1</td>
</tr>
<tr>
<td>7.780</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C10[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n35_s0/COUT</td>
</tr>
<tr>
<td>7.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C10[1][A]</td>
<td>sm_top/sm_cpu/alu/n34_s0/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n34_s0/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n33_s0/CIN</td>
</tr>
<tr>
<td>7.850</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n33_s0/COUT</td>
</tr>
<tr>
<td>7.850</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n32_s0/CIN</td>
</tr>
<tr>
<td>7.885</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n32_s0/COUT</td>
</tr>
<tr>
<td>7.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n31_s0/CIN</td>
</tr>
<tr>
<td>7.921</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n31_s0/COUT</td>
</tr>
<tr>
<td>7.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n30_s0/CIN</td>
</tr>
<tr>
<td>7.956</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n30_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n29_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n29_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n28_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n28_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n27_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n27_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n26_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n26_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n25_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n25_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n24_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n24_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n23_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n23_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n22_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n22_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n21_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n21_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n20_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n20_s0/COUT</td>
</tr>
<tr>
<td>8.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n19_s0/CIN</td>
</tr>
<tr>
<td>8.343</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n19_s0/COUT</td>
</tr>
<tr>
<td>8.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n18_s0/CIN</td>
</tr>
<tr>
<td>8.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n18_s0/COUT</td>
</tr>
<tr>
<td>8.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n17_s0/CIN</td>
</tr>
<tr>
<td>8.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n17_s0/COUT</td>
</tr>
<tr>
<td>8.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n16_s0/CIN</td>
</tr>
<tr>
<td>8.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n16_s0/COUT</td>
</tr>
<tr>
<td>8.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n15_s0/CIN</td>
</tr>
<tr>
<td>8.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n15_s0/COUT</td>
</tr>
<tr>
<td>8.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n14_s0/CIN</td>
</tr>
<tr>
<td>8.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n14_s0/COUT</td>
</tr>
<tr>
<td>8.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n13_s0/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n13_s0/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C14[0][A]</td>
<td>sm_top/sm_cpu/alu/n12_s0/CIN</td>
</tr>
<tr>
<td>8.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n12_s0/COUT</td>
</tr>
<tr>
<td>8.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C14[0][B]</td>
<td>sm_top/sm_cpu/alu/n11_s0/CIN</td>
</tr>
<tr>
<td>8.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C14[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n11_s0/COUT</td>
</tr>
<tr>
<td>8.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C14[1][A]</td>
<td>sm_top/sm_cpu/alu/n10_s0/CIN</td>
</tr>
<tr>
<td>8.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C14[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n10_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C14[1][B]</td>
<td>sm_top/sm_cpu/alu/n9_s0/CIN</td>
</tr>
<tr>
<td>8.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C14[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n9_s0/COUT</td>
</tr>
<tr>
<td>8.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C14[2][A]</td>
<td>sm_top/sm_cpu/alu/n8_s0/CIN</td>
</tr>
<tr>
<td>8.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C14[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n8_s0/COUT</td>
</tr>
<tr>
<td>8.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C14[2][B]</td>
<td>sm_top/sm_cpu/alu/n7_s0/CIN</td>
</tr>
<tr>
<td>8.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C14[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n7_s0/COUT</td>
</tr>
<tr>
<td>8.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C15[0][A]</td>
<td>sm_top/sm_cpu/alu/n6_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n6_s0/COUT</td>
</tr>
<tr>
<td>9.441</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[3][A]</td>
<td>sm_top/sm_cpu/alu/wd3_31_s1/I2</td>
</tr>
<tr>
<td>9.903</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C14[3][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_31_s1/F</td>
</tr>
<tr>
<td>10.075</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C14[3][B]</td>
<td>sm_top/sm_cpu/alu/wd3_31_s0/I0</td>
</tr>
<tr>
<td>10.592</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C14[3][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_31_s0/F</td>
</tr>
<tr>
<td>11.115</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/rf/rf_rf_0_7_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s0/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C14</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.407, 54.476%; route: 3.451, 42.656%; tC2Q: 0.232, 2.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[1]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_1_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_1_s0/F</td>
</tr>
<tr>
<td>7.409</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C10[0][B]</td>
<td>sm_top/sm_cpu/alu/n35_s0/I1</td>
</tr>
<tr>
<td>7.780</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C10[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n35_s0/COUT</td>
</tr>
<tr>
<td>7.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C10[1][A]</td>
<td>sm_top/sm_cpu/alu/n34_s0/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n34_s0/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n33_s0/CIN</td>
</tr>
<tr>
<td>7.850</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n33_s0/COUT</td>
</tr>
<tr>
<td>7.850</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n32_s0/CIN</td>
</tr>
<tr>
<td>7.885</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n32_s0/COUT</td>
</tr>
<tr>
<td>7.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n31_s0/CIN</td>
</tr>
<tr>
<td>7.921</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n31_s0/COUT</td>
</tr>
<tr>
<td>7.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n30_s0/CIN</td>
</tr>
<tr>
<td>7.956</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n30_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n29_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n29_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n28_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n28_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n27_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n27_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n26_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n26_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n25_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n25_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n24_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n24_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n23_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n23_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n22_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n22_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n21_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n21_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n20_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n20_s0/COUT</td>
</tr>
<tr>
<td>8.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n19_s0/CIN</td>
</tr>
<tr>
<td>8.343</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n19_s0/COUT</td>
</tr>
<tr>
<td>8.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n18_s0/CIN</td>
</tr>
<tr>
<td>8.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n18_s0/COUT</td>
</tr>
<tr>
<td>8.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n17_s0/CIN</td>
</tr>
<tr>
<td>8.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n17_s0/COUT</td>
</tr>
<tr>
<td>8.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n16_s0/CIN</td>
</tr>
<tr>
<td>8.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n16_s0/COUT</td>
</tr>
<tr>
<td>8.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n15_s0/CIN</td>
</tr>
<tr>
<td>8.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n15_s0/COUT</td>
</tr>
<tr>
<td>8.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n14_s0/CIN</td>
</tr>
<tr>
<td>8.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n14_s0/COUT</td>
</tr>
<tr>
<td>8.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n13_s0/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n13_s0/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C14[0][A]</td>
<td>sm_top/sm_cpu/alu/n12_s0/CIN</td>
</tr>
<tr>
<td>8.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n12_s0/COUT</td>
</tr>
<tr>
<td>8.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C14[0][B]</td>
<td>sm_top/sm_cpu/alu/n11_s0/CIN</td>
</tr>
<tr>
<td>8.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C14[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n11_s0/COUT</td>
</tr>
<tr>
<td>8.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C14[1][A]</td>
<td>sm_top/sm_cpu/alu/n10_s0/CIN</td>
</tr>
<tr>
<td>8.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C14[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n10_s0/COUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C14[1][B]</td>
<td>sm_top/sm_cpu/alu/n9_s0/CIN</td>
</tr>
<tr>
<td>8.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C14[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n9_s0/COUT</td>
</tr>
<tr>
<td>8.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C14[2][A]</td>
<td>sm_top/sm_cpu/alu/n8_s0/CIN</td>
</tr>
<tr>
<td>8.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C14[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n8_s0/COUT</td>
</tr>
<tr>
<td>8.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C14[2][B]</td>
<td>sm_top/sm_cpu/alu/n7_s0/CIN</td>
</tr>
<tr>
<td>8.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C14[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n7_s0/COUT</td>
</tr>
<tr>
<td>8.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C15[0][A]</td>
<td>sm_top/sm_cpu/alu/n6_s0/CIN</td>
</tr>
<tr>
<td>8.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n6_s0/COUT</td>
</tr>
<tr>
<td>9.441</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[3][A]</td>
<td>sm_top/sm_cpu/alu/wd3_31_s1/I2</td>
</tr>
<tr>
<td>9.903</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C14[3][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_31_s1/F</td>
</tr>
<tr>
<td>10.075</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C14[3][B]</td>
<td>sm_top/sm_cpu/alu/wd3_31_s0/I0</td>
</tr>
<tr>
<td>10.592</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C14[3][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_31_s0/F</td>
</tr>
<tr>
<td>10.994</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/rf/rf_rf_0_7_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s1/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C14</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.407, 55.304%; route: 3.330, 41.785%; tC2Q: 0.232, 2.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n147_s/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n147_s/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n146_s/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n146_s/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n145_s/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n145_s/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n144_s/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n144_s/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][A]</td>
<td>sm_top/sm_cpu/alu/n143_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n143_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td>sm_top/sm_cpu/alu/n142_s/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n142_s/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][A]</td>
<td>sm_top/sm_cpu/alu/n141_s/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n141_s/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][B]</td>
<td>sm_top/sm_cpu/alu/n140_s/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n140_s/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][A]</td>
<td>sm_top/sm_cpu/alu/n139_s/CIN</td>
</tr>
<tr>
<td>8.866</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n139_s/COUT</td>
</tr>
<tr>
<td>8.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][B]</td>
<td>sm_top/sm_cpu/alu/n138_s/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n138_s/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C15[0][A]</td>
<td>sm_top/sm_cpu/alu/n137_s/CIN</td>
</tr>
<tr>
<td>9.371</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C15[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n137_s/SUM</td>
</tr>
<tr>
<td>9.789</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td>sm_top/sm_cpu/alu/wd3_30_s/I0</td>
</tr>
<tr>
<td>10.306</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C14[3][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_30_s/F</td>
</tr>
<tr>
<td>10.917</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/rf/rf_rf_0_7_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s0/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C14</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.487, 56.858%; route: 3.173, 40.202%; tC2Q: 0.232, 2.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n147_s/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n147_s/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n146_s/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n146_s/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n145_s/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n145_s/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n144_s/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n144_s/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][A]</td>
<td>sm_top/sm_cpu/alu/n143_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n143_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td>sm_top/sm_cpu/alu/n142_s/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n142_s/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][A]</td>
<td>sm_top/sm_cpu/alu/n141_s/CIN</td>
</tr>
<tr>
<td>9.230</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n141_s/SUM</td>
</tr>
<tr>
<td>9.632</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[1][A]</td>
<td>sm_top/sm_cpu/alu/wd3_26_s/I0</td>
</tr>
<tr>
<td>10.085</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C14[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_26_s/F</td>
</tr>
<tr>
<td>10.850</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C13</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/rf/rf_rf_0_6_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C13</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s0/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C13</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.282, 54.732%; route: 3.310, 42.303%; tC2Q: 0.232, 2.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n147_s/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n147_s/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n146_s/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n146_s/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n145_s/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n145_s/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n144_s/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n144_s/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][A]</td>
<td>sm_top/sm_cpu/alu/n143_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n143_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td>sm_top/sm_cpu/alu/n142_s/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n142_s/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][A]</td>
<td>sm_top/sm_cpu/alu/n141_s/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n141_s/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][B]</td>
<td>sm_top/sm_cpu/alu/n140_s/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n140_s/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][A]</td>
<td>sm_top/sm_cpu/alu/n139_s/CIN</td>
</tr>
<tr>
<td>9.301</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n139_s/SUM</td>
</tr>
<tr>
<td>9.706</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[2][A]</td>
<td>sm_top/sm_cpu/alu/wd3_28_s/I0</td>
</tr>
<tr>
<td>10.159</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C14[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_28_s/F</td>
</tr>
<tr>
<td>10.770</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/rf/rf_rf_0_7_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s0/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C14</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.353, 56.203%; route: 3.160, 40.802%; tC2Q: 0.232, 2.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n147_s/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n147_s/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n146_s/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n146_s/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n145_s/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n145_s/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n144_s/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n144_s/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][A]</td>
<td>sm_top/sm_cpu/alu/n143_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n143_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td>sm_top/sm_cpu/alu/n142_s/CIN</td>
</tr>
<tr>
<td>9.195</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n142_s/SUM</td>
</tr>
<tr>
<td>9.613</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][A]</td>
<td>sm_top/sm_cpu/alu/wd3_25_s/I0</td>
</tr>
<tr>
<td>10.066</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_25_s/F</td>
</tr>
<tr>
<td>10.738</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C13</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/rf/rf_rf_0_6_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C13</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s0/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C13</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.247, 55.070%; route: 3.233, 41.922%; tC2Q: 0.232, 3.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n147_s/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n147_s/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n146_s/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n146_s/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n145_s/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n145_s/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n144_s/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n144_s/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][A]</td>
<td>sm_top/sm_cpu/alu/n143_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n143_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td>sm_top/sm_cpu/alu/n142_s/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n142_s/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][A]</td>
<td>sm_top/sm_cpu/alu/n141_s/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n141_s/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][B]</td>
<td>sm_top/sm_cpu/alu/n140_s/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n140_s/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][A]</td>
<td>sm_top/sm_cpu/alu/n139_s/CIN</td>
</tr>
<tr>
<td>8.866</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n139_s/COUT</td>
</tr>
<tr>
<td>8.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][B]</td>
<td>sm_top/sm_cpu/alu/n138_s/CIN</td>
</tr>
<tr>
<td>8.901</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n138_s/COUT</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C15[0][A]</td>
<td>sm_top/sm_cpu/alu/n137_s/CIN</td>
</tr>
<tr>
<td>9.371</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C15[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n137_s/SUM</td>
</tr>
<tr>
<td>9.789</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td>sm_top/sm_cpu/alu/wd3_30_s/I0</td>
</tr>
<tr>
<td>10.306</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C14[3][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_30_s/F</td>
</tr>
<tr>
<td>10.707</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/rf/rf_rf_0_7_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s1/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C14</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.487, 58.415%; route: 2.962, 38.564%; tC2Q: 0.232, 3.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.984</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/SUM</td>
</tr>
<tr>
<td>9.403</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>sm_top/sm_cpu/alu/wd3_19_s/I0</td>
</tr>
<tr>
<td>9.920</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_19_s/F</td>
</tr>
<tr>
<td>10.685</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C12</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/rf/rf_rf_0_4_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_4_s0/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C12</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.100, 53.529%; route: 3.327, 43.442%; tC2Q: 0.232, 3.029%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n147_s/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n147_s/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n146_s/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n146_s/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n145_s/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n145_s/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n144_s/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n144_s/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][A]</td>
<td>sm_top/sm_cpu/alu/n143_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n143_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td>sm_top/sm_cpu/alu/n142_s/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n142_s/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][A]</td>
<td>sm_top/sm_cpu/alu/n141_s/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n141_s/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][B]</td>
<td>sm_top/sm_cpu/alu/n140_s/CIN</td>
</tr>
<tr>
<td>9.266</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n140_s/SUM</td>
</tr>
<tr>
<td>9.445</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[1][B]</td>
<td>sm_top/sm_cpu/alu/wd3_27_s/I0</td>
</tr>
<tr>
<td>9.962</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C14[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_27_s/F</td>
</tr>
<tr>
<td>10.650</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C13</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/rf/rf_rf_0_6_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C13</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s0/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C13</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.382, 57.464%; route: 3.011, 39.493%; tC2Q: 0.232, 3.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/SUM</td>
</tr>
<tr>
<td>9.368</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][A]</td>
<td>sm_top/sm_cpu/alu/wd3_18_s/I0</td>
</tr>
<tr>
<td>9.923</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_18_s/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C12</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/rf/rf_rf_0_4_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_4_s0/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C12</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.103, 54.087%; route: 3.251, 42.855%; tC2Q: 0.232, 3.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n147_s/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n147_s/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n146_s/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n146_s/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n145_s/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n145_s/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n144_s/CIN</td>
</tr>
<tr>
<td>9.125</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n144_s/SUM</td>
</tr>
<tr>
<td>9.376</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][B]</td>
<td>sm_top/sm_cpu/alu/wd3_23_s/I0</td>
</tr>
<tr>
<td>9.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C13[3][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_23_s/F</td>
</tr>
<tr>
<td>10.591</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C12</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/rf/rf_rf_0_5_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_5_s1/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C12</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.279, 56.553%; route: 3.055, 40.381%; tC2Q: 0.232, 3.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n147_s/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n147_s/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n146_s/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n146_s/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n145_s/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n145_s/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n144_s/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n144_s/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][A]</td>
<td>sm_top/sm_cpu/alu/n143_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n143_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td>sm_top/sm_cpu/alu/n142_s/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n142_s/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][A]</td>
<td>sm_top/sm_cpu/alu/n141_s/CIN</td>
</tr>
<tr>
<td>9.230</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n141_s/SUM</td>
</tr>
<tr>
<td>9.632</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[1][A]</td>
<td>sm_top/sm_cpu/alu/wd3_26_s/I0</td>
</tr>
<tr>
<td>10.085</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C14[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_26_s/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/rf/rf_rf_0_6_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C13</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s1/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C13</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.282, 56.695%; route: 3.039, 40.234%; tC2Q: 0.232, 3.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.984</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/SUM</td>
</tr>
<tr>
<td>9.403</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>sm_top/sm_cpu/alu/wd3_19_s/I0</td>
</tr>
<tr>
<td>9.920</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_19_s/F</td>
</tr>
<tr>
<td>10.564</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/rf/rf_rf_0_4_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_4_s1/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C11</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.100, 54.388%; route: 3.206, 42.534%; tC2Q: 0.232, 3.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n147_s/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n147_s/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n146_s/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n146_s/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n145_s/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n145_s/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n144_s/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n144_s/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][A]</td>
<td>sm_top/sm_cpu/alu/n143_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n143_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td>sm_top/sm_cpu/alu/n142_s/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n142_s/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][A]</td>
<td>sm_top/sm_cpu/alu/n141_s/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n141_s/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][B]</td>
<td>sm_top/sm_cpu/alu/n140_s/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n140_s/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][A]</td>
<td>sm_top/sm_cpu/alu/n139_s/CIN</td>
</tr>
<tr>
<td>9.301</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n139_s/SUM</td>
</tr>
<tr>
<td>9.706</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[2][A]</td>
<td>sm_top/sm_cpu/alu/wd3_28_s/I0</td>
</tr>
<tr>
<td>10.159</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C14[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_28_s/F</td>
</tr>
<tr>
<td>10.560</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/rf/rf_rf_0_7_s1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s1/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C14</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.353, 57.772%; route: 2.950, 39.148%; tC2Q: 0.232, 3.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n147_s/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n147_s/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n146_s/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n146_s/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n145_s/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n145_s/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n144_s/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n144_s/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][A]</td>
<td>sm_top/sm_cpu/alu/n143_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n143_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td>sm_top/sm_cpu/alu/n142_s/CIN</td>
</tr>
<tr>
<td>8.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n142_s/COUT</td>
</tr>
<tr>
<td>8.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][A]</td>
<td>sm_top/sm_cpu/alu/n141_s/CIN</td>
</tr>
<tr>
<td>8.796</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n141_s/COUT</td>
</tr>
<tr>
<td>8.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[1][B]</td>
<td>sm_top/sm_cpu/alu/n140_s/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n140_s/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][A]</td>
<td>sm_top/sm_cpu/alu/n139_s/CIN</td>
</tr>
<tr>
<td>8.866</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n139_s/COUT</td>
</tr>
<tr>
<td>8.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][B]</td>
<td>sm_top/sm_cpu/alu/n138_s/CIN</td>
</tr>
<tr>
<td>9.336</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n138_s/SUM</td>
</tr>
<tr>
<td>9.511</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[2][B]</td>
<td>sm_top/sm_cpu/alu/wd3_29_s/I0</td>
</tr>
<tr>
<td>10.028</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C14[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_29_s/F</td>
</tr>
<tr>
<td>10.550</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/rf/rf_rf_0_7_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s0/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C14</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.452, 59.166%; route: 2.841, 37.751%; tC2Q: 0.232, 3.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n147_s/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n147_s/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n146_s/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n146_s/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n145_s/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n145_s/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n144_s/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n144_s/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][A]</td>
<td>sm_top/sm_cpu/alu/n143_s/CIN</td>
</tr>
<tr>
<td>9.160</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n143_s/SUM</td>
</tr>
<tr>
<td>9.407</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[3][B]</td>
<td>sm_top/sm_cpu/alu/wd3_24_s/I0</td>
</tr>
<tr>
<td>9.860</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C14[3][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_24_s/F</td>
</tr>
<tr>
<td>10.548</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C13</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/rf/rf_rf_0_6_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C13</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s0/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C13</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.212, 55.988%; route: 3.079, 40.928%; tC2Q: 0.232, 3.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n147_s/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n147_s/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n146_s/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n146_s/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n145_s/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n145_s/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n144_s/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n144_s/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][A]</td>
<td>sm_top/sm_cpu/alu/n143_s/CIN</td>
</tr>
<tr>
<td>9.160</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n143_s/SUM</td>
</tr>
<tr>
<td>9.407</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[3][B]</td>
<td>sm_top/sm_cpu/alu/wd3_24_s/I0</td>
</tr>
<tr>
<td>9.860</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C14[3][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_24_s/F</td>
</tr>
<tr>
<td>10.520</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/rf/rf_rf_0_6_s1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C13</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s1/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C13</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.212, 56.199%; route: 3.051, 40.706%; tC2Q: 0.232, 3.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[1]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_1_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_1_s0/F</td>
</tr>
<tr>
<td>7.409</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C10[0][B]</td>
<td>sm_top/sm_cpu/alu/n35_s0/I1</td>
</tr>
<tr>
<td>7.780</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C10[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n35_s0/COUT</td>
</tr>
<tr>
<td>7.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C10[1][A]</td>
<td>sm_top/sm_cpu/alu/n34_s0/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n34_s0/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n33_s0/CIN</td>
</tr>
<tr>
<td>7.850</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n33_s0/COUT</td>
</tr>
<tr>
<td>7.850</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n32_s0/CIN</td>
</tr>
<tr>
<td>7.885</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n32_s0/COUT</td>
</tr>
<tr>
<td>7.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n31_s0/CIN</td>
</tr>
<tr>
<td>7.921</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n31_s0/COUT</td>
</tr>
<tr>
<td>7.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n30_s0/CIN</td>
</tr>
<tr>
<td>7.956</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n30_s0/COUT</td>
</tr>
<tr>
<td>7.956</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n29_s0/CIN</td>
</tr>
<tr>
<td>7.991</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n29_s0/COUT</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n28_s0/CIN</td>
</tr>
<tr>
<td>8.026</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n28_s0/COUT</td>
</tr>
<tr>
<td>8.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n27_s0/CIN</td>
</tr>
<tr>
<td>8.061</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n27_s0/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n26_s0/CIN</td>
</tr>
<tr>
<td>8.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n26_s0/COUT</td>
</tr>
<tr>
<td>8.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n25_s0/CIN</td>
</tr>
<tr>
<td>8.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n25_s0/COUT</td>
</tr>
<tr>
<td>8.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n24_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n24_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n23_s0/CIN</td>
</tr>
<tr>
<td>8.202</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n23_s0/COUT</td>
</tr>
<tr>
<td>8.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n22_s0/CIN</td>
</tr>
<tr>
<td>8.237</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n22_s0/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n21_s0/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n21_s0/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n20_s0/CIN</td>
</tr>
<tr>
<td>8.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n20_s0/COUT</td>
</tr>
<tr>
<td>8.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n19_s0/CIN</td>
</tr>
<tr>
<td>8.343</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n19_s0/COUT</td>
</tr>
<tr>
<td>8.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n18_s0/CIN</td>
</tr>
<tr>
<td>8.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n18_s0/COUT</td>
</tr>
<tr>
<td>8.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n17_s0/CIN</td>
</tr>
<tr>
<td>8.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n17_s0/COUT</td>
</tr>
<tr>
<td>8.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n16_s0/CIN</td>
</tr>
<tr>
<td>8.883</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n16_s0/SUM</td>
</tr>
<tr>
<td>9.280</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>sm_top/sm_cpu/alu/wd3_20_s/I1</td>
</tr>
<tr>
<td>9.797</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_20_s/F</td>
</tr>
<tr>
<td>10.486</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C13</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/rf/rf_rf_0_5_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_5_s0/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C13</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.028, 53.987%; route: 3.201, 42.903%; tC2Q: 0.232, 3.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>3.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>sm_top/sm_cpu/r_pc/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C9[2][B]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>sm_top/sm_cpu/a3_1_s4/I1</td>
</tr>
<tr>
<td>4.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R35C7[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/a3_1_s4/F</td>
</tr>
<tr>
<td>4.605</td>
<td>0.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[3][B]</td>
<td>sm_top/reset_rom/imData_0_s180/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R34C11[3][B]</td>
<td style=" background: #97FFFF;">sm_top/reset_rom/imData_0_s180/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C10</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>6.075</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rf_rf_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>6.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>sm_top/sm_cpu/rf/rd1_Z_3_s0/I0</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/rf/rd1_Z_3_s0/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[1][B]</td>
<td>sm_top/sm_cpu/alu/n164_s/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n164_s/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C10[2][A]</td>
<td>sm_top/sm_cpu/alu/n163_s/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n163_s/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C10[2][B]</td>
<td>sm_top/sm_cpu/alu/n162_s/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C10[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n162_s/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][A]</td>
<td>sm_top/sm_cpu/alu/n161_s/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n161_s/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[0][B]</td>
<td>sm_top/sm_cpu/alu/n160_s/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n160_s/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][A]</td>
<td>sm_top/sm_cpu/alu/n159_s/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n159_s/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[1][B]</td>
<td>sm_top/sm_cpu/alu/n158_s/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n158_s/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][A]</td>
<td>sm_top/sm_cpu/alu/n157_s/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n157_s/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C11[2][B]</td>
<td>sm_top/sm_cpu/alu/n156_s/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n156_s/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][A]</td>
<td>sm_top/sm_cpu/alu/n155_s/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n155_s/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[0][B]</td>
<td>sm_top/sm_cpu/alu/n154_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n154_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][A]</td>
<td>sm_top/sm_cpu/alu/n153_s/CIN</td>
</tr>
<tr>
<td>8.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n153_s/COUT</td>
</tr>
<tr>
<td>8.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[1][B]</td>
<td>sm_top/sm_cpu/alu/n152_s/CIN</td>
</tr>
<tr>
<td>8.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n152_s/COUT</td>
</tr>
<tr>
<td>8.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][A]</td>
<td>sm_top/sm_cpu/alu/n151_s/CIN</td>
</tr>
<tr>
<td>8.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n151_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C12[2][B]</td>
<td>sm_top/sm_cpu/alu/n150_s/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C12[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n150_s/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][A]</td>
<td>sm_top/sm_cpu/alu/n149_s/CIN</td>
</tr>
<tr>
<td>8.514</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n149_s/COUT</td>
</tr>
<tr>
<td>8.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[0][B]</td>
<td>sm_top/sm_cpu/alu/n148_s/CIN</td>
</tr>
<tr>
<td>8.549</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n148_s/COUT</td>
</tr>
<tr>
<td>8.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][A]</td>
<td>sm_top/sm_cpu/alu/n147_s/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n147_s/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[1][B]</td>
<td>sm_top/sm_cpu/alu/n146_s/CIN</td>
</tr>
<tr>
<td>8.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n146_s/COUT</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][A]</td>
<td>sm_top/sm_cpu/alu/n145_s/CIN</td>
</tr>
<tr>
<td>8.655</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n145_s/COUT</td>
</tr>
<tr>
<td>8.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C13[2][B]</td>
<td>sm_top/sm_cpu/alu/n144_s/CIN</td>
</tr>
<tr>
<td>8.690</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n144_s/COUT</td>
</tr>
<tr>
<td>8.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][A]</td>
<td>sm_top/sm_cpu/alu/n143_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n143_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td>sm_top/sm_cpu/alu/n142_s/CIN</td>
</tr>
<tr>
<td>9.195</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/n142_s/SUM</td>
</tr>
<tr>
<td>9.613</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][A]</td>
<td>sm_top/sm_cpu/alu/wd3_25_s/I0</td>
</tr>
<tr>
<td>10.066</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/alu/wd3_25_s/F</td>
</tr>
<tr>
<td>10.483</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/rf/rf_rf_0_6_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>13.025</td>
<td>3.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C13</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s1/CLK</td>
</tr>
<tr>
<td>12.991</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C13</td>
<td>sm_top/sm_cpu/rf/rf_rf_0_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.247, 56.950%; route: 2.979, 39.939%; tC2Q: 0.232, 3.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.025, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_clk_divider/cntrNext_19_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>2.179</td>
<td>2.179</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C10[0][B]</td>
<td style=" font-weight:bold;">sm_top/sm_clk_divider/cntrNext_19_s/I1</td>
</tr>
<tr>
<td>2.411</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C10[0][B]</td>
<td style=" background: #97FFFF;">sm_top/sm_clk_divider/cntrNext_19_s/SUM</td>
</tr>
<tr>
<td>2.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[0][B]</td>
<td style=" font-weight:bold;">sm_top/sm_clk_divider/r_cntr/q_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/CLK</td>
</tr>
<tr>
<td>4.799</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0</td>
</tr>
<tr>
<td>4.810</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.764</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 9.623%; route: 0.000, 0.000%; tC2Q: 2.179, 90.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_clk_divider/r_cntr/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_clk_divider/r_cntr/q_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C7[1][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_2_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C7[1][A]</td>
<td style=" font-weight:bold;">sm_top/sm_clk_divider/r_cntr/q_2_s0/Q</td>
</tr>
<tr>
<td>4.967</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C7[1][A]</td>
<td>sm_top/sm_clk_divider/cntrNext_2_s/I1</td>
</tr>
<tr>
<td>5.199</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C7[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_clk_divider/cntrNext_2_s/SUM</td>
</tr>
<tr>
<td>5.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C7[1][A]</td>
<td style=" font-weight:bold;">sm_top/sm_clk_divider/r_cntr/q_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C7[1][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_2_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C7[1][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_clk_divider/r_cntr/q_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_clk_divider/r_cntr/q_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_6_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][A]</td>
<td style=" font-weight:bold;">sm_top/sm_clk_divider/r_cntr/q_6_s0/Q</td>
</tr>
<tr>
<td>4.967</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C8[0][A]</td>
<td>sm_top/sm_clk_divider/cntrNext_6_s/I1</td>
</tr>
<tr>
<td>5.199</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_clk_divider/cntrNext_6_s/SUM</td>
</tr>
<tr>
<td>5.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[0][A]</td>
<td style=" font-weight:bold;">sm_top/sm_clk_divider/r_cntr/q_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_6_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C8[0][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_clk_divider/r_cntr/q_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_clk_divider/r_cntr/q_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[1][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_8_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C8[1][A]</td>
<td style=" font-weight:bold;">sm_top/sm_clk_divider/r_cntr/q_8_s0/Q</td>
</tr>
<tr>
<td>4.967</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C8[1][A]</td>
<td>sm_top/sm_clk_divider/cntrNext_8_s/I1</td>
</tr>
<tr>
<td>5.199</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C8[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_clk_divider/cntrNext_8_s/SUM</td>
</tr>
<tr>
<td>5.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][A]</td>
<td style=" font-weight:bold;">sm_top/sm_clk_divider/r_cntr/q_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[1][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_8_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C8[1][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_clk_divider/r_cntr/q_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_clk_divider/r_cntr/q_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C9[0][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_12_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C9[0][A]</td>
<td style=" font-weight:bold;">sm_top/sm_clk_divider/r_cntr/q_12_s0/Q</td>
</tr>
<tr>
<td>4.967</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C9[0][A]</td>
<td>sm_top/sm_clk_divider/cntrNext_12_s/I1</td>
</tr>
<tr>
<td>5.199</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C9[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_clk_divider/cntrNext_12_s/SUM</td>
</tr>
<tr>
<td>5.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[0][A]</td>
<td style=" font-weight:bold;">sm_top/sm_clk_divider/r_cntr/q_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C9[0][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_12_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C9[0][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_clk_divider/r_cntr/q_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_clk_divider/r_cntr/q_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C9[1][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_14_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C9[1][A]</td>
<td style=" font-weight:bold;">sm_top/sm_clk_divider/r_cntr/q_14_s0/Q</td>
</tr>
<tr>
<td>4.967</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C9[1][A]</td>
<td>sm_top/sm_clk_divider/cntrNext_14_s/I1</td>
</tr>
<tr>
<td>5.199</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C9[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_clk_divider/cntrNext_14_s/SUM</td>
</tr>
<tr>
<td>5.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[1][A]</td>
<td style=" font-weight:bold;">sm_top/sm_clk_divider/r_cntr/q_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C9[1][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_14_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C9[1][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_clk_divider/r_cntr/q_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_clk_divider/r_cntr/q_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[0][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_18_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C10[0][A]</td>
<td style=" font-weight:bold;">sm_top/sm_clk_divider/r_cntr/q_18_s0/Q</td>
</tr>
<tr>
<td>4.967</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C10[0][A]</td>
<td>sm_top/sm_clk_divider/cntrNext_18_s/I1</td>
</tr>
<tr>
<td>5.199</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C10[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_clk_divider/cntrNext_18_s/SUM</td>
</tr>
<tr>
<td>5.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[0][A]</td>
<td style=" font-weight:bold;">sm_top/sm_clk_divider/r_cntr/q_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[0][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_18_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C10[0][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_clk_divider/r_cntr/q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_clk_divider/r_cntr/q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_0_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C9[0][A]</td>
<td style=" font-weight:bold;">sm_top/sm_clk_divider/r_cntr/q_0_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td>sm_top/sm_clk_divider/cntrNext_0_s2/I0</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_clk_divider/cntrNext_0_s2/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td style=" font-weight:bold;">sm_top/sm_clk_divider/r_cntr/q_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C9[0][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_0_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C9[0][A]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_basic/u_tm1638/ctr_q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_basic/u_tm1638/ctr_q_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C14[1][A]</td>
<td>u_basic/u_tm1638/ctr_q_2_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C14[1][A]</td>
<td style=" font-weight:bold;">u_basic/u_tm1638/ctr_q_2_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C14[1][A]</td>
<td>u_basic/u_tm1638/n74_s0/I2</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C14[1][A]</td>
<td style=" background: #97FFFF;">u_basic/u_tm1638/n74_s0/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C14[1][A]</td>
<td style=" font-weight:bold;">u_basic/u_tm1638/ctr_q_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C14[1][A]</td>
<td>u_basic/u_tm1638/ctr_q_2_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C14[1][A]</td>
<td>u_basic/u_tm1638/ctr_q_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_basic/blink_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_basic/blink_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C7[1][A]</td>
<td>u_basic/blink_counter_2_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C7[1][A]</td>
<td style=" font-weight:bold;">u_basic/blink_counter_2_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C7[1][A]</td>
<td>u_basic/n84_s/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C7[1][A]</td>
<td style=" background: #97FFFF;">u_basic/n84_s/SUM</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[1][A]</td>
<td style=" font-weight:bold;">u_basic/blink_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C7[1][A]</td>
<td>u_basic/blink_counter_2_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C7[1][A]</td>
<td>u_basic/blink_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_basic/blink_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_basic/blink_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>u_basic/blink_counter_6_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">u_basic/blink_counter_6_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C8[0][A]</td>
<td>u_basic/n80_s/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td style=" background: #97FFFF;">u_basic/n80_s/SUM</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td style=" font-weight:bold;">u_basic/blink_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>u_basic/blink_counter_6_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C8[0][A]</td>
<td>u_basic/blink_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_basic/blink_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_basic/blink_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[1][A]</td>
<td>u_basic/blink_counter_8_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C8[1][A]</td>
<td style=" font-weight:bold;">u_basic/blink_counter_8_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C8[1][A]</td>
<td>u_basic/n78_s/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C8[1][A]</td>
<td style=" background: #97FFFF;">u_basic/n78_s/SUM</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C8[1][A]</td>
<td style=" font-weight:bold;">u_basic/blink_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[1][A]</td>
<td>u_basic/blink_counter_8_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C8[1][A]</td>
<td>u_basic/blink_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_basic/blink_counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_basic/blink_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[0][A]</td>
<td>u_basic/blink_counter_12_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C9[0][A]</td>
<td style=" font-weight:bold;">u_basic/blink_counter_12_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C9[0][A]</td>
<td>u_basic/n74_s/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C9[0][A]</td>
<td style=" background: #97FFFF;">u_basic/n74_s/SUM</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[0][A]</td>
<td style=" font-weight:bold;">u_basic/blink_counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[0][A]</td>
<td>u_basic/blink_counter_12_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C9[0][A]</td>
<td>u_basic/blink_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_basic/blink_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_basic/blink_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[1][A]</td>
<td>u_basic/blink_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C9[1][A]</td>
<td style=" font-weight:bold;">u_basic/blink_counter_14_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C9[1][A]</td>
<td>u_basic/n72_s/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C9[1][A]</td>
<td style=" background: #97FFFF;">u_basic/n72_s/SUM</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[1][A]</td>
<td style=" font-weight:bold;">u_basic/blink_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[1][A]</td>
<td>u_basic/blink_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C9[1][A]</td>
<td>u_basic/blink_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_basic/blink_counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_basic/blink_counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[0][A]</td>
<td>u_basic/blink_counter_18_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C10[0][A]</td>
<td style=" font-weight:bold;">u_basic/blink_counter_18_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C10[0][A]</td>
<td>u_basic/n68_s/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C10[0][A]</td>
<td style=" background: #97FFFF;">u_basic/n68_s/SUM</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[0][A]</td>
<td style=" font-weight:bold;">u_basic/blink_counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[0][A]</td>
<td>u_basic/blink_counter_18_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C10[0][A]</td>
<td>u_basic/blink_counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/r_pc/q_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td>sm_top/sm_cpu/r_pc/q_4_s0/CLK</td>
</tr>
<tr>
<td>2.244</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R35C7[1][A]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_4_s0/Q</td>
</tr>
<tr>
<td>2.247</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td>sm_top/sm_cpu/pc_new_4_s1/I0</td>
</tr>
<tr>
<td>2.479</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_4_s1/F</td>
</tr>
<tr>
<td>2.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td>sm_top/sm_cpu/r_pc/q_4_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C7[1][A]</td>
<td>sm_top/sm_cpu/r_pc/q_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_basic/u_tm1638/sclk_q_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_basic/u_tm1638/sclk_q_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[0][A]</td>
<td>u_basic/u_tm1638/sclk_q_0_s3/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R45C14[0][A]</td>
<td style=" font-weight:bold;">u_basic/u_tm1638/sclk_q_0_s3/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[0][A]</td>
<td>u_basic/u_tm1638/sclk_d_0_s9/I2</td>
</tr>
<tr>
<td>5.201</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C14[0][A]</td>
<td style=" background: #97FFFF;">u_basic/u_tm1638/sclk_d_0_s9/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C14[0][A]</td>
<td style=" font-weight:bold;">u_basic/u_tm1638/sclk_q_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[0][A]</td>
<td>u_basic/u_tm1638/sclk_q_0_s3/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C14[0][A]</td>
<td>u_basic/u_tm1638/sclk_q_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_basic/u_tm1638/sclk_q_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_basic/u_tm1638/sclk_q_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[1][A]</td>
<td>u_basic/u_tm1638/sclk_q_1_s3/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R45C14[1][A]</td>
<td style=" font-weight:bold;">u_basic/u_tm1638/sclk_q_1_s3/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[1][A]</td>
<td>u_basic/u_tm1638/sclk_d_1_s8/I2</td>
</tr>
<tr>
<td>5.201</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C14[1][A]</td>
<td style=" background: #97FFFF;">u_basic/u_tm1638/sclk_d_1_s8/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C14[1][A]</td>
<td style=" font-weight:bold;">u_basic/u_tm1638/sclk_q_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[1][A]</td>
<td>u_basic/u_tm1638/sclk_q_1_s3/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C14[1][A]</td>
<td>u_basic/u_tm1638/sclk_q_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_basic/u_tm1638/sclk_q_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_basic/u_tm1638/sclk_q_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C14[1][A]</td>
<td>u_basic/u_tm1638/sclk_q_2_s4/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R48C14[1][A]</td>
<td style=" font-weight:bold;">u_basic/u_tm1638/sclk_q_2_s4/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C14[1][A]</td>
<td>u_basic/u_tm1638/sclk_d_2_s8/I2</td>
</tr>
<tr>
<td>5.201</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C14[1][A]</td>
<td style=" background: #97FFFF;">u_basic/u_tm1638/sclk_d_2_s8/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C14[1][A]</td>
<td style=" font-weight:bold;">u_basic/u_tm1638/sclk_q_2_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C14[1][A]</td>
<td>u_basic/u_tm1638/sclk_q_2_s4/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C14[1][A]</td>
<td>u_basic/u_tm1638/sclk_q_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_basic/larson_dir_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_basic/larson_dir_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C7[1][A]</td>
<td>u_basic/larson_dir_s3/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R44C7[1][A]</td>
<td style=" font-weight:bold;">u_basic/larson_dir_s3/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C7[1][A]</td>
<td>u_basic/n204_s4/I0</td>
</tr>
<tr>
<td>5.201</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C7[1][A]</td>
<td style=" background: #97FFFF;">u_basic/n204_s4/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C7[1][A]</td>
<td style=" font-weight:bold;">u_basic/larson_dir_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C7[1][A]</td>
<td>u_basic/larson_dir_s3/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C7[1][A]</td>
<td>u_basic/larson_dir_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_basic/tm_latch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_basic/tm_latch_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C13[1][A]</td>
<td>u_basic/tm_latch_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R48C13[1][A]</td>
<td style=" font-weight:bold;">u_basic/tm_latch_s0/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C13[1][A]</td>
<td>u_basic/n193_s10/I0</td>
</tr>
<tr>
<td>5.201</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C13[1][A]</td>
<td style=" background: #97FFFF;">u_basic/n193_s10/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C13[1][A]</td>
<td style=" font-weight:bold;">u_basic/tm_latch_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C13[1][A]</td>
<td>u_basic/tm_latch_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C13[1][A]</td>
<td>u_basic/tm_latch_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_basic/u_tm1638/cur_state_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_basic/u_tm1638/cur_state_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C14[0][A]</td>
<td>u_basic/u_tm1638/cur_state_1_s3/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R48C14[0][A]</td>
<td style=" font-weight:bold;">u_basic/u_tm1638/cur_state_1_s3/Q</td>
</tr>
<tr>
<td>4.973</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C14[0][A]</td>
<td>u_basic/u_tm1638/next_state_1_s12/I1</td>
</tr>
<tr>
<td>5.205</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C14[0][A]</td>
<td style=" background: #97FFFF;">u_basic/u_tm1638/next_state_1_s12/F</td>
</tr>
<tr>
<td>5.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C14[0][A]</td>
<td style=" font-weight:bold;">u_basic/u_tm1638/cur_state_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C14[0][A]</td>
<td>u_basic/u_tm1638/cur_state_1_s3/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C14[0][A]</td>
<td>u_basic/u_tm1638/cur_state_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_basic/instruction_step_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_basic/instruction_step_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td>u_basic/instruction_step_2_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R44C11[1][A]</td>
<td style=" font-weight:bold;">u_basic/instruction_step_2_s0/Q</td>
</tr>
<tr>
<td>4.974</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C11[1][A]</td>
<td>u_basic/n174_s/I1</td>
</tr>
<tr>
<td>5.206</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td style=" background: #97FFFF;">u_basic/n174_s/SUM</td>
</tr>
<tr>
<td>5.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td style=" font-weight:bold;">u_basic/instruction_step_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td>u_basic/instruction_step_2_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C11[1][A]</td>
<td>u_basic/instruction_step_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.423%; route: 0.009, 1.933%; tC2Q: 0.202, 45.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_basic/instruction_step_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_basic/instruction_step_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C13[0][A]</td>
<td>u_basic/instruction_step_0_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R48C13[0][A]</td>
<td style=" font-weight:bold;">u_basic/instruction_step_0_s1/Q</td>
</tr>
<tr>
<td>4.975</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C13[0][A]</td>
<td>u_basic/n176_s3/I0</td>
</tr>
<tr>
<td>5.207</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C13[0][A]</td>
<td style=" background: #97FFFF;">u_basic/n176_s3/F</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C13[0][A]</td>
<td style=" font-weight:bold;">u_basic/instruction_step_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOL29[B]</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C13[0][A]</td>
<td>u_basic/instruction_step_0_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C13[0][A]</td>
<td>u_basic/instruction_step_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.278%; route: 0.010, 2.203%; tC2Q: 0.202, 45.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>sm_top/sm_cpu/r_pc/q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sm_top/sm_cpu/r_pc/q_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sm_top/cntr[19]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>sm_top/sm_cpu/r_pc/q_1_s0/CLK</td>
</tr>
<tr>
<td>2.244</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R35C6[0][A]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_1_s0/Q</td>
</tr>
<tr>
<td>2.257</td>
<td>0.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>sm_top/sm_cpu/pc_new_1_s1/I3</td>
</tr>
<tr>
<td>2.489</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" background: #97FFFF;">sm_top/sm_cpu/pc_new_1_s1/F</td>
</tr>
<tr>
<td>2.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" font-weight:bold;">sm_top/sm_cpu/r_pc/q_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sm_top/cntr[19]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R34C10[0][B]</td>
<td>sm_top/sm_clk_divider/r_cntr/q_19_s0/Q</td>
</tr>
<tr>
<td>2.042</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>sm_top/sm_cpu/r_pc/q_1_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>sm_top/sm_cpu/r_pc/q_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 51.850%; route: 0.013, 3.005%; tC2Q: 0.202, 45.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.042, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pin</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_basic/instruction_step_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>u_basic/instruction_step_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>u_basic/instruction_step_4_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pin</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_basic/instruction_step_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>u_basic/instruction_step_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>u_basic/instruction_step_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pin</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_basic/instruction_step_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>u_basic/instruction_step_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>u_basic/instruction_step_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pin</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_basic/blink_counter_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>u_basic/blink_counter_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>u_basic/blink_counter_19_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pin</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_basic/blink_counter_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>u_basic/blink_counter_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>u_basic/blink_counter_11_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pin</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_basic/larson_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>u_basic/larson_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>u_basic/larson_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pin</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_basic/u_tm1638/cur_state_1_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>u_basic/u_tm1638/cur_state_1_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>u_basic/u_tm1638/cur_state_1_s3/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pin</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_basic/u_tm1638/cur_state_0_s5</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>u_basic/u_tm1638/cur_state_0_s5/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>u_basic/u_tm1638/cur_state_0_s5/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pin</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_basic/larson_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>u_basic/larson_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>u_basic/larson_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pin</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_basic/u_tm1638/sclk_q_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>u_basic/u_tm1638/sclk_q_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pin</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pin_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_pin_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>u_basic/u_tm1638/sclk_q_0_s3/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>85</td>
<td>LEDR_d[0]</td>
<td>5.658</td>
<td>2.589</td>
</tr>
<tr>
<td>56</td>
<td>rst</td>
<td>7.945</td>
<td>1.333</td>
</tr>
<tr>
<td>43</td>
<td>instruction_step[1]</td>
<td>5.658</td>
<td>1.233</td>
</tr>
<tr>
<td>42</td>
<td>imAddr[0]</td>
<td>0.483</td>
<td>0.979</td>
</tr>
<tr>
<td>40</td>
<td>imAddr[1]</td>
<td>0.609</td>
<td>0.969</td>
</tr>
<tr>
<td>37</td>
<td>imData_0_287</td>
<td>5.418</td>
<td>0.964</td>
</tr>
<tr>
<td>36</td>
<td>a3_1_7</td>
<td>-0.073</td>
<td>0.968</td>
</tr>
<tr>
<td>33</td>
<td>a3[1]</td>
<td>5.058</td>
<td>1.019</td>
</tr>
<tr>
<td>26</td>
<td>instruction_step[2]</td>
<td>5.766</td>
<td>0.838</td>
</tr>
<tr>
<td>25</td>
<td>instruction_step[0]</td>
<td>6.737</td>
<td>0.920</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R44C11</td>
<td>83.33%</td>
</tr>
<tr>
<td>R43C9</td>
<td>80.56%</td>
</tr>
<tr>
<td>R43C8</td>
<td>80.56%</td>
</tr>
<tr>
<td>R45C7</td>
<td>79.17%</td>
</tr>
<tr>
<td>R34C9</td>
<td>77.78%</td>
</tr>
<tr>
<td>R34C8</td>
<td>76.39%</td>
</tr>
<tr>
<td>R44C14</td>
<td>75.00%</td>
</tr>
<tr>
<td>R45C12</td>
<td>73.61%</td>
</tr>
<tr>
<td>R43C7</td>
<td>65.28%</td>
</tr>
<tr>
<td>R45C11</td>
<td>61.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
