# Register VM Feature Expansion Roadmap

This document tracks capabilities still missing from the register-based virtual machine and outlines a phased plan to implement them.

## ğŸ§© Updated Missing Features Checklist

| Limitation | Can Be Optimized? | Notes |
|-----------|-------------------|------|
| âœ… i64 integer arithmetic | âœ… Done | Already implemented (ADD_I64, etc.) |
| âŒ f64 floating-point support | âœ… Planned | Needs: ADD_F64, MUL_F64, type-aware registers or union |
| âŒ Function call stack & return values | âœ… Add call frames | No CALL, RET, or function context yet |
| âŒ Arrays and indexing | âœ… Phase 2 | No support for arrays or push/get/set |
| âŒ Pointer or memory access ops | âœ… Phase 2 | No memory-style register dereferencing or heap refs |
| âŒ Register allocator | âœ… Optional (Phase 3) | Helps reduce register waste or improve spill handling |
| âŒ Dynamic type support (e.g., strings) | âœ… Optional (Phase 3) | Current VM is strictly int64_t; no support for string, bool, null |
| âŒ GC integration | âœ… Later phase | Current VM ignores heap allocation and GC roots |
| âŒ Structs / field access | âœ… Optional (Phase 3) | Needed for user-defined types (user.name, etc.) |
| âŒ Constants pool / global values | âœ… Phase 2 | No opcode support for loading named constants (LOAD_CONST) |
| âŒ Comparison and branching | âœ… Immediate | No EQ, LT, GT, JUMP_IF, etc. yet |
| âŒ Stack-based fallback or hybrid mode | âœ… Optional | Could support mixed stack/register execution for legacy compatibility |
| âŒ Error handling / traps | âœ… Add support | No VM-level error recovery or panics |
| âŒ Debugging hooks / tracing | âœ… Nice to have | Could add TRACE, line numbers, or source tracking |
| âŒ Opcode metadata or assembler tools | âœ… External tooling | Not essential now, but will matter for maintainability |

## ğŸ›£ï¸ Roadmap

### Phase 1 â€“ Core VM Capabilities
- Implement `f64` arithmetic instructions (`ADD_F64`, `SUB_F64`, etc.).
- Add comparison and conditional branching ops (`EQ_I64`, `LT_I64`, `JUMP_IF`).
- Introduce a call stack with proper `CALL` and `RET` semantics.
- Add a constant pool loader (`LOAD_CONST`).
- Provide basic error handling and trap opcodes.

### Phase 2 â€“ Data and Memory Features
- Support arrays with index, load and store instructions.
- Add pointer-style memory access operations.
- Integrate the GC so register roots are traced correctly.
- Enable constants and global value loading across modules.
- Begin optional stack/register hybrid execution support.

### Phase 3 â€“ Advanced and Optional Features
- Implement a register allocator to minimize unused registers.
- Extend the VM to handle dynamic types like strings and booleans.
- Introduce structs and field access operations.
- Provide debugging hooks and execution tracing.

### Phase 4 â€“ Tooling
- Generate opcode metadata for assembler utilities.
- Ship external assembler or disassembly tools.

---

Completing these phases will bring the register VM to feature parity with the stack-based backend while keeping it optimized for future work.
