{
  "module_name": "sxgbe_reg.h",
  "hash_id": "525b9c189d0c9df7341871f6eee2e490875343c01bb9c10eb3019b0ee5977c10",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/samsung/sxgbe/sxgbe_reg.h",
  "human_readable_source": " \n \n#ifndef __SXGBE_REGMAP_H__\n#define __SXGBE_REGMAP_H__\n\n \n#define SXGBE_CORE_TX_CONFIG_REG\t0x0000\n#define SXGBE_CORE_RX_CONFIG_REG\t0x0004\n#define SXGBE_CORE_PKT_FILTER_REG\t0x0008\n#define SXGBE_CORE_WATCHDOG_TIMEOUT_REG 0x000C\n#define SXGBE_CORE_HASH_TABLE_REG0\t0x0010\n#define SXGBE_CORE_HASH_TABLE_REG1\t0x0014\n#define SXGBE_CORE_HASH_TABLE_REG2\t0x0018\n#define SXGBE_CORE_HASH_TABLE_REG3\t0x001C\n#define SXGBE_CORE_HASH_TABLE_REG4\t0x0020\n#define SXGBE_CORE_HASH_TABLE_REG5\t0x0024\n#define SXGBE_CORE_HASH_TABLE_REG6\t0x0028\n#define SXGBE_CORE_HASH_TABLE_REG7\t0x002C\n\n \n#define SXGBE_CORE_LPI_CTRL_STATUS\t0x00D0\n#define SXGBE_CORE_LPI_TIMER_CTRL\t0x00D4\n\n \n#define SXGBE_CORE_VLAN_TAG_REG\t\t0x0050\n#define SXGBE_CORE_VLAN_HASHTAB_REG\t0x0058\n#define SXGBE_CORE_VLAN_INSCTL_REG\t0x0060\n#define SXGBE_CORE_VLAN_INNERCTL_REG\t0x0064\n#define SXGBE_CORE_RX_ETHTYPE_MATCH_REG 0x006C\n\n \n#define SXGBE_CORE_TX_Q0_FLOWCTL_REG\t0x0070\n#define SXGBE_CORE_TX_Q1_FLOWCTL_REG\t0x0074\n#define SXGBE_CORE_TX_Q2_FLOWCTL_REG\t0x0078\n#define SXGBE_CORE_TX_Q3_FLOWCTL_REG\t0x007C\n#define SXGBE_CORE_TX_Q4_FLOWCTL_REG\t0x0080\n#define SXGBE_CORE_TX_Q5_FLOWCTL_REG\t0x0084\n#define SXGBE_CORE_TX_Q6_FLOWCTL_REG\t0x0088\n#define SXGBE_CORE_TX_Q7_FLOWCTL_REG\t0x008C\n#define SXGBE_CORE_RX_FLOWCTL_REG\t0x0090\n#define SXGBE_CORE_RX_CTL0_REG\t\t0x00A0\n#define SXGBE_CORE_RX_CTL1_REG\t\t0x00A4\n#define SXGBE_CORE_RX_CTL2_REG\t\t0x00A8\n#define SXGBE_CORE_RX_CTL3_REG\t\t0x00AC\n\n#define SXGBE_CORE_RXQ_ENABLE_MASK\t0x0003\n#define SXGBE_CORE_RXQ_ENABLE\t\t0x0002\n#define SXGBE_CORE_RXQ_DISABLE\t\t0x0000\n\n \n#define SXGBE_CORE_INT_STATUS_REG\t0x00B0\n#define SXGBE_CORE_INT_ENABLE_REG\t0x00B4\n#define SXGBE_CORE_RXTX_ERR_STATUS_REG\t0x00B8\n#define SXGBE_CORE_PMT_CTL_STATUS_REG\t0x00C0\n#define SXGBE_CORE_RWK_PKT_FILTER_REG\t0x00C4\n#define SXGBE_CORE_VERSION_REG\t\t0x0110\n#define SXGBE_CORE_DEBUG_REG\t\t0x0114\n#define SXGBE_CORE_HW_FEA_REG(index)\t(0x011C + index * 4)\n\n \n#define SXGBE_MDIO_SCMD_ADD_REG\t\t0x0200\n#define SXGBE_MDIO_SCMD_DATA_REG\t0x0204\n#define SXGBE_MDIO_CCMD_WADD_REG\t0x0208\n#define SXGBE_MDIO_CCMD_WDATA_REG\t0x020C\n#define SXGBE_MDIO_CSCAN_PORT_REG\t0x0210\n#define SXGBE_MDIO_INT_STATUS_REG\t0x0214\n#define SXGBE_MDIO_INT_ENABLE_REG\t0x0218\n#define SXGBE_MDIO_PORT_CONDCON_REG\t0x021C\n#define SXGBE_MDIO_CLAUSE22_PORT_REG\t0x0220\n\n \n#define SXGBE_MDIO_DEV_BASE_REG\t\t0x0230\n#define SXGBE_MDIO_PORT_DEV_REG(addr)\t\t\t\\\n\t(SXGBE_MDIO_DEV_BASE_REG + (0x10 * addr) + 0x0)\n#define SXGBE_MDIO_PORT_LSTATUS_REG(addr)\t\t\\\n\t(SXGBE_MDIO_DEV_BASE_REG + (0x10 * addr) + 0x4)\n#define SXGBE_MDIO_PORT_ALIVE_REG(addr)\t\t\t\\\n\t(SXGBE_MDIO_DEV_BASE_REG + (0x10 * addr) + 0x8)\n\n#define SXGBE_CORE_GPIO_CTL_REG\t\t0x0278\n#define SXGBE_CORE_GPIO_STATUS_REG\t0x027C\n\n \n#define SXGBE_CORE_ADD_BASE_REG\t\t0x0300\n\n \n#define SXGBE_CORE_ADD_HIGHOFFSET(addr)\t\t\t\\\n\t(SXGBE_CORE_ADD_BASE_REG + (0x8 * addr) + 0x0)\n#define SXGBE_CORE_ADD_LOWOFFSET(addr)\t\t\t\\\n\t(SXGBE_CORE_ADD_BASE_REG + (0x8 * addr) + 0x4)\n\n \n#define SXGBE_MMC_CTL_REG\t\t0x0800\n#define SXGBE_MMC_RXINT_STATUS_REG\t0x0804\n#define SXGBE_MMC_TXINT_STATUS_REG\t0x0808\n#define SXGBE_MMC_RXINT_ENABLE_REG\t0x080C\n#define SXGBE_MMC_TXINT_ENABLE_REG\t0x0810\n\n \n#define SXGBE_MMC_TXOCTETHI_GBCNT_REG\t0x0814\n#define SXGBE_MMC_TXOCTETLO_GBCNT_REG\t0x0818\n#define SXGBE_MMC_TXFRAMELO_GBCNT_REG\t0x081C\n#define SXGBE_MMC_TXFRAMEHI_GBCNT_REG\t0x0820\n#define SXGBE_MMC_TXBROADLO_GCNT_REG\t0x0824\n#define SXGBE_MMC_TXBROADHI_GCNT_REG\t0x0828\n#define SXGBE_MMC_TXMULTILO_GCNT_REG\t0x082C\n#define SXGBE_MMC_TXMULTIHI_GCNT_REG\t0x0830\n#define SXGBE_MMC_TX64LO_GBCNT_REG\t0x0834\n#define SXGBE_MMC_TX64HI_GBCNT_REG\t0x0838\n#define SXGBE_MMC_TX65TO127LO_GBCNT_REG\t\t0x083C\n#define SXGBE_MMC_TX65TO127HI_GBCNT_REG\t\t0x0840\n#define SXGBE_MMC_TX128TO255LO_GBCNT_REG\t0x0844\n#define SXGBE_MMC_TX128TO255HI_GBCNT_REG\t0x0848\n#define SXGBE_MMC_TX256TO511LO_GBCNT_REG\t0x084C\n#define SXGBE_MMC_TX256TO511HI_GBCNT_REG\t0x0850\n#define SXGBE_MMC_TX512TO1023LO_GBCNT_REG\t0x0854\n#define SXGBE_MMC_TX512TO1023HI_GBCNT_REG\t0x0858\n#define SXGBE_MMC_TX1023TOMAXLO_GBCNT_REG\t0x085C\n#define SXGBE_MMC_TX1023TOMAXHI_GBCNT_REG\t0x0860\n#define SXGBE_MMC_TXUNICASTLO_GBCNT_REG\t\t0x0864\n#define SXGBE_MMC_TXUNICASTHI_GBCNT_REG\t\t0x0868\n#define SXGBE_MMC_TXMULTILO_GBCNT_REG\t\t0x086C\n#define SXGBE_MMC_TXMULTIHI_GBCNT_REG\t\t0x0870\n#define SXGBE_MMC_TXBROADLO_GBCNT_REG\t\t0x0874\n#define SXGBE_MMC_TXBROADHI_GBCNT_REG\t\t0x0878\n#define SXGBE_MMC_TXUFLWLO_GBCNT_REG\t\t0x087C\n#define SXGBE_MMC_TXUFLWHI_GBCNT_REG\t\t0x0880\n#define SXGBE_MMC_TXOCTETLO_GCNT_REG\t0x0884\n#define SXGBE_MMC_TXOCTETHI_GCNT_REG\t0x0888\n#define SXGBE_MMC_TXFRAMELO_GCNT_REG\t0x088C\n#define SXGBE_MMC_TXFRAMEHI_GCNT_REG\t0x0890\n#define SXGBE_MMC_TXPAUSELO_CNT_REG\t0x0894\n#define SXGBE_MMC_TXPAUSEHI_CNT_REG\t0x0898\n#define SXGBE_MMC_TXVLANLO_GCNT_REG\t0x089C\n#define SXGBE_MMC_TXVLANHI_GCNT_REG\t0x08A0\n\n \n#define SXGBE_MMC_RXFRAMELO_GBCNT_REG\t0x0900\n#define SXGBE_MMC_RXFRAMEHI_GBCNT_REG\t0x0904\n#define SXGBE_MMC_RXOCTETLO_GBCNT_REG\t0x0908\n#define SXGBE_MMC_RXOCTETHI_GBCNT_REG\t0x090C\n#define SXGBE_MMC_RXOCTETLO_GCNT_REG\t0x0910\n#define SXGBE_MMC_RXOCTETHI_GCNT_REG\t0x0914\n#define SXGBE_MMC_RXBROADLO_GCNT_REG\t0x0918\n#define SXGBE_MMC_RXBROADHI_GCNT_REG\t0x091C\n#define SXGBE_MMC_RXMULTILO_GCNT_REG\t0x0920\n#define SXGBE_MMC_RXMULTIHI_GCNT_REG\t0x0924\n#define SXGBE_MMC_RXCRCERRLO_REG\t0x0928\n#define SXGBE_MMC_RXCRCERRHI_REG\t0x092C\n#define SXGBE_MMC_RXSHORT64BFRAME_ERR_REG\t0x0930\n#define SXGBE_MMC_RXJABBERERR_REG\t\t0x0934\n#define SXGBE_MMC_RXSHORT64BFRAME_COR_REG\t0x0938\n#define SXGBE_MMC_RXOVERMAXFRAME_COR_REG\t0x093C\n#define SXGBE_MMC_RX64LO_GBCNT_REG\t\t0x0940\n#define SXGBE_MMC_RX64HI_GBCNT_REG\t\t0x0944\n#define SXGBE_MMC_RX65TO127LO_GBCNT_REG\t\t0x0948\n#define SXGBE_MMC_RX65TO127HI_GBCNT_REG\t\t0x094C\n#define SXGBE_MMC_RX128TO255LO_GBCNT_REG\t0x0950\n#define SXGBE_MMC_RX128TO255HI_GBCNT_REG\t0x0954\n#define SXGBE_MMC_RX256TO511LO_GBCNT_REG\t0x0958\n#define SXGBE_MMC_RX256TO511HI_GBCNT_REG\t0x095C\n#define SXGBE_MMC_RX512TO1023LO_GBCNT_REG\t0x0960\n#define SXGBE_MMC_RX512TO1023HI_GBCNT_REG\t0x0964\n#define SXGBE_MMC_RX1023TOMAXLO_GBCNT_REG\t0x0968\n#define SXGBE_MMC_RX1023TOMAXHI_GBCNT_REG\t0x096C\n#define SXGBE_MMC_RXUNICASTLO_GCNT_REG\t\t0x0970\n#define SXGBE_MMC_RXUNICASTHI_GCNT_REG\t\t0x0974\n#define SXGBE_MMC_RXLENERRLO_REG\t\t0x0978\n#define SXGBE_MMC_RXLENERRHI_REG\t\t0x097C\n#define SXGBE_MMC_RXOUTOFRANGETYPELO_REG\t0x0980\n#define SXGBE_MMC_RXOUTOFRANGETYPEHI_REG\t0x0984\n#define SXGBE_MMC_RXPAUSELO_CNT_REG\t\t0x0988\n#define SXGBE_MMC_RXPAUSEHI_CNT_REG\t\t0x098C\n#define SXGBE_MMC_RXFIFOOVERFLOWLO_GBCNT_REG\t0x0990\n#define SXGBE_MMC_RXFIFOOVERFLOWHI_GBCNT_REG\t0x0994\n#define SXGBE_MMC_RXVLANLO_GBCNT_REG\t\t0x0998\n#define SXGBE_MMC_RXVLANHI_GBCNT_REG\t\t0x099C\n#define SXGBE_MMC_RXWATCHDOG_ERR_REG\t\t0x09A0\n\n \n#define SXGBE_CORE_L34_ADDCTL_REG\t0x0C00\n#define SXGBE_CORE_L34_DATA_REG\t\t0x0C04\n\n \n#define SXGBE_CORE_ARP_ADD_REG\t\t0x0C10\n\n \n#define SXGBE_CORE_RSS_CTL_REG\t\t0x0C80\n#define SXGBE_CORE_RSS_ADD_REG\t\t0x0C88\n#define SXGBE_CORE_RSS_DATA_REG\t\t0x0C8C\n\n \n#define SXGBE_CORE_RSS_CTL_UDP4TE\tBIT(3)\n#define SXGBE_CORE_RSS_CTL_TCP4TE\tBIT(2)\n#define SXGBE_CORE_RSS_CTL_IP2TE\tBIT(1)\n#define SXGBE_CORE_RSS_CTL_RSSE\t\tBIT(0)\n\n \n#define SXGBE_CORE_TSTAMP_CTL_REG\t0x0D00\n#define SXGBE_CORE_SUBSEC_INC_REG\t0x0D04\n#define SXGBE_CORE_SYSTIME_SEC_REG\t0x0D0C\n#define SXGBE_CORE_SYSTIME_NSEC_REG\t0x0D10\n#define SXGBE_CORE_SYSTIME_SECUP_REG\t0x0D14\n#define SXGBE_CORE_TSTAMP_ADD_REG\t0x0D18\n#define SXGBE_CORE_SYSTIME_HWORD_REG\t0x0D1C\n#define SXGBE_CORE_TSTAMP_STATUS_REG\t0x0D20\n#define SXGBE_CORE_TXTIME_STATUSNSEC_REG 0x0D30\n#define SXGBE_CORE_TXTIME_STATUSSEC_REG\t0x0D34\n\n \n#define SXGBE_CORE_AUX_CTL_REG\t\t\t 0x0D40\n#define SXGBE_CORE_AUX_TSTAMP_NSEC_REG\t\t 0x0D48\n#define SXGBE_CORE_AUX_TSTAMP_SEC_REG\t\t 0x0D4C\n#define SXGBE_CORE_AUX_TSTAMP_INGCOR_REG\t 0x0D50\n#define SXGBE_CORE_AUX_TSTAMP_ENGCOR_REG\t 0x0D54\n#define SXGBE_CORE_AUX_TSTAMP_INGCOR_NSEC_REG\t 0x0D58\n#define SXGBE_CORE_AUX_TSTAMP_INGCOR_SUBNSEC_REG 0x0D5C\n#define SXGBE_CORE_AUX_TSTAMP_ENGCOR_NSEC_REG\t 0x0D60\n#define SXGBE_CORE_AUX_TSTAMP_ENGCOR_SUBNSEC_REG 0x0D64\n\n \n#define SXGBE_CORE_PPS_CTL_REG\t\t0x0D70\n#define SXGBE_CORE_PPS_BASE\t\t\t0x0D80\n\n \n#define SXGBE_CORE_PPS_TTIME_SEC_REG(addr)\t\t\\\n\t(SXGBE_CORE_PPS_BASE + (0x10 * addr) + 0x0)\n#define SXGBE_CORE_PPS_TTIME_NSEC_REG(addr)\t\t\\\n\t(SXGBE_CORE_PPS_BASE + (0x10 * addr) + 0x4)\n#define SXGBE_CORE_PPS_INTERVAL_REG(addr)\t\t\\\n\t(SXGBE_CORE_PPS_BASE + (0x10 * addr) + 0x8)\n#define SXGBE_CORE_PPS_WIDTH_REG(addr)\t\t\t\\\n\t(SXGBE_CORE_PPS_BASE + (0x10 * addr) + 0xC)\n#define SXGBE_CORE_PTO_CTL_REG\t\t0x0DC0\n#define SXGBE_CORE_SRCPORT_ITY0_REG\t0x0DC4\n#define SXGBE_CORE_SRCPORT_ITY1_REG\t0x0DC8\n#define SXGBE_CORE_SRCPORT_ITY2_REG\t0x0DCC\n#define SXGBE_CORE_LOGMSG_LEVEL_REG\t0x0DD0\n\n \n#define SXGBE_MTL_BASE_REG\t\t0x1000\n#define SXGBE_MTL_OP_MODE_REG\t\t(SXGBE_MTL_BASE_REG + 0x0000)\n#define SXGBE_MTL_DEBUG_CTL_REG\t\t(SXGBE_MTL_BASE_REG + 0x0008)\n#define SXGBE_MTL_DEBUG_STATUS_REG\t(SXGBE_MTL_BASE_REG + 0x000C)\n#define SXGBE_MTL_FIFO_DEBUGDATA_REG\t(SXGBE_MTL_BASE_REG + 0x0010)\n#define SXGBE_MTL_INT_STATUS_REG\t(SXGBE_MTL_BASE_REG + 0x0020)\n#define SXGBE_MTL_RXQ_DMAMAP0_REG\t(SXGBE_MTL_BASE_REG + 0x0030)\n#define SXGBE_MTL_RXQ_DMAMAP1_REG\t(SXGBE_MTL_BASE_REG + 0x0034)\n#define SXGBE_MTL_RXQ_DMAMAP2_REG\t(SXGBE_MTL_BASE_REG + 0x0038)\n#define SXGBE_MTL_TX_PRTYMAP0_REG\t(SXGBE_MTL_BASE_REG + 0x0040)\n#define SXGBE_MTL_TX_PRTYMAP1_REG\t(SXGBE_MTL_BASE_REG + 0x0044)\n\n \n#define SXGBE_MTL_TC_TXBASE_REG\t\t(SXGBE_MTL_BASE_REG + 0x0100)\n#define SXGBE_MTL_TXQ_OPMODE_REG(qnum)\t\t\t\t\\\n\t(SXGBE_MTL_TC_TXBASE_REG + (qnum * 0x80) + 0x00)\n#define SXGBE_MTL_SFMODE\t\tBIT(1)\n#define SXGBE_MTL_FIFO_LSHIFT\t\t16\n#define SXGBE_MTL_ENABLE_QUEUE\t\t0x00000008\n#define SXGBE_MTL_TXQ_UNDERFLOW_REG(qnum)\t\t\t\\\n\t(SXGBE_MTL_TC_TXBASE_REG + (qnum * 0x80) + 0x04)\n#define SXGBE_MTL_TXQ_DEBUG_REG(qnum)\t\t\t\t\\\n\t(SXGBE_MTL_TC_TXBASE_REG + (qnum * 0x80) + 0x08)\n#define SXGBE_MTL_TXQ_ETSCTL_REG(qnum)\t\t\t\t\\\n\t(SXGBE_MTL_TC_TXBASE_REG + (qnum * 0x80) + 0x10)\n#define SXGBE_MTL_TXQ_ETSSTATUS_REG(qnum)\t\t\t\\\n\t(SXGBE_MTL_TC_TXBASE_REG + (qnum * 0x80) + 0x14)\n#define SXGBE_MTL_TXQ_QUANTWEIGHT_REG(qnum)\t\t\t\\\n\t(SXGBE_MTL_TC_TXBASE_REG + (qnum * 0x80) + 0x18)\n\n#define SXGBE_MTL_TC_RXBASE_REG\t\t0x1140\n#define SXGBE_RX_MTL_SFMODE\t\tBIT(5)\n#define SXGBE_MTL_RXQ_OPMODE_REG(qnum)\t\t\t\t\\\n\t(SXGBE_MTL_TC_RXBASE_REG + (qnum * 0x80) + 0x00)\n#define SXGBE_MTL_RXQ_MISPKTOVERFLOW_REG(qnum)\t\t\t\\\n\t(SXGBE_MTL_TC_RXBASE_REG + (qnum * 0x80) + 0x04)\n#define SXGBE_MTL_RXQ_DEBUG_REG(qnum)\t\t\t\t\\\n\t(SXGBE_MTL_TC_RXBASE_REG + (qnum * 0x80) + 0x08)\n#define SXGBE_MTL_RXQ_CTL_REG(qnum)\t\t\t\t\\\n\t(SXGBE_MTL_TC_RXBASE_REG + (qnum * 0x80) + 0x0C)\n#define SXGBE_MTL_RXQ_INTENABLE_REG(qnum)\t\t\t\\\n\t(SXGBE_MTL_TC_RXBASE_REG + (qnum * 0x80) + 0x30)\n#define SXGBE_MTL_RXQ_INTSTATUS_REG(qnum)\t\t\t\\\n\t(SXGBE_MTL_TC_RXBASE_REG + (qnum * 0x80) + 0x34)\n\n \n#define SXGBE_DMA_BASE_REG\t\t0x3000\n#define SXGBE_DMA_MODE_REG\t\t(SXGBE_DMA_BASE_REG + 0x0000)\n#define SXGBE_DMA_SOFT_RESET\t\tBIT(0)\n#define SXGBE_DMA_SYSBUS_MODE_REG\t(SXGBE_DMA_BASE_REG + 0x0004)\n#define SXGBE_DMA_AXI_UNDEF_BURST\tBIT(0)\n#define SXGBE_DMA_ENHACE_ADDR_MODE\tBIT(11)\n#define SXGBE_DMA_INT_STATUS_REG\t(SXGBE_DMA_BASE_REG + 0x0008)\n#define SXGBE_DMA_AXI_ARCACHECTL_REG\t(SXGBE_DMA_BASE_REG + 0x0010)\n#define SXGBE_DMA_AXI_AWCACHECTL_REG\t(SXGBE_DMA_BASE_REG + 0x0018)\n#define SXGBE_DMA_DEBUG_STATUS0_REG\t(SXGBE_DMA_BASE_REG + 0x0020)\n#define SXGBE_DMA_DEBUG_STATUS1_REG\t(SXGBE_DMA_BASE_REG + 0x0024)\n#define SXGBE_DMA_DEBUG_STATUS2_REG\t(SXGBE_DMA_BASE_REG + 0x0028)\n#define SXGBE_DMA_DEBUG_STATUS3_REG\t(SXGBE_DMA_BASE_REG + 0x002C)\n#define SXGBE_DMA_DEBUG_STATUS4_REG\t(SXGBE_DMA_BASE_REG + 0x0030)\n#define SXGBE_DMA_DEBUG_STATUS5_REG\t(SXGBE_DMA_BASE_REG + 0x0034)\n\n \n#define SXGBE_DMA_CHA_BASE_REG\t\t\t\\\n\t(SXGBE_DMA_BASE_REG + 0x0100)\n#define SXGBE_DMA_CHA_CTL_REG(cha_num)\t\t\t\t\\\n\t(SXGBE_DMA_CHA_BASE_REG + (cha_num * 0x80) + 0x00)\n#define SXGBE_DMA_PBL_X8MODE\t\t\tBIT(16)\n#define SXGBE_DMA_CHA_TXCTL_TSE_ENABLE\t\tBIT(12)\n#define SXGBE_DMA_CHA_TXCTL_REG(cha_num)\t\t\t\\\n\t(SXGBE_DMA_CHA_BASE_REG + (cha_num * 0x80) + 0x04)\n#define SXGBE_DMA_CHA_RXCTL_REG(cha_num)\t\t\t\\\n\t(SXGBE_DMA_CHA_BASE_REG + (cha_num * 0x80) + 0x08)\n#define SXGBE_DMA_CHA_TXDESC_HADD_REG(cha_num)\t\t\t\\\n\t(SXGBE_DMA_CHA_BASE_REG + (cha_num * 0x80) + 0x10)\n#define SXGBE_DMA_CHA_TXDESC_LADD_REG(cha_num)\t\t\t\\\n\t(SXGBE_DMA_CHA_BASE_REG + (cha_num * 0x80) + 0x14)\n#define SXGBE_DMA_CHA_RXDESC_HADD_REG(cha_num)\t\t\t\\\n\t(SXGBE_DMA_CHA_BASE_REG + (cha_num * 0x80) + 0x18)\n#define SXGBE_DMA_CHA_RXDESC_LADD_REG(cha_num)\t\t\t\\\n\t(SXGBE_DMA_CHA_BASE_REG + (cha_num * 0x80) + 0x1C)\n#define SXGBE_DMA_CHA_TXDESC_TAILPTR_REG(cha_num)\t\t\\\n\t(SXGBE_DMA_CHA_BASE_REG + (cha_num * 0x80) + 0x24)\n#define SXGBE_DMA_CHA_RXDESC_TAILPTR_REG(cha_num)\t\t\\\n\t(SXGBE_DMA_CHA_BASE_REG + (cha_num * 0x80) + 0x2C)\n#define SXGBE_DMA_CHA_TXDESC_RINGLEN_REG(cha_num)\t\t\\\n\t(SXGBE_DMA_CHA_BASE_REG + (cha_num * 0x80) + 0x30)\n#define SXGBE_DMA_CHA_RXDESC_RINGLEN_REG(cha_num)\t\t\\\n\t(SXGBE_DMA_CHA_BASE_REG + (cha_num * 0x80) + 0x34)\n#define SXGBE_DMA_CHA_INT_ENABLE_REG(cha_num)\t\t\t\\\n\t(SXGBE_DMA_CHA_BASE_REG + (cha_num * 0x80) + 0x38)\n#define SXGBE_DMA_CHA_INT_RXWATCHTMR_REG(cha_num)\t\t\\\n\t(SXGBE_DMA_CHA_BASE_REG + (cha_num * 0x80) + 0x3C)\n#define SXGBE_DMA_CHA_TXDESC_CURADDLO_REG(cha_num)\t\t\\\n\t(SXGBE_DMA_CHA_BASE_REG + (cha_num * 0x80) + 0x44)\n#define SXGBE_DMA_CHA_RXDESC_CURADDLO_REG(cha_num)\t\t\\\n\t(SXGBE_DMA_CHA_BASE_REG + (cha_num * 0x80) + 0x4C)\n#define SXGBE_DMA_CHA_CURTXBUF_ADDHI_REG(cha_num)\t\t\\\n\t(SXGBE_DMA_CHA_BASE_REG + (cha_num * 0x80) + 0x50)\n#define SXGBE_DMA_CHA_CURTXBUF_ADDLO_REG(cha_num)\t\t\\\n\t(SXGBE_DMA_CHA_BASE_REG + (cha_num * 0x80) + 0x54)\n#define SXGBE_DMA_CHA_CURRXBUF_ADDHI_REG(cha_num)\t\t\\\n\t(SXGBE_DMA_CHA_BASE_REG + (cha_num * 0x80) + 0x58)\n#define SXGBE_DMA_CHA_CURRXBUF_ADDLO_REG(cha_num)\t\t\\\n\t(SXGBE_DMA_CHA_BASE_REG + (cha_num * 0x80) + 0x5C)\n#define SXGBE_DMA_CHA_STATUS_REG(cha_num)\t\t\t\\\n\t(SXGBE_DMA_CHA_BASE_REG + (cha_num * 0x80) + 0x60)\n\n \n#define SXGBE_TX_START_DMA\tBIT(0)\n\n \n#define SXGBE_SPEED_10G\t\t0x0\n#define SXGBE_SPEED_2_5G\t0x1\n#define SXGBE_SPEED_1G\t\t0x2\n#define SXGBE_SPEED_LSHIFT\t29\n\n#define SXGBE_TX_ENABLE\t\tBIT(0)\n#define SXGBE_TX_DISDIC_ALGO\tBIT(1)\n#define SXGBE_TX_JABBER_DISABLE\tBIT(16)\n\n \n#define SXGBE_RX_ENABLE\t\tBIT(0)\n#define SXGBE_RX_ACS_ENABLE\t\tBIT(1)\n#define SXGBE_RX_WATCHDOG_DISABLE\tBIT(7)\n#define SXGBE_RX_JUMBPKT_ENABLE\t\tBIT(8)\n#define SXGBE_RX_CSUMOFFLOAD_ENABLE\tBIT(9)\n#define SXGBE_RX_LOOPBACK_ENABLE\tBIT(10)\n#define SXGBE_RX_ARPOFFLOAD_ENABLE\tBIT(31)\n\n \n#define SXGBE_VLAN_SVLAN_ENABLE\t\tBIT(18)\n#define SXGBE_VLAN_DOUBLEVLAN_ENABLE\tBIT(26)\n#define SXGBE_VLAN_INNERVLAN_ENABLE\tBIT(27)\n\n \nenum vlan_tag_ctl_tx {\n\tVLAN_TAG_TX_NOP,\n\tVLAN_TAG_TX_DEL,\n\tVLAN_TAG_TX_INSERT,\n\tVLAN_TAG_TX_REPLACE\n};\n#define SXGBE_VLAN_PRTY_CTL\tBIT(18)\n#define SXGBE_VLAN_CSVL_CTL\tBIT(19)\n\n \n#define SXGBE_TX_FLOW_CTL_FCB\tBIT(0)\n#define SXGBE_TX_FLOW_CTL_TFB\tBIT(1)\n\n \n#define SXGBE_RX_FLOW_CTL_ENABLE\tBIT(0)\n#define SXGBE_RX_UNICAST_DETECT\t\tBIT(1)\n#define SXGBE_RX_PRTYFLOW_CTL_ENABLE\tBIT(8)\n\n \n#define SXGBE_RX_Q_ENABLE\t0x2\n\n \n \n#define SXGBE_HW_FEAT_GMII(cap)\t\t\t((cap & 0x00000002) >> 1)\n#define SXGBE_HW_FEAT_VLAN_HASH_FILTER(cap)\t((cap & 0x00000010) >> 4)\n#define SXGBE_HW_FEAT_SMA(cap)\t\t\t((cap & 0x00000020) >> 5)\n#define SXGBE_HW_FEAT_PMT_TEMOTE_WOP(cap)\t((cap & 0x00000040) >> 6)\n#define SXGBE_HW_FEAT_PMT_MAGIC_PKT(cap)\t((cap & 0x00000080) >> 7)\n#define SXGBE_HW_FEAT_RMON(cap)\t\t\t((cap & 0x00000100) >> 8)\n#define SXGBE_HW_FEAT_ARP_OFFLOAD(cap)\t\t((cap & 0x00000200) >> 9)\n#define SXGBE_HW_FEAT_IEEE1500_2008(cap)\t((cap & 0x00001000) >> 12)\n#define SXGBE_HW_FEAT_EEE(cap)\t\t\t((cap & 0x00002000) >> 13)\n#define SXGBE_HW_FEAT_TX_CSUM_OFFLOAD(cap)\t((cap & 0x00004000) >> 14)\n#define SXGBE_HW_FEAT_RX_CSUM_OFFLOAD(cap)\t((cap & 0x00010000) >> 16)\n#define SXGBE_HW_FEAT_MACADDR_COUNT(cap)\t((cap & 0x007C0000) >> 18)\n#define SXGBE_HW_FEAT_TSTMAP_SRC(cap)\t\t((cap & 0x06000000) >> 25)\n#define SXGBE_HW_FEAT_SRCADDR_VLAN(cap)\t\t((cap & 0x08000000) >> 27)\n\n \n#define SXGBE_HW_FEAT_RX_FIFO_SIZE(cap)\t\t((cap & 0x0000001F))\n#define SXGBE_HW_FEAT_TX_FIFO_SIZE(cap)\t\t((cap & 0x000007C0) >> 6)\n#define SXGBE_HW_FEAT_IEEE1588_HWORD(cap)\t((cap & 0x00002000) >> 13)\n#define SXGBE_HW_FEAT_DCB(cap)\t\t\t((cap & 0x00010000) >> 16)\n#define SXGBE_HW_FEAT_SPLIT_HDR(cap)\t\t((cap & 0x00020000) >> 17)\n#define SXGBE_HW_FEAT_TSO(cap)\t\t\t((cap & 0x00040000) >> 18)\n#define SXGBE_HW_FEAT_DEBUG_MEM_IFACE(cap)\t((cap & 0x00080000) >> 19)\n#define SXGBE_HW_FEAT_RSS(cap)\t\t\t((cap & 0x00100000) >> 20)\n#define SXGBE_HW_FEAT_HASH_TABLE_SIZE(cap)\t((cap & 0x03000000) >> 24)\n#define SXGBE_HW_FEAT_L3L4_FILTER_NUM(cap)\t((cap & 0x78000000) >> 27)\n\n \n#define SXGBE_HW_FEAT_RX_MTL_QUEUES(cap)\t((cap & 0x0000000F))\n#define SXGBE_HW_FEAT_TX_MTL_QUEUES(cap)\t((cap & 0x000003C0) >> 6)\n#define SXGBE_HW_FEAT_RX_DMA_CHANNELS(cap)\t((cap & 0x0000F000) >> 12)\n#define SXGBE_HW_FEAT_TX_DMA_CHANNELS(cap)\t((cap & 0x003C0000) >> 18)\n#define SXGBE_HW_FEAT_PPS_OUTPUTS(cap)\t\t((cap & 0x07000000) >> 24)\n#define SXGBE_HW_FEAT_AUX_SNAPSHOTS(cap)\t((cap & 0x70000000) >> 28)\n\n \n \n#define SXGBE_DMA_INT_ENA_NIE\tBIT(16)\t \n#define SXGBE_DMA_INT_ENA_TIE\tBIT(0)\t \n#define SXGBE_DMA_INT_ENA_TUE\tBIT(2)\t \n#define SXGBE_DMA_INT_ENA_RIE\tBIT(6)\t \n\n#define SXGBE_DMA_INT_NORMAL\t\t\t\t\t\\\n\t(SXGBE_DMA_INT_ENA_NIE | SXGBE_DMA_INT_ENA_RIE |\t\\\n\t SXGBE_DMA_INT_ENA_TIE | SXGBE_DMA_INT_ENA_TUE)\n\n \n#define SXGBE_DMA_INT_ENA_AIE\tBIT(15)\t \n#define SXGBE_DMA_INT_ENA_TSE\tBIT(1)\t \n#define SXGBE_DMA_INT_ENA_RUE\tBIT(7)\t \n#define SXGBE_DMA_INT_ENA_RSE\tBIT(8)\t \n#define SXGBE_DMA_INT_ENA_FBE\tBIT(12)\t \n#define SXGBE_DMA_INT_ENA_CDEE\tBIT(13)\t \n\n#define SXGBE_DMA_INT_ABNORMAL\t\t\t\t\t\\\n\t(SXGBE_DMA_INT_ENA_AIE | SXGBE_DMA_INT_ENA_TSE |\t\\\n\t SXGBE_DMA_INT_ENA_RUE | SXGBE_DMA_INT_ENA_RSE |\t\\\n\t SXGBE_DMA_INT_ENA_FBE | SXGBE_DMA_INT_ENA_CDEE)\n\n#define SXGBE_DMA_ENA_INT\t(SXGBE_DMA_INT_NORMAL | SXGBE_DMA_INT_ABNORMAL)\n\n \n#define\tSXGBE_DMA_INT_STATUS_REB2\tBIT(21)\n#define\tSXGBE_DMA_INT_STATUS_REB1\tBIT(20)\n#define\tSXGBE_DMA_INT_STATUS_REB0\tBIT(19)\n#define\tSXGBE_DMA_INT_STATUS_TEB2\tBIT(18)\n#define\tSXGBE_DMA_INT_STATUS_TEB1\tBIT(17)\n#define\tSXGBE_DMA_INT_STATUS_TEB0\tBIT(16)\n#define\tSXGBE_DMA_INT_STATUS_NIS\tBIT(15)\n#define SXGBE_DMA_INT_STATUS_AIS\tBIT(14)\n#define SXGBE_DMA_INT_STATUS_CTXTERR\tBIT(13)\n#define SXGBE_DMA_INT_STATUS_FBE\tBIT(12)\n#define SXGBE_DMA_INT_STATUS_RPS\tBIT(8)\n#define SXGBE_DMA_INT_STATUS_RBU\tBIT(7)\n#define SXGBE_DMA_INT_STATUS_RI\t\tBIT(6)\n#define SXGBE_DMA_INT_STATUS_TBU\tBIT(2)\n#define SXGBE_DMA_INT_STATUS_TPS\tBIT(1)\n#define SXGBE_DMA_INT_STATUS_TI\t\tBIT(0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}