// Seed: 3839575039
module module_0 (
    input  tri1 id_0,
    input  wire id_1,
    output wor  id_2,
    output wire id_3,
    input  tri0 id_4,
    output wire id_5,
    input  tri0 id_6
);
  wire id_8;
  id_9(
      1, 1
  );
endmodule
module module_1 (
    output wand id_0,
    inout tri0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wor id_5,
    input wand id_6,
    output tri1 id_7,
    input wire id_8,
    input tri0 id_9,
    input wor id_10,
    input tri1 id_11,
    input tri0 id_12,
    input tri1 id_13
);
  assign id_0 = 1 ^ id_13;
  wire id_15;
  wire id_16;
  wire id_17;
  assign id_4 = 1;
  wire id_18;
  module_0(
      id_3, id_2, id_4, id_4, id_2, id_7, id_6
  );
endmodule
