Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Dec  9 13:19:52 2025
| Host         : cenglab01 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   557 |
|    Minimum number of control sets                        |   557 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1659 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   557 |
| >= 0 to < 4        |   108 |
| >= 4 to < 6        |   105 |
| >= 6 to < 8        |    44 |
| >= 8 to < 10       |    62 |
| >= 10 to < 12      |    17 |
| >= 12 to < 14      |    40 |
| >= 14 to < 16      |     8 |
| >= 16              |   173 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1609 |          564 |
| No           | No                    | Yes                    |             120 |           40 |
| No           | Yes                   | No                     |             851 |          427 |
| Yes          | No                    | No                     |            1740 |          498 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3829 |         1501 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |                                                                                                   Enable Signal                                                                                                  |                                                                                    Set/Reset Signal                                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                    |                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/m_valid_i                       |                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual |                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/ar_reg_slice/r_acceptance                                                                     | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                           |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/gen_srls[71].srl_nx1/push                                                        |                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/ar_reg_slice/r_acceptance                                                                     | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                       |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                       |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                       |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                  |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                  |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                       |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                         |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                       |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                         |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                         |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                  |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                       |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                       |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                  |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                       |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                         |                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                        |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                        |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr                                                | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                  |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                  |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                               | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                     |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                  |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                   | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                  |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr                                                                                                        | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr                                                        | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                   | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr                                                                | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr                                                | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                  |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                  |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/fifoaddr                                                                           | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                              | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r_0                                                                                                      |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                          |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                        | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                               | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                   |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/E[0]                                                                                                                                   | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                          |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                   |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                               | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                    | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                              |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                  | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr                                                                                                        | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                          |                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr                        | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr                                                                                                        | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[1]_i_1_n_0                                                                                     | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                    | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                              |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr                                             | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                   |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                   |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                              | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/areset_r                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                              | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                      |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr                                                                                                        | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              4 |         1.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                   | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                  |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                  |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              4 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                               | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/areset_r_0                                                                                                     |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr                                                | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                  |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr                                                | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                  |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              4 |         1.33 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              4 |         1.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/fifoaddr                                                                           | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              4 |         1.33 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              4 |         1.33 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                               | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                     |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              4 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                  | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_ready_d_reg[0][0]                                                                                                                         | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                               | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                               |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                          |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                  |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                               |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                               | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                     |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                              | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              4 |         1.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr                                                                                                        | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                    |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |              4 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr                                                                                                        | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                          |                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                            |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              4 |         1.33 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                            |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              4 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr                                                                                                        | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr                                                                                                        | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[1]_i_1_n_0                                                                                     | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                   | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                   | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              4 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                  |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                            |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                  |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              4 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                            |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                                   | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                  |                2 |              5 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg                                                                      | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]_0[0]                       |                2 |              5 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                         | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                           |                2 |              5 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                   | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                    |                2 |              5 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                      | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                2 |              5 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_onehot_w_state[4]_i_1_n_0                                                                               | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                2 |              5 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                      | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                           |                2 |              5 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/E[0]                                                                                                                                         | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                  |                2 |              5 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                  |                2 |              5 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                         | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              5 |         1.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                2 |              5 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_onehot_w_state[4]_i_1_n_0                                                                               | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                4 |              5 |         1.25 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                       |                2 |              5 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg                                                                      | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]_1[0]                       |                2 |              5 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_onehot_GEN_NO_RD_CMD_OPT.rlast_sm_cs[4]_i_1_n_0                                                                         | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                             |                2 |              5 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_onehot_GEN_NO_RD_CMD_OPT.rlast_sm_cs[4]_i_1_n_0                                                                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                             |                2 |              5 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                                                           |                2 |              6 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |                2 |              6 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[3]                                                      | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                2 |              6 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[2]                                                      | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                2 |              6 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                      | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                      | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                2 |              6 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                              | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                             | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                  |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                    |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                2 |              6 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                             | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                  |                2 |              6 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |              6 |         1.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                2 |              6 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                              | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/E[0]                                                    | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                  |                2 |              6 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                              | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                        | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                              | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              6 |         1.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                  | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                                                      |                2 |              6 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                      | system_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              6 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                      | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                      | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                2 |              6 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                2 |              6 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[3]                                                      | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[2]                                                      | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                2 |              6 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              7 |         1.75 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                        | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                2 |              7 |         3.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                          | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                3 |              7 |         2.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                        | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                2 |              7 |         3.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                          | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                2 |              7 |         3.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              8 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual |                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                     |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt                                                                                            | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              8 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                           | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                4 |              8 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_pipelined.state_reg[1][0]                                 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                           |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                          | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                4 |              8 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/areset_r_0                                                                                                     |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              8 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              8 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg          |                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt                                                                                            | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                    |                4 |              8 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                   | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1                                        |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_pipelined.state_reg[1][0]                                 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                4 |              8 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                       | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                             |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                   | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2                                        |                4 |              8 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                   | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                        |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                          | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r_0                                                                                                     |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                           | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                4 |              8 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                       | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                             |                4 |              8 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              8 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              8 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r_0                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt_0                                                                                                     | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                  |                3 |              9 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              9 |         2.25 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                            | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                3 |              9 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_onehot_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[8]_i_1_n_0                                                                       | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                             |                3 |              9 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              9 |         2.25 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                6 |              9 |         1.50 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                5 |              9 |         1.80 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              9 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                6 |              9 |         1.50 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                5 |              9 |         1.80 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                5 |              9 |         1.80 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                5 |              9 |         1.80 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |              9 |         2.25 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                5 |              9 |         1.80 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt_0                                                                                                     | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                  |                3 |              9 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                5 |              9 |         1.80 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                            | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                4 |              9 |         2.25 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              9 |         2.25 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_onehot_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[8]_i_1_n_0                                                                       | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                             |                4 |              9 |         2.25 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |              9 |         2.25 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                5 |             10 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                5 |             10 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                          | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |             10 |         3.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |             10 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |             10 |         3.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                          | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                           |                4 |             10 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |             10 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                               | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]_1[0]                       |                3 |             10 |         3.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                               | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]_0[0]                       |                4 |             10 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                4 |             10 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                4 |             10 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |             10 |         3.33 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                3 |             11 |         3.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |             11 |         2.75 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                4 |             11 |         2.75 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |                7 |             11 |         1.57 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |             11 |         2.75 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/SR[0]                                                                                                           |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                         | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/SR[0]                                                                                                           |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                         | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                6 |             12 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                6 |             12 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                6 |             12 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                        | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                6 |             12 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                      | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                        | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                         | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                6 |             12 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                6 |             12 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                         | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/SR[0]                                                                                                           |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/SR[0]                                                                                                           |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                        | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                      | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                     |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/areset_r_0                                                                                                     |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                      | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                        | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                6 |             12 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                      | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                6 |             12 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                      |                4 |             12 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                6 |             12 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                     |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                     |                4 |             12 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r_0                                                                                                      |                4 |             12 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                5 |             12 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                        | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                    |                9 |             15 |         1.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                5 |             15 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                6 |             15 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1077]_i_1_n_0                                                                                                                    |                                                                                                                                                                                        |                3 |             15 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                        |                5 |             15 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                   |                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1077]_i_1_n_0                                                                                                                    |                                                                                                                                                                                        |                3 |             15 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                8 |             16 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                         | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                    |                8 |             16 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                   |                7 |             16 |         2.29 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/axi_gpio_1/U0/gpio_core_1/reg1[31]                                                                                                                                            |                3 |             16 |         5.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1132]_i_1_n_0                                                                                                                    |                                                                                                                                                                                        |                3 |             23 |         7.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                6 |             23 |         3.83 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1132]_i_1_n_0                                                                                                                    |                                                                                                                                                                                        |                5 |             23 |         4.60 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                        |                6 |             23 |         3.83 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                6 |             23 |         3.83 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                        |                6 |             23 |         3.83 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                        |               10 |             24 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                8 |             24 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |               12 |             24 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                       |                                                                                                                                                                                        |                7 |             24 |         3.43 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                        |                                                                                                                                                                                        |                5 |             24 |         4.80 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                        |               11 |             24 |         2.18 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                        |                3 |             24 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                        |               10 |             24 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                        |                                                                                                                                                                                        |                5 |             24 |         4.80 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                       |                                                                                                                                                                                        |                9 |             24 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                8 |             24 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                        |                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                       |                                                                                                                                                                                        |                7 |             24 |         3.43 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                        |                3 |             24 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                        |               11 |             24 |         2.18 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                9 |             24 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |               10 |             24 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                9 |             24 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                        |               11 |             24 |         2.18 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |               10 |             24 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | system_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                        |               10 |             24 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                        |               10 |             24 |         2.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                9 |             25 |         2.78 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                9 |             25 |         2.78 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                        |                                                                                                                                                                                        |                5 |             26 |         5.20 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                             |                                                                                                                                                                                        |               10 |             26 |         2.60 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1080]_i_1__0_n_0                                                                                                           |                                                                                                                                                                                        |                7 |             26 |         3.71 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1080]_i_1_n_0                                                                                                              |                                                                                                                                                                                        |                5 |             26 |         5.20 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                             |                                                                                                                                                                                        |                8 |             26 |         3.25 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                       |                                                                                                                                                                                        |                8 |             26 |         3.25 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                       |                                                                                                                                                                                        |                7 |             26 |         3.71 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                        |                                                                                                                                                                                        |                6 |             26 |         4.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                       |                                                                                                                                                                                        |                9 |             26 |         2.89 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                        |                                                                                                                                                                                        |                7 |             26 |         3.71 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1080]_i_1_n_0                                                                                                              |                                                                                                                                                                                        |                4 |             26 |         6.50 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                             |                                                                                                                                                                                        |                7 |             26 |         3.71 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |               12 |             27 |         2.25 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |               13 |             27 |         2.08 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                             | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                6 |             30 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                             | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                7 |             30 |         4.29 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |               16 |             31 |         1.94 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                           |               17 |             31 |         1.82 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[35].srl_nx1/push                                     |                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[10]_4[0]                                                                                                                                                 | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               18 |             32 |         1.78 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[10]_5[0]                                                                                                                                                 | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               17 |             32 |         1.88 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[10]_6[0]                                                                                                                                                 | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               15 |             32 |         2.13 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[10]_7[0]                                                                                                                                                 | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               16 |             32 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[11]_0[0]                                                                                                                                                 | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               15 |             32 |         2.13 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[11]_1[0]                                                                                                                                                 | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               17 |             32 |         1.88 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[1056]_i_1_n_0                                                                                                                     |                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                            |                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[11]_10[0]                                                                                                                                                | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               16 |             32 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[11]_11[0]                                                                                                                                                | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               14 |             32 |         2.29 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[11]_12[0]                                                                                                                                                | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               12 |             32 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                              | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                             |               12 |             32 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                              | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                             |               12 |             32 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                  |                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |               12 |             32 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1092]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/r_shelf                                                                                       |                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                          | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                9 |             32 |         3.56 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                         | system_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                    |                4 |             32 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                          | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                6 |             32 |         5.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[10]_3[0]                                                                                                                                                 | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               18 |             32 |         1.78 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |               12 |             32 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/E[0]                                                                                                                                                             | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               18 |             32 |         1.78 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/current_state_reg[0][0]                                                                                                                                          | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               17 |             32 |         1.88 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/current_state_reg[2][0]                                                                                                                                          | system_i/microprocessor_0/U0/sequencer/SR[0]                                                                                                                                           |               11 |             32 |         2.91 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[10]_0[0]                                                                                                                                                 | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               17 |             32 |         1.88 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[10]_1[0]                                                                                                                                                 | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               15 |             32 |         2.13 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[10]_2[0]                                                                                                                                                 | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               19 |             32 |         1.68 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[8]_3[0]                                                                                                                                                  | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               16 |             32 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/pc_latch/getIR                                                                                                                                                           | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |                7 |             32 |         4.57 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/current_state_reg[2]_2[0]                                                                                                                                                | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               19 |             32 |         1.68 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/load_store/L_data_latch/E[0]                                                                                                                                                        | system_i/microprocessor_0/U0/load_store/L_data_latch/q_i[31]_i_1__5_n_0                                                                                                                |                5 |             32 |         6.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[35].srl_nx1/push                                     |                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                            |                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                                                    |                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1092]_i_1_n_0                                                                                                                   |                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[11]_2[0]                                                                                                                                                 | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               16 |             32 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                   | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |               11 |             32 |         2.91 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1092]_i_1_n_0                                                                                                                   |                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                   | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |               11 |             32 |         2.91 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                    |                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                     |                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                    |                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[1056]_i_1_n_0                                                                                                                     |                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[8]_1[0]                                                                                                                                                  | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               19 |             32 |         1.68 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[11]_13[0]                                                                                                                                                | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               14 |             32 |         2.29 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[11]_3[0]                                                                                                                                                 | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               18 |             32 |         1.78 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[11]_4[0]                                                                                                                                                 | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               10 |             32 |         3.20 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[11]_5[0]                                                                                                                                                 | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               15 |             32 |         2.13 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[11]_6[0]                                                                                                                                                 | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               20 |             32 |         1.60 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[11]_7[0]                                                                                                                                                 | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               17 |             32 |         1.88 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[11]_8[0]                                                                                                                                                 | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               14 |             32 |         2.29 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[11]_9[0]                                                                                                                                                 | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               13 |             32 |         2.46 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[7]_0[0]                                                                                                                                                  | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               19 |             32 |         1.68 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[7]_1[0]                                                                                                                                                  | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               16 |             32 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/r_shelf                                                                                       |                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[7]_2[0]                                                                                                                                                  | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               17 |             32 |         1.88 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[7]_3[0]                                                                                                                                                  | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               18 |             32 |         1.78 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[8]_0[0]                                                                                                                                                  | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               15 |             32 |         2.13 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                                                    |                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                     |                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[8]_2[0]                                                                                                                                                  | system_i/rst_clk_wiz_100M/U0/mb_reset                                                                                                                                                  |               19 |             32 |         1.68 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |               10 |             33 |         3.30 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                    |                                                                                                                                                                                        |               12 |             33 |         2.75 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                    |                                                                                                                                                                                        |               11 |             33 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                     |                                                                                                                                                                                        |               12 |             33 |         2.75 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |               10 |             33 |         3.30 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                     |                                                                                                                                                                                        |               12 |             33 |         2.75 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[1056]_i_1_n_0                                                                                                                    |                                                                                                                                                                                        |                8 |             33 |         4.12 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                                                        |               12 |             33 |         2.75 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                    |               11 |             36 |         3.27 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                    |               10 |             36 |         3.60 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                    |                                                                                                                                                                                        |               12 |             37 |         3.08 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                     |                                                                                                                                                                                        |               11 |             37 |         3.36 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |               10 |             38 |         3.80 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                9 |             38 |         4.22 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/m_valid_i                       |                                                                                                                                                                                        |               10 |             40 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                       |                                                                                                                                                                                        |               10 |             40 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                              | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                9 |             41 |         4.56 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                              | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                9 |             41 |         4.56 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                              | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                8 |             41 |         5.12 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                              | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                9 |             41 |         4.56 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |               10 |             43 |         4.30 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |               10 |             43 |         4.30 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |               10 |             43 |         4.30 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                              | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |               11 |             45 |         4.09 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                              | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |               11 |             45 |         4.09 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                             | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |               10 |             47 |         4.70 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                             | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |               10 |             47 |         4.70 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                             |               29 |             57 |         1.97 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  | system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                             |               35 |             61 |         1.74 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                        |                9 |             66 |         7.33 |
|  system_i/clk_wiz/inst/clk_out1 | system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                        |                9 |             66 |         7.33 |
|  system_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                  |                                                                                                                                                                                        |              566 |           1611 |         2.85 |
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


