INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/Basys3/project/11_easyclock/prj/easyclock.srcs/sources_1/new/BCDcounter/BCDcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDcounter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/Basys3/project/11_easyclock/prj/easyclock.srcs/sources_1/new/BCDcounter/BCDcounter_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDcounter_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/Basys3/project/11_easyclock/prj/easyclock.srcs/sources_1/new/Dynamic_seg_display/Dynamic_seg_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dynamic_seg_display
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/Basys3/project/11_easyclock/prj/easyclock.srcs/sources_1/new/easyclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module easyclock
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/Basys3/project/11_easyclock/prj/easyclock.srcs/sources_1/new/Dynamic_seg_display/seg_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display
INFO: [VRFC 10-311] analyzing module decoder_display
INFO: [VRFC 10-311] analyzing module decoder2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/Basys3/project/11_easyclock/prj/easyclock.srcs/sim_1/new/easyclock_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module easyclock_tb
