# 2021-11-09
#daily

## Debug ANLT
http://sw.inphi-corp.local/jenkins/job/capella/job/capella.regressions/job/lynx_400_regression_anlt_sjclab007248/43/

fw182, api477, 128m 4/701

capella.tests.anlt.test_anlt.TestAnltSingle.test_anlt_restart[rate_50gkr_die0_tx2_die0_rx2]
capella.tests.anlt.test_anlt.TestAnltSingle.test_anlt_snr_prbs[rate_50gkr_die0_tx2_die0_rx2]
capella.tests.anlt.test_anlt.TestLtStandalone.test_anlt_squelch[rate_50gkr_die0_tx2_die0_rx0_split_LT_STANDALONE]

http://sw.inphi-corp.local/jenkins/job/capella/job/capella.regressions/job/lynx_400_regression_anlt_sjclab007248/44/

fw182, api473, 131m 12/701

capella.tests.anlt.test_anlt.TestAnltMultiple.test_anlt_restart[rate_1x4x50gkr_die0_tx0_die0_rx0_die0_tx1_die0_rx2_die0_tx2_die0_rx1_die0_tx3_die0_rx3_split]
capella.tests.anlt.test_anlt.TestAnltMultiple.test_anlt_snr_prbs[rate_1x4x50gkr_die0_tx0_die0_rx0_die0_tx1_die0_rx2_die0_tx2_die0_rx1_die0_tx3_die0_rx3_split]
capella.tests.anlt.test_anlt.TestAnltMultiple.test_anlt_squelch[rate_1x4x50gkr_die0_tx0_die0_rx0_die0_tx1_die0_rx2_die0_tx2_die0_rx1_die0_tx3_die0_rx3_split]
capella.tests.anlt.test_anlt.TestAnltMultiple.test_anlt_restart[rate_1x4x50gkr_die0_tx0_die0_rx1_die0_tx1_die0_rx0_die0_tx2_die0_rx2_die0_tx3_die0_rx3_split]
capella.tests.anlt.test_anlt.TestAnltMultiple.test_anlt_snr_prbs[rate_1x4x50gkr_die0_tx0_die0_rx1_die0_tx1_die0_rx0_die0_tx2_die0_rx2_die0_tx3_die0_rx3_split]
capella.tests.anlt.test_anlt.TestAnltMultiple.test_anlt_squelch[rate_1x4x50gkr_die0_tx0_die0_rx1_die0_tx1_die0_rx0_die0_tx2_die0_rx2_die0_tx3_die0_rx3_split]
capella.tests.anlt.test_anlt.TestAnltPanModeMultiple.test_anlt_squelch[rate_1x4x50gkr_die0_tx0_die0_rx0_die0_tx1_die0_rx2_die0_tx2_die0_rx1_die0_tx3_die0_rx3_split_PAN_NP]
capella.tests.anlt.test_anlt.TestAnltPanModeMultiple.test_anlt_squelch[rate_1x4x50gkr_die0_tx0_die0_rx1_die0_tx1_die0_rx0_die0_tx2_die0_rx2_die0_tx3_die0_rx3_split_PAN_NP]
capella.tests.anlt.test_anlt.TestLtStandalone.test_anlt_restart[rate_1x4x50gkr_die0_tx0_die0_rx2_die0_tx1_die0_rx0_die0_tx2_die0_rx1_die0_tx3_die0_rx3_split_LT_STANDALONE]
capella.tests.anlt.test_anlt.TestLtStandalone.test_anlt_snr_prbs[rate_1x4x50gkr_die0_tx0_die0_rx2_die0_tx1_die0_rx0_die0_tx2_die0_rx1_die0_tx3_die0_rx3_split_LT_STANDALONE]
capella.tests.anlt.test_anlt.TestLtStandalone.test_anlt_squelch[rate_1x4x50gkr_die0_tx0_die0_rx2_die0_tx1_die0_rx0_die0_tx2_die0_rx1_die0_tx3_die0_rx3_split_LT_STANDALONE]
capella.tests.anlt.test_anlt.TestAnltSingle.test_anlt_squelch[rate_50gkr_die0_tx2_die0_rx2]

## Debug ZTE

![](../images/2021-11-09-14-22-18.png)


## Regulus Plus

![](../images/2021-11-09-14-56-05.png)

Bringup communication:
- Share memory: share memory between 2 process