Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Nov  4 17:05:45 2025
| Host         : ecelinux-03.ece.cornell.edu running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_control_sets -verbose -file xillydemo_control_sets_placed.rpt
| Design       : xillydemo
| Device       : xc7z020
----------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   578 |
|    Minimum number of control sets                        |   578 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2006 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   578 |
| >= 0 to < 4        |   142 |
| >= 4 to < 6        |   102 |
| >= 6 to < 8        |    23 |
| >= 8 to < 10       |    52 |
| >= 10 to < 12      |    29 |
| >= 12 to < 14      |    36 |
| >= 14 to < 16      |    38 |
| >= 16              |   156 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1700 |          595 |
| No           | No                    | Yes                    |              26 |           12 |
| No           | Yes                   | No                     |             696 |          327 |
| Yes          | No                    | No                     |            7012 |         2182 |
| Yes          | No                    | Yes                    |              45 |           10 |
| Yes          | Yes                   | No                     |            1723 |          528 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                   Clock Signal                                   |                                                                                                                   Enable Signal                                                                                                                   |                                                                                                        Set/Reset Signal                                                                                                        | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_rden_inv                                                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0333                                                                                                                                                                              |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_rden_inv                                                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/misc_ins/GND_7_o_GND_7_o_equal_9_o                                                                                                                                                                                 |                                                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_5_ins/quiesce_unitw_5_eof_ack_OR_264_o                                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n03271                                                                                                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0304                                                                                                                                                                              |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_rden_inv                                                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0774_inv                                                                                                                                                                                          |                                                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_3_ins/quiesce_unitw_3_eof_ack_OR_244_o                                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n03581                                                                                                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0333                                                                                                                                                                              |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n03584                                                                                                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0731_inv                                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_1_ins/quiesce_unitw_1_eof_ack_OR_213_o                                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n03402                                                                                                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0333                                                                                                                                                                              |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_smb_wren_d_0                                                                                                                                                                 |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0706_inv                                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_6_ins/user_w_audio_wren_d_0                                                                                                                                                               |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0827_inv                                                                                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_0                                                                                                                                                               |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_0                                                                                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/_n0155_inv                                                                                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0408_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0378_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o                                                                                                                                                                 |                                                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o                                                                                                                                                                 |                                                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0422_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0408_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0399_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_6_ins/Reset_OR_DriverANDClockEnable                                                                                                                                                       |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0408_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_quiesce                                                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0422_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_quiesce                                                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_390_o                                                                                                                                                                 |                                                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o                                                                                                                                                                 |                                                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0422_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_pad_1_16_9_fu_265/input_ce0                                                                                                                                                                              |                                                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0378_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_7_ins/unitw_7_quiesce                                                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0389_inv1_0                                                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_7_ins/unitw_7_rden_inv                                                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o                                                                                                                                                                 |                                                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_7_ins/quiesce_unitw_7_eof_ack_OR_305_o                                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n03112                                                                                                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0304                                                                                                                                                                              |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_rden_inv                                                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0528_inv                                                                                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_6_ins/quiesce_unitw_6_eof_ack_OR_285_o                                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0654_inv                                                                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o                                                                                                                                                   |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0441                                                                                                                                                                   |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/rd_valid_0                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/M_AXI_AWVALID_w_0                                                                                                                                                                               |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0931_inv                                                                                                                                                                                       |                                                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o                                                                                                                                                                      | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_slave_ins/_n0083_inv_0                                                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n1056_inv                                                                                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n1110_inv                                                                                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/endian_reg_strobe_endian_reg[31]                                                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0898_inv                                                                                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0634_inv                                                                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o                                                                                                                                                       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0634_inv3                                                                                                                                                              |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o                                                                                                                                                       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0450                                                                                                                                                                   |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o                                                                                                                                                       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/Reset_OR_DriverANDClockEnable                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0408_inv                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0374_inv                                                                                                                                                                                   |                                                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/w_fc2_ce0                                                                                                                                       | test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0[119]_i_1_n_1                                                                                                              |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_initialize_padded_me_1_fu_278/ap_CS_fsm_reg[1]_1                                                                                                                                                         |                                                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_initialize_padded_me_1_fu_278/ap_CS_fsm_reg[1]_2                                                                                                                                                         |                                                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/GND_9_o_GND_9_o_equal_16_o_0                                                                                                                                                  |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d_0                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/_n0147_inv                                                                                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0948_inv                                                                                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/_n0096                                                                                                                                                                                              | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/_n0089                                                                                                                                                                                              | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1173_inv                                                                                                                                                                                       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/linebuf_val_0_V_U/conv_1_16_18_1_s_bkb_ram_U/ram_reg_0_15_0_0__0_i_1_n_1                                                                                                         |                                                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/linebuf_val_0_V_U/conv_1_16_18_1_s_bkb_ram_U/ram_reg_0_15_0_0_i_1__2_n_1                                                                                                         |                                                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/misc_ins/n0025                                                                                                                                                                                  |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/misc_ins/n0023                                                                                                                                                                                  |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/misc_ins/n0021                                                                                                                                                                                  |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1158_inv                                                                                                                                                                                       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1055_inv                                                                                                                                                                                       |                                                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/idt_ins/buf_ctrl_reg_strobe_GND_4_o_AND_5_o                                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1036_inv                                                                                                                                                                                       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0189                                                                                                                                                       |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0856                                                                                                                                                                        |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n1002_inv                                                                                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_LessThan_21_o_0                                                                                                                               |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_259_o                                                                                                                                                                 | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                                                                                     |                1 |              2 |
|  clk_100_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0693_inv                                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0395_inv                                                                                                                                                                                             |                                                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/window_val_1_V_2_reg_2643[0]_i_1_n_1                                                                                                                                             |                                                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0664_inv                                                                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/Mmux_extra_req_needs_extra_MUX_956_o11                                                                                                                                   |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_55_o_inv1_0                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]                                                                                                                                                             |                                                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]                                                                                                                                                            | xillybus_ins/xillybus_core_ins/unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o                                                                                                                                              |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0882_inv                                                                                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0928_inv                                                                                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_63_o_inv1_0                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_61_o_inv1_0                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]                                                                                                                                                            |                                                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_59_o_inv1_0                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_57_o_inv1_0                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o                                                                                                                                              |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0982_inv                                                                                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o                                                                                                                                              |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/do_packet_w_inv                                                                                                                                                                                 |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]                                                                                                                                                           |                                                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/m_axi_aresetn_INV_55_o                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]                                                                                                                                                         | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o                                                                                                                                              |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]                                                                                                                                                         |                                                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n1036_inv                                                                                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                2 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n1090_inv                                                                                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_8_open_GND_18_o_AND_245_o                                                                                                                                                                  |                                                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0365_inv                                                                                                                                                                                             |                                                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0840_inv                                                                                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/ignore_ram                                                                                                                             |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/m_axi_aresetn_INV_55_o                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_7_ins/unitw_7_submit_buffer                                                                                                                                                                                  | xillybus_ins/xillybus_core_ins/unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o                                                                                                                                              |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_461_o                                                                                                                                                                 | xillybus_ins/xillybus_core_ins/unitw_7_ins/unitw_7_quiesce                                                                                                                                                                     |                2 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_324_o                                                                                                                                                                 | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                                                                                                                                     |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0365_inv                                                                                                                                                                                             |                                                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_submit_buffer                                                                                                                                                                                  | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o                                                                                                                                              |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_396_o                                                                                                                                                                 | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_quiesce                                                                                                                                                                     |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0422_inv3                                                                                                                                                                                            |                                                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0395_inv                                                                                                                                                                                             |                                                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                2 |              3 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/_n0254_inv                                                                                                                                                       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_ctrl_reg[0]_vga_ctrl_reg[2]                                                                                                               |                2 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_submit_buffer                                                                                                                                                                                  | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o                                                                                                                                              |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                         |                                                                                                                                                                                                                                |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                2 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/messages_ins/_n0629                                                                                                                                                                             |                2 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_142_o2                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_submit_buffer                                                                                                                                                                                  | xillybus_ins/xillybus_core_ins/unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_390_o                                                                                                                                              |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0811_inv                                                                                                                                                                                          |                                                                                                                                                                                                                                |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0678_inv                                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                3 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0819_inv                                                                                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_5[0]                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                               | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_4[0]                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_3[0]                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_1[0]                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_0[0]                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0][0]                  | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.accept_cnt_reg[1][0]               | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                |                                                                                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0690_inv                                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                3 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_inv                                                                                                                                                                                     | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | smbus/FSM_sequential_state[3]_i_1_n_1                                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/messages_ins/quiesce                                                                                                                                                                            |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/i_reg_2490                                                                                                                                                                                                                       |                                                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/input_U/dut_input_ram_U/p_0_in                                                                                                                                                                                                   |                                                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_bnn_xcel_fu_155_ap_ready                                                                                                                                                                                 | xillybus_ins/srst04_out                                                                                                                                                                                                        |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/ap_CS_fsm_state24                                                                                                                                                                                            | test_fpga_design/grp_bnn_xcel_fu_155/agg_result_V_0_i_reg_164                                                                                                                                                                  |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_2[0]                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_16_16_s_fu_259/select_ln205_reg_11280                                                                                                                                                           |                                                                                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[58][0]             | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT101                                                                                                                                                        |                                                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1033_inv                                                                                                                                                                                       |                                                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0219_inv                                                                                                                                                                      | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0656_inv                                                                                                                                                                                            |                                                                                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0670_inv                                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_slave_ins/rd_state_FSM_FFd2-In                                                                                                                                        |                                                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_slave_ins/_n0116_inv                                                                                                                                                  |                                                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                                                                                       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0192                                                                                                                                                       |                3 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0675_inv                                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_6[0]                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[50][0]             | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[42][0]             | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[34][0]             | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26][0]             | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[18][0]             | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[10][0]             | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.accept_cnt_reg[1][0]              | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o                                                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0425                                                                                                                                                                   |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                   |                                                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/ap_CS_fsm_state27                                                                                                                                                               | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/ap_CS_fsm_state10                                                                                                                                            |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_initialize_padded_me_fu_284/indvar_flatten_reg_600                                                                                                                                                       |                                                                                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/zext_ln108_reg_41277[3]_i_1_n_1                                                                                                                                                 |                                                                                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/y_0_reg_1245[1]_i_2_n_1                                                                                                                                                         |                                                                                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/sel                                                                                                                                                                             | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/clear                                                                                                                                                        |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_initialize_padded_me_fu_284/select_ln52_reg_190[3]_i_2_n_1                                                                                                                                               | test_fpga_design/grp_bnn_xcel_fu_155/grp_initialize_padded_me_fu_284/select_ln52_reg_190[3]_i_1_n_1                                                                                                                            |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/p_0_in0                                                                                                                                                                         |                                                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/linebuf_val_1_V_add_3_reg_445260                                                                                                                                                |                                                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/col_assign_reg_12340                                                                                                                                                            | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/col_assign_reg_1234                                                                                                                                          |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/ap_NS_fsm113_out                                                                                                                                                                | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/x4_0_reg_1475                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/w_fc2_ce0                                                                                                                                       | test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0[147]_i_1_n_1                                                                                                              |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/ap_CS_fsm_state18                                                                                                                                                               |                                                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/ap_CS_fsm_state11                                                                                                                                                               |                                                                                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_initialize_padded_me_1_fu_278/ap_CS_fsm_reg[3]                                                                                                                                                           |                                                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/dense2_V_U/bnn_xcel_dense2_V_ram_U/ap_CS_fsm_reg[23][0]                                                                                                                                                      | test_fpga_design/grp_bnn_xcel_fu_155/agg_result_V_0_i_reg_164                                                                                                                                                                  |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/srst                                                                                                                                                                                                              |                3 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/bbstub_user_w_audio_open_w                                                                                                                                                                                        |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/bbstub_user_r_smb_open_w                                                                                                                                                                                          |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/bbstub_user_r_audio_open_w                                                                                                                                                                                        |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_initialize_padded_me_fu_284/grp_initialize_padded_me_fu_284_input_r_we0                                                                                                                                  | test_fpga_design/grp_bnn_xcel_fu_155/grp_initialize_padded_me_fu_284/x_0_reg_71                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/p_1_in                                                                                                                                                                           |                                                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                  |                3 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                      |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                  |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                      |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                  |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                      |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/zext_ln292_reg_11338_reg0                                                                                                                                                          |                                                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_16_16_s_fu_259/select_ln205_2_reg_11340                                                                                                                                                         |                                                                                                                                                                                                                                |                3 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                            | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/ap_CS_fsm_pp2_stage0                                                                                                                                                            |                                                                                                                                                                                                                                |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_1                                                        | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                 |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                 |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n0158_inv                                                                                                                                                                             |                                                                                                                                                                                                                                |                3 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/zext_ln108_reg_2338[4]_i_1_n_1                                                                                                                                                   |                                                                                                                                                                                                                                |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/x4_0_reg_4700                                                                                                                                                                    | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/x4_0_reg_470                                                                                                                                                  |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_32_8_s_fu_253/add_ln192_reg_19550                                                                                                                                                               |                                                                                                                                                                                                                                |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/linebuf_val_1_V_add_7_reg_26770                                                                                                                                                  |                                                                                                                                                                                                                                |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/indvar_flatten_reg_3230                                                                                                                                                          |                                                                                                                                                                                                                                |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_1                                                        | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                 |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                 |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0685_inv                                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                3 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                             | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                        | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/ap_CS_fsm_state11                                                                                                                                                                |                                                                                                                                                                                                                                |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/ap_CS_fsm_state22                                                                                                                                                                | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/ap_CS_fsm_state10                                                                                                                                             |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/col_assign_7_reg_5860                                                                                                                                                            | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/ap_CS_fsm_state16                                                                                                                                             |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/col_assign_reg_3340                                                                                                                                                              | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/col_assign_reg_334                                                                                                                                            |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_1                                                        | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                 |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unit_addr_5_ins/quiesce_unit_5_addr_rd_open_OR_272_o                                                                                                                                            |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                                                                                                                                     |                4 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_quiesce                                                                                                                                                                     |                3 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_initialize_padded_me_1_fu_278/indvar_flatten_reg_600                                                                                                                                                     |                                                                                                                                                                                                                                |                3 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_quiesce                                                                                                                                                                     |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_initialize_padded_me_1_fu_278/grp_initialize_padded_me_1_fu_278_input_r_we0                                                                                                                              | test_fpga_design/grp_bnn_xcel_fu_155/grp_initialize_padded_me_1_fu_278/x_0_reg_71                                                                                                                                              |                3 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | audio/fifo_wr_en1                                                                                                                                                                                                                                 | audio/record_count[4]_i_1_n_1                                                                                                                                                                                                  |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_6_ins/unitr_6_quiesce                                                                                                                                                                     |                3 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                 |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                         |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_7_ins/unitr_7_quiesce                                                                                                                                                                     |                4 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_initialize_padded_me_1_fu_278/select_ln52_reg_1900                                                                                                                                                       |                                                                                                                                                                                                                                |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/input_U/dut_input_ram_U/p_0_in                                                                                                                                                                                                   | test_fpga_design/Hi_assign_reg_144                                                                                                                                                                                             |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/n_0_reg_5860                                                                                                                                                                       | test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/n_0_reg_586                                                                                                                                                     |                3 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_flatten_fu_247/Q[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_flatten_fu_247/y_0_reg_660                                                                                                                                                                               |                                                                                                                                                                                                                                |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/_n0121_inv                                                                                                                                                                                          |                                                                                                                                                                                                                                |                3 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_flatten_fu_247/ap_NS_fsm10_out                                                                                                                                                                           | test_fpga_design/grp_bnn_xcel_fu_155/grp_flatten_fu_247/c_0_reg_55                                                                                                                                                             |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/rd_state_FSM_FFd2-In                                                                                                                                                                                |                                                                                                                                                                                                                                |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/shl_ln_reg_41452_reg0                                                                                                                                                           |                                                                                                                                                                                                                                |                3 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/p_1_in                                                                                                                                                                          |                                                                                                                                                                                                                                |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/window_val_V_2_0_3_reg_539                                                                                                                                                       |                                                                                                                                                                                                                                |                3 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_0                                                                                                                                                                    |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                             | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                   |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/ap_CS_fsm_pp0_stage0                                                                                                                                                               |                                                                                                                                                                                                                                |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/ap_CS_fsm_pp0_stage0                                                                                                                                                            |                                                                                                                                                                                                                                |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/clear                                                                                                                                                                           |                                                                                                                                                                                                                                |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_16_16_s_fu_259/add_ln192_reg_11230                                                                                                                                                              |                                                                                                                                                                                                                                |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/this_reset                                                                                                                            |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/y_0_reg_1245[1]_i_2_n_1                                                                                                                                                         | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/y_0_reg_1245[1]_i_1_n_1                                                                                                                                      |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_pad_16_8_s_fu_272/y_reg_258[3]_i_1__0_n_1                                                                                                                                                                | test_fpga_design/grp_bnn_xcel_fu_155/grp_pad_16_8_s_fu_272/indvar_flatten_reg_75                                                                                                                                               |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_pad_16_8_s_fu_272/add_ln32_4_reg_263[6]_i_1_n_1                                                                                                                                                          |                                                                                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/ap_CS_fsm_pp0_stage0                                                                                                                                                             |                                                                                                                                                                                                                                |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/idt_rden                                                                                                                                                                                            | xillybus_ins/xillybus_core_ins/idt_ins/idt_req_idt_busy_AND_2_o                                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/_n0118_inv                                                                                                                                                | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                                                  |                4 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/user_r_mem_8_rden_w                                                                                                                                                                                                |                                                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0638_inv                                                                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0437                                                                                                                                                                   |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/user_w_mem_8_wren_w                                                                                                                                                                                                |                                                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_1                                          |                                                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/user_w_smb_wren_w                                                                                                                                                                                                  |                                                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_512_256_s_fu_224/zext_ln292_reg_22568_reg0                                                                                                                                                         |                                                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                               |                                                                                                                                                                                                                                |                5 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/indvar_flatten_reg_3230                                                                                                                                                          | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/indvar_flatten_reg_323                                                                                                                                        |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n01361                                                                                                                                                                                                |                                                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                |                                                                                                                                                                                                                                |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_pad_16_8_s_fu_272/y_reg_258[3]_i_1__0_n_1                                                                                                                                                                |                                                                                                                                                                                                                                |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_pad_16_8_s_fu_272/grp_pad_16_8_s_fu_272_output_r_we0                                                                                                                                                     | test_fpga_design/grp_bnn_xcel_fu_155/grp_pad_16_8_s_fu_272/x_0_reg_86                                                                                                                                                          |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb[3]                                                                                                                                                                          |                                                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/v_strobe                                                                                                                                                         | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                                                  |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb[2]                                                                                                                                                                          |                                                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb[1]                                                                                                                                                                          |                                                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb[0]                                                                                                                                                                          |                                                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]                                                                                                                                                        |                                                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0395_inv                                                                                                                                                                                             |                                                                                                                                                                                                                                |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_1                                          |                                                                                                                                                                                                                                |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                               |                                                                                                                                                                                                                                |                6 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_1                                          |                                                                                                                                                                                                                                |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                           |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0525_inv                                                                                                                                                                                          |                                                                                                                                                                                                                                |                1 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                |                                                                                                                                                                                                                                |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                |                                                                                                                                                                                                                                |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0519_inv                                                                                                                                                                                          |                                                                                                                                                                                                                                |                1 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0516_inv                                                                                                                                                                                          |                                                                                                                                                                                                                                |                1 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_191_o                                                                                                                                                                 | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                                                                                     |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open_GND_16_o_AND_177_o                                                                                                                                                                 |                                                                                                                                                                                                                                |                1 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                               |                                                                                                                                                                                                                                |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_1                                                                             | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                           |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                           |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/ap_NS_fsm[2]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/ap_CS_fsm_state16                                                                                                                                                                |                                                                                                                                                                                                                                |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]                                                                                                                                                        | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o                                                                                                                                              |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/ap_NS_fsm[5]                                                                                                                                                                     |                                                                                                                                                                                                                                |                2 |              9 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/locked_d_inv                                                                                                                               |                3 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                                                                                                                                     |                6 |              9 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/_n0122_inv                                                                                                                                                | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                                                  |                3 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                3 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_7_ins/unitw_7_quiesce                                                                                                                                                                     |                5 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_512_256_s_fu_224/n_0_reg_10980                                                                                                                                                                     | test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_512_256_s_fu_224/n_0_reg_1098                                                                                                                                                   |                3 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_pad_1_16_9_fu_265/add_ln32_8_reg_2630                                                                                                                                                                    |                                                                                                                                                                                                                                |                3 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/ap_CS_fsm_state19                                                                                                                                                                                            | test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_512_256_s_fu_224/SR[0]                                                                                                                                                          |                2 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_flatten_fu_247/add_ln230_reg_2750                                                                                                                                                                        |                                                                                                                                                                                                                                |                2 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_pad_1_16_9_fu_265/y_reg_258[4]_i_1_n_1                                                                                                                                                                   | test_fpga_design/grp_bnn_xcel_fu_155/grp_pad_1_16_9_fu_265/indvar_flatten_reg_75                                                                                                                                               |                3 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/ap_CS_fsm_state18                                                                                                                                                                                            |                                                                                                                                                                                                                                |                3 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_master_slots[4].reg_slice_mi/p_0_in                                                                                                        |                6 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/ap_CS_fsm_reg[22][0]                                                                                                                                                               |                                                                                                                                                                                                                                |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0333                                                                                                                                                                                                 |                                                                                                                                                                                                                                |                4 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                 |                5 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_master_slots[3].reg_slice_mi/p_1_in                                                                                                        |                5 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0403_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_6_ins/Reset_OR_DriverANDClockEnable1                                                                                                                                                      |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_6_ins/unitr_6_empty_user_w_audio_wren_d_OR_290_o_inv                                                                                                                                                         |                                                                                                                                                                                                                                |                2 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/dense2_V_U/bnn_xcel_dense2_V_ram_U/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0428_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0340                                                                                                                                                                              |                4 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_512_256_s_fu_224/ap_CS_fsm_pp0_stage0                                                                                                                                                              |                                                                                                                                                                                                                                |                2 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_quiesce                                                                                                                                                                     |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                                                                                     |                5 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                                                                                     |                4 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0377_inv                                                                                                                                                                                   |                                                                                                                                                                                                                                |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_6_ins/user_w_audio_wren_d                                                                                                                                                                                    | xillybus_ins/xillybus_core_ins/unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o                                                                                                                                              |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                 |                4 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                 |                4 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_pad_1_16_9_fu_265/y_reg_258[4]_i_1_n_1                                                                                                                                                                   |                                                                                                                                                                                                                                |                4 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_pad_1_16_9_fu_265/grp_pad_1_16_9_fu_265_output_r_we0                                                                                                                                                     | test_fpga_design/grp_bnn_xcel_fu_155/grp_pad_1_16_9_fu_265/x_0_reg_86                                                                                                                                                          |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/ap_CS_fsm_pp2_stage0                                                                                                                                                             |                                                                                                                                                                                                                                |                2 |             10 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/_n0115_inv                                                                                                                                                | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                                                  |                5 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/p_0_in                                                                                                                                                                             |                                                                                                                                                                                                                                |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/linebuf_val_1_V_U/conv_1_16_18_1_s_cud_ram_U/ap_CS_fsm_reg[3]                                                                                                                    |                                                                                                                                                                                                                                |                4 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0548_inv                                                                                                                                                                                  |                                                                                                                                                                                                                                |                4 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_initialize_padded_me_fu_284/indvar_flatten_reg_600                                                                                                                                                       | test_fpga_design/grp_bnn_xcel_fu_155/grp_initialize_padded_me_fu_284/indvar_flatten_reg_60                                                                                                                                     |                4 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1002_inv2                                                                                                                                                                                      |                                                                                                                                                                                                                                |                4 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_32_8_s_fu_253/grp_max_pool_32_8_s_fu_253_output_r_we0                                                                                                                                           | test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_32_8_s_fu_253/indvar_flatten_reg_170                                                                                                                                         |                3 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | smbus/div_counter[11]_i_1_n_1                                                                                                                                                                                                  |                3 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_ARESETN_inv                                                                                                                                                   |                5 |             11 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos[11]_INV_47_o_inv_inv                                                                                                                                        | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                                                  |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl3                                                                                                                                                                     |                                                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl4                                                                                                                                                                     |                                                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl5                                                                                                                                                                     |                                                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_smb_wren_d                                                                                                                                                                                      | xillybus_ins/xillybus_core_ins/unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o                                                                                                                                              |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_7_ins/unitr_7_empty_user_w_smb_wren_d_OR_310_o_inv                                                                                                                                                           |                                                                                                                                                                                                                                |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl6                                                                                                                                                                     |                                                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl7                                                                                                                                                                     |                                                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0557_inv                                                                                                                                                                                  |                                                                                                                                                                                                                                |                4 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl                                                                                                                                                                      |                                                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d                                                                                                                                                                                    | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o                                                                                                                                              |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_269_o_inv                                                                                                                                                         |                                                                                                                                                                                                                                |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d                                                                                                                                                                                  | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o                                                                                                                                              |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_249_o_inv                                                                                                                                                       |                                                                                                                                                                                                                                |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs_reg[0]_1[0]                                                                 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                6 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]_0[0]                                                                                  | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0333                                                                                                                                                                                                 |                                                                                                                                                                                                                                |                5 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/ap_phi_mux_nt_0_phi_fu_1491_p41                                                                                                                                                 |                                                                                                                                                                                                                                |                5 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0403_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_3_ins/Reset_OR_DriverANDClockEnable1                                                                                                                                                      |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl2                                                                                                                                                                     |                                                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0428_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0340                                                                                                                                                                              |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4      |                                                                                                                                                                                                                                |                4 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0304                                                                                                                                                                                                 |                                                                                                                                                                                                                                |                4 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0373_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_5_ins/Reset_OR_DriverANDClockEnable1                                                                                                                                                      |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0384_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0311                                                                                                                                                                              |                4 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0384_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0311                                                                                                                                                                              |                5 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/bitcount_0_reg_111[7]_i_2_n_1                                                                                                                                                                                                    | test_fpga_design/bitcount_0_reg_111_0                                                                                                                                                                                          |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl1                                                                                                                                                                     |                                                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0304                                                                                                                                                                                                 |                                                                                                                                                                                                                                |                4 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0373_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_7_ins/Reset_OR_DriverANDClockEnable1                                                                                                                                                      |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                                                                                                |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                                                                                                |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]_0[0]                                      |                                                                                                                                                                                                                                |                5 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/add_ln146_reg_25000                                                                                                                                                              |                                                                                                                                                                                                                                |                3 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                                                                                                |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                                                                                                |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                                                                                |                3 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                                                                                |                4 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                       |                                                                                                                                                                                                                                |                4 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen411_in |                                                                                                                                                                                                                                |                4 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen53_in  |                                                                                                                                                                                                                                |                4 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen60_in  |                                                                                                                                                                                                                                |                5 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                                                                                |                4 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                       |                                                                                                                                                                                                                                |                3 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_initialize_padded_me_1_fu_278/indvar_flatten_reg_600                                                                                                                                                     | test_fpga_design/grp_bnn_xcel_fu_155/grp_initialize_padded_me_1_fu_278/indvar_flatten_reg_60                                                                                                                                   |                3 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                       |                                                                                                                                                                                                                                |                2 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/nt_reg_437120                                                                                                                                                                   |                                                                                                                                                                                                                                |                8 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv                                                                                                                                                      |                                                                                                                                                                                                                                |                5 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d                                                                                                                                                                                 | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o                                                                                                                                              |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0333                                                                                                                                                                                                 |                                                                                                                                                                                                                                |                5 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0403_inv                                                                                                                                                                                             | xillybus_ins/xillybus_core_ins/unitw_1_ins/Reset_OR_DriverANDClockEnable1                                                                                                                                                      |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_submit_buffer                                                                                                                                                                                  | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o                                                                                                                                              |                3 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_16_16_s_fu_259/grp_max_pool_16_16_s_fu_259_output_r_we0                                                                                                                                         | test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_16_16_s_fu_259/indvar_flatten_reg_138                                                                                                                                        |                5 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                               | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                3 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                               | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                3 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                                                                                       | xillybus_ins/xillybus_core_ins/messages_ins/_n0630                                                                                                                                                                             |                9 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0887_inv                                                                                                                                                                                       |                                                                                                                                                                                                                                |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                3 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                3 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                2 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0909_inv                                                                                                                                                                                       |                                                                                                                                                                                                                                |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                3 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0381_inv                                                                                                                                                                                   |                                                                                                                                                                                                                                |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                               | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                3 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                               | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                               | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                3 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1036_inv                                                                                                                                                                                       |                                                                                                                                                                                                                                |                2 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                               | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                3 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                               | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                3 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                3 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                               | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/p_0_in_0                                                                                                                                                                           |                                                                                                                                                                                                                                |                4 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/linebuf_val_0_V_U/conv_16_32_10_4_socq_ram_U/linebuf_val_0_V_ce0                                                                                                                |                                                                                                                                                                                                                                |                4 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0898_inv                                                                                                                                                                                       |                                                                                                                                                                                                                                |                4 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/linebuf_val_0_V_U/conv_16_32_10_4_socq_ram_U/p_0_in                                                                                                                             |                                                                                                                                                                                                                                |                4 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | audio/play_shreg[15]_i_1_n_1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                |                4 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0870_inv                                                                                                                                                                                       |                                                                                                                                                                                                                                |                5 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                          |                                                                                                                                                                                                                                |                3 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11                                                                                                                                                              |                                                                                                                                                                                                                                |                5 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                          |                                                                                                                                                                                                                                |                3 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                          |                                                                                                                                                                                                                                |                3 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_32_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                            | xillybus_ins/srst04_out                                                                                                                                                                                                        |                5 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | audio/playback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                  | xillybus_ins/bbstub_user_w_audio_open_w                                                                                                                                                                                        |                5 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_350_o                                                                                                                                                                 |                                                                                                                                                                                                                                |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_32_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                            | xillybus_ins/srst04_out                                                                                                                                                                                                        |                5 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_422_o                                                                                                                                                                 |                                                                                                                                                                                                                                |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_285_o                                                                                                                                                                 |                                                                                                                                                                                                                                |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | audio/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                    | xillybus_ins/bbstub_user_r_audio_open_w                                                                                                                                                                                        |                5 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_487_o                                                                                                                                                                 |                                                                                                                                                                                                                                |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | audio/playback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                  | xillybus_ins/bbstub_user_w_audio_open_w                                                                                                                                                                                        |                4 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                            | xillybus_ins/srst04_out                                                                                                                                                                                                        |                6 |             18 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |                4 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                            | xillybus_ins/srst04_out                                                                                                                                                                                                        |                4 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | audio/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                    | xillybus_ins/bbstub_user_r_audio_open_w                                                                                                                                                                                        |                4 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/misc_ins/n0021_inv                                                                                                                                                                                                 | xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv                                                                                                                                                                  |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/misc_ins/n0023_inv                                                                                                                                                                                                 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2                                                                                                                                     |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/misc_ins/n0025_inv                                                                                                                                                                                                 | xillybus_ins/xillybus_core_ins/do_packet_w                                                                                                                                                                                     |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/write_ctrl3                                                                                                                                                                                            |                                                                                                                                                                                                                                |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/write_ctrl2                                                                                                                                                                                            |                                                                                                                                                                                                                                |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/write_ctrl1                                                                                                                                                                                            |                                                                                                                                                                                                                                |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/write_ctrl                                                                                                                                                                                             |                                                                                                                                                                                                                                |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0942_inv                                                                                                                                                                                       |                                                                                                                                                                                                                                |                6 |             21 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | smbus/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                           | xillybus_ins/bbstub_user_r_smb_open_w                                                                                                                                                                                          |                5 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                                                                |               11 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                |                                                                                                                                                                                                                                |                9 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                               | xillybus_ins/srst                                                                                                                                                                                                              |                6 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                                                                |                8 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                                                                |               11 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | smbus/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                           | xillybus_ins/bbstub_user_r_smb_open_w                                                                                                                                                                                          |                5 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                               | xillybus_ins/srst                                                                                                                                                                                                              |                6 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                |                                                                                                                                                                                                                                |                8 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                |                                                                                                                                                                                                                                |               10 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0172_inv                                                                                                                                                                                       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                6 |             23 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/_n0104_inv                                                                                                                                               | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/this_reset                                                                                                                            |                8 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/_n0104_inv                                                                                                                                               |                                                                                                                                                                                                                                |                8 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_148_o1                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                9 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/misc_ins/GND_7_o_GND_7_o_equal_6_o                                                                                                                                                              |                7 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                6 |             27 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                |                                                                                                                                                                                                                                |               10 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                                                |                9 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                |                                                                                                                                                                                                                                |                7 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                                                |                9 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                                                |                6 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                     | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                6 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                                                |                6 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                |                                                                                                                                                                                                                                |                7 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                                                |                8 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                     | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                6 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                                                |                7 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                |                                                                                                                                                                                                                                |                6 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                |                                                                                                                                                                                                                                |                9 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                |                                                                                                                                                                                                                                |                6 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                |               14 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1072_inv                                                                                                                                                                                       |                                                                                                                                                                                                                                |                8 |             30 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0168_inv                                                                                                                                                  |                                                                                                                                                                                                                                |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n0143                                                                                                                                                                                 |                                                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0162_inv                                                                                                                                                  |                                                                                                                                                                                                                                |               17 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0156_inv                                                                                                                                                  |                                                                                                                                                                                                                                |               15 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_512_256_s_fu_224/p_0_in                                                                                                                                                                            |                                                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0194_inv                                                                                                                                                  | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/reg_reset_w                                                                                                                                            |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_32_8_s_fu_253/p_0_in                                                                                                                                                                            |                                                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0150_inv                                                                                                                                                  |                                                                                                                                                                                                                                |               11 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | audio/fifo_wr_en1                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0144_inv                                                                                                                                                  |                                                                                                                                                                                                                                |               15 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_32_8_s_fu_253/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_rden                                                                                                                                                                              |                                                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_slave_ins/_n0112_inv                                                                                                                                                  |                                                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0759_inv                                                                                                                                                                                          |                                                                                                                                                                                                                                |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                                                                                                |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0174_inv                                                                                                                                                  |                                                                                                                                                                                                                                |               14 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1002_inv                                                                                                                                                                                       |                                                                                                                                                                                                                                |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o                                                                                                                                                                       |                                                                                                                                                                                                                                |               11 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_144_o2                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_146_o1                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_150_o1                                                                                                                                                                        | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0176_inv                                                                                                                                                                                       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0180_inv                                                                                                                                                                                       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0659_inv                                                                                                                                                                                            |                                                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0513_inv                                                                                                                                                                                          |                                                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0522_inv                                                                                                                                                                                          |                                                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                                                                                                |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o                                                                                                                                                                    |                                                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv                                                                                                                                                                      |                                                                                                                                                                                                                                |               13 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3                                                                                                                                                        |                                                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/rd_valid                                                                                                                                                                                     |                                                                                                                                                                                                                                |               12 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0180_inv                                                                                                                                                  |                                                                                                                                                                                                                                |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv                                                                                                                                                                      |                                                                                                                                                                                                                                |               11 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o                                                                                                                                                               |                                                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o                                                                                                                                                   |                                                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0198_inv                                                                                                                                                  | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/reg_reset_w                                                                                                                                            |               16 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0190_inv                                                                                                                                                  | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/reg_reset_w                                                                                                                                            |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0186_inv                                                                                                                                                  |                                                                                                                                                                                                                                |               17 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_16_16_s_fu_259/input_load_4_reg_11910                                                                                                                                                           |                                                                                                                                                                                                                                |                7 |             36 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0917_inv                                                                                                                                                                                       |                                                                                                                                                                                                                                |               12 |             37 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0360_inv                                                                                                                                                                                   |                                                                                                                                                                                                                                |               11 |             38 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/reg_reset_w                                                                                                                                            |               19 |             38 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0460_inv                                                                                                                                                                                  |                                                                                                                                                                                                                                |               12 |             39 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/design_r_read_32_rden                                                                                                                                                                                                            |                                                                                                                                                                                                                                |                8 |             40 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n01501_cepot                                                                                                                                                                          |                                                                                                                                                                                                                                |               13 |             41 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0973_inv                                                                                                                                                                                       |                                                                                                                                                                                                                                |               12 |             43 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0362_inv                                                                                                                                                                                          |                                                                                                                                                                                                                                |               18 |             43 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/do_packet_w                                                                                                                                                                                                        |                                                                                                                                                                                                                                |                9 |             43 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_wen                                                                                                                                                                                      |                                                                                                                                                                                                                                |                6 |             44 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                      |                                                                                                                                                                                                                                |               12 |             45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                                                                                                |               11 |             45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                                                                                                |                7 |             45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                                                                                                |               10 |             45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                                                                                                |                8 |             45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                                                                                                |                9 |             45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                                                                                |               10 |             45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                      |                                                                                                                                                                                                                                |                9 |             45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                      |                                                                                                                                                                                                                                |               13 |             45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                                                                                |               13 |             45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                                                                                |                9 |             45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                                                                                                |                9 |             45 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                                                                                   | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                                                  |               17 |             46 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/window_val_V_2_2_6_reg_1615                                                                                                                                                     |                                                                                                                                                                                                                                |               11 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/window_val_0_V_2_2_fu_218[15]_i_1_n_1                                                                                                                                           |                                                                                                                                                                                                                                |               19 |             48 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                |               15 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/window_val_V_2_1_4_reg_1627                                                                                                                                                     |                                                                                                                                                                                                                                |               11 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/window_val_V_2_0_4_reg_1639                                                                                                                                                     |                                                                                                                                                                                                                                |               16 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                                                                                       |                                                                                                                                                                                                                                |               19 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/window_val_0_V_2_3_fu_222[15]_i_1_n_1                                                                                                                                           |                                                                                                                                                                                                                                |               10 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/window_val_0_V_2_1_fu_214[15]_i_1_n_1                                                                                                                                           |                                                                                                                                                                                                                                |               18 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/ap_NS_fsm[10]                                                                                                                                                                   |                                                                                                                                                                                                                                |                9 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/ap_CS_fsm_state20                                                                                                                                                               |                                                                                                                                                                                                                                |               11 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0446_inv                                                                                                                                                                                          |                                                                                                                                                                                                                                |               22 |             53 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/add_ln1503_1918_reg_2587[2]_i_1_n_1                                                                                                                                              |                                                                                                                                                                                                                                |               28 |             59 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln1503_1404_reg_444370                                                                                                                                                      |                                                                                                                                                                                                                                |               20 |             60 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_32_8_s_fu_253/input_load_1_reg_20390                                                                                                                                                            |                                                                                                                                                                                                                                |               22 |             67 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o                                                                                                                                                                      |                                                                                                                                                                                                                                |               13 |             68 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1100_inv                                                                                                                                                                                       |                                                                                                                                                                                                                                |               27 |             69 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_from_wr                                                                                                                                                                                    |                                                                                                                                                                                                                                |               30 |             97 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/add_ln1503_518_reg_113480                                                                                                                                                          |                                                                                                                                                                                                                                |               57 |            128 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/srst04_out                                                                                                                                                                                                        |               54 |            132 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/ap_NS_fsm[6]                                                                                                                                                                    |                                                                                                                                                                                                                                |               30 |            144 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/ap_NS_fsm[5]                                                                                                                                                                    |                                                                                                                                                                                                                                |               24 |            144 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/linebuf_val_0_V_U/conv_16_32_10_4_socq_ram_U/ap_CS_fsm_reg[3]                                                                                                                   |                                                                                                                                                                                                                                |               49 |            146 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                                                            |               66 |            153 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/w_fc2_ce0                                                                                                                                       |                                                                                                                                                                                                                                |               50 |            212 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/w_conv2_2_1_U/conv_16_32_10_4_sjbC_rom_U/E[0]                                                                                                                                   |                                                                                                                                                                                                                                |               49 |            216 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_512_256_s_fu_224/add_ln1503_102_reg_226380                                                                                                                                                         |                                                                                                                                                                                                                                |              119 |            256 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/p_16_in                                                                                                                                                                         |                                                                                                                                                                                                                                |              172 |            440 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_flatten_fu_247/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                |              154 |            512 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln1503_1002_reg_431020                                                                                                                                                      |                                                                                                                                                                                                                                |              196 |            531 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                |              580 |           1654 |
+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


