// Seed: 2833743023
`define pp_4 0
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2,
    output id_3
);
  logic id_4 (
      id_1[1 : 1],
      1,
      id_2
  );
  assign id_0 = 1;
  logic id_5;
endmodule
