Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec 21 19:35:00 2020
| Host         : DESKTOP-IDAELR9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_colorbar_timing_summary_routed.rpt -pb vga_colorbar_timing_summary_routed.pb -rpx vga_colorbar_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_colorbar
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.080        0.000                      0                   33        0.203        0.000                      0                   33        3.000        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       36.080        0.000                      0                   33        0.203        0.000                      0                   33       19.500        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.080ns  (required time - arrival time)
  Source:                 u_vga_driver/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display/pixel_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 1.118ns (29.843%)  route 2.628ns (70.157%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 38.012 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.621    -2.377    u_vga_driver/CLK
    SLICE_X64Y86         FDCE                                         r  u_vga_driver/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518    -1.859 r  u_vga_driver/cnt_h_reg[4]/Q
                         net (fo=9, routed)           1.175    -0.684    u_vga_driver/cnt_h_reg__0[4]
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.150    -0.534 r  u_vga_driver/pixel_data[7]_i_7/O
                         net (fo=2, routed)           0.448    -0.086    u_vga_driver/pixel_data[7]_i_7_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.326     0.240 r  u_vga_driver/pixel_data[3]_i_2/O
                         net (fo=1, routed)           1.006     1.245    u_vga_driver/pixel_data[3]_i_2_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.369 r  u_vga_driver/pixel_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.369    u_vga_display/D[0]
    SLICE_X63Y85         FDCE                                         r  u_vga_display/pixel_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    34.835 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    36.417    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.508 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.504    38.012    u_vga_display/CLK
    SLICE_X63Y85         FDCE                                         r  u_vga_display/pixel_data_reg[3]/C
                         clock pessimism             -0.414    37.598    
                         clock uncertainty           -0.180    37.418    
    SLICE_X63Y85         FDCE (Setup_fdce_C_D)        0.031    37.449    u_vga_display/pixel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         37.449    
                         arrival time                          -1.369    
  -------------------------------------------------------------------
                         slack                                 36.080    

Slack (MET) :             36.130ns  (required time - arrival time)
  Source:                 u_vga_driver/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display/pixel_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.064ns (28.805%)  route 2.630ns (71.195%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 38.012 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.621    -2.377    u_vga_driver/CLK
    SLICE_X62Y86         FDCE                                         r  u_vga_driver/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.456    -1.921 r  u_vga_driver/cnt_h_reg[8]/Q
                         net (fo=21, routed)          1.005    -0.916    u_vga_driver/cnt_h_reg__0[8]
    SLICE_X62Y84         LUT2 (Prop_lut2_I0_O)        0.152    -0.764 f  u_vga_driver/cnt_h[1]_i_2/O
                         net (fo=2, routed)           0.828     0.064    u_vga_driver/cnt_h[1]_i_2_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.332     0.396 r  u_vga_driver/pixel_data[11]_i_6/O
                         net (fo=1, routed)           0.797     1.193    u_vga_driver/pixel_data[11]_i_6_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I3_O)        0.124     1.317 r  u_vga_driver/pixel_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.317    u_vga_display/D[2]
    SLICE_X63Y85         FDCE                                         r  u_vga_display/pixel_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    34.835 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    36.417    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.508 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.504    38.012    u_vga_display/CLK
    SLICE_X63Y85         FDCE                                         r  u_vga_display/pixel_data_reg[11]/C
                         clock pessimism             -0.414    37.598    
                         clock uncertainty           -0.180    37.418    
    SLICE_X63Y85         FDCE (Setup_fdce_C_D)        0.029    37.447    u_vga_display/pixel_data_reg[11]
  -------------------------------------------------------------------
                         required time                         37.447    
                         arrival time                          -1.317    
  -------------------------------------------------------------------
                         slack                                 36.130    

Slack (MET) :             36.137ns  (required time - arrival time)
  Source:                 u_vga_driver/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_driver/cnt_v_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.766ns (22.192%)  route 2.686ns (77.808%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 38.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.621    -2.377    u_vga_driver/CLK
    SLICE_X64Y86         FDCE                                         r  u_vga_driver/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518    -1.859 r  u_vga_driver/cnt_h_reg[4]/Q
                         net (fo=9, routed)           1.175    -0.684    u_vga_driver/cnt_h_reg__0[4]
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.124    -0.560 f  u_vga_driver/cnt_h[9]_i_2/O
                         net (fo=11, routed)          1.026     0.466    u_vga_driver/cnt_h[9]_i_2_n_0
    SLICE_X64Y84         LUT6 (Prop_lut6_I5_O)        0.124     0.590 r  u_vga_driver/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.484     1.075    u_vga_driver/cnt_v
    SLICE_X62Y83         FDCE                                         r  u_vga_driver/cnt_v_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    34.835 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    36.417    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.508 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.502    38.010    u_vga_driver/CLK
    SLICE_X62Y83         FDCE                                         r  u_vga_driver/cnt_v_reg[5]/C
                         clock pessimism             -0.414    37.596    
                         clock uncertainty           -0.180    37.416    
    SLICE_X62Y83         FDCE (Setup_fdce_C_CE)      -0.205    37.211    u_vga_driver/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                         37.211    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 36.137    

Slack (MET) :             36.137ns  (required time - arrival time)
  Source:                 u_vga_driver/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_driver/cnt_v_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.766ns (22.192%)  route 2.686ns (77.808%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 38.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.621    -2.377    u_vga_driver/CLK
    SLICE_X64Y86         FDCE                                         r  u_vga_driver/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518    -1.859 r  u_vga_driver/cnt_h_reg[4]/Q
                         net (fo=9, routed)           1.175    -0.684    u_vga_driver/cnt_h_reg__0[4]
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.124    -0.560 f  u_vga_driver/cnt_h[9]_i_2/O
                         net (fo=11, routed)          1.026     0.466    u_vga_driver/cnt_h[9]_i_2_n_0
    SLICE_X64Y84         LUT6 (Prop_lut6_I5_O)        0.124     0.590 r  u_vga_driver/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.484     1.075    u_vga_driver/cnt_v
    SLICE_X63Y83         FDCE                                         r  u_vga_driver/cnt_v_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    34.835 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    36.417    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.508 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.502    38.010    u_vga_driver/CLK
    SLICE_X63Y83         FDCE                                         r  u_vga_driver/cnt_v_reg[6]/C
                         clock pessimism             -0.414    37.596    
                         clock uncertainty           -0.180    37.416    
    SLICE_X63Y83         FDCE (Setup_fdce_C_CE)      -0.205    37.211    u_vga_driver/cnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                         37.211    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 36.137    

Slack (MET) :             36.137ns  (required time - arrival time)
  Source:                 u_vga_driver/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_driver/cnt_v_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.766ns (22.192%)  route 2.686ns (77.808%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 38.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.621    -2.377    u_vga_driver/CLK
    SLICE_X64Y86         FDCE                                         r  u_vga_driver/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518    -1.859 r  u_vga_driver/cnt_h_reg[4]/Q
                         net (fo=9, routed)           1.175    -0.684    u_vga_driver/cnt_h_reg__0[4]
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.124    -0.560 f  u_vga_driver/cnt_h[9]_i_2/O
                         net (fo=11, routed)          1.026     0.466    u_vga_driver/cnt_h[9]_i_2_n_0
    SLICE_X64Y84         LUT6 (Prop_lut6_I5_O)        0.124     0.590 r  u_vga_driver/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.484     1.075    u_vga_driver/cnt_v
    SLICE_X63Y83         FDCE                                         r  u_vga_driver/cnt_v_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    34.835 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    36.417    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.508 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.502    38.010    u_vga_driver/CLK
    SLICE_X63Y83         FDCE                                         r  u_vga_driver/cnt_v_reg[7]/C
                         clock pessimism             -0.414    37.596    
                         clock uncertainty           -0.180    37.416    
    SLICE_X63Y83         FDCE (Setup_fdce_C_CE)      -0.205    37.211    u_vga_driver/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                         37.211    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 36.137    

Slack (MET) :             36.137ns  (required time - arrival time)
  Source:                 u_vga_driver/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_driver/cnt_v_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.766ns (22.192%)  route 2.686ns (77.808%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 38.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.621    -2.377    u_vga_driver/CLK
    SLICE_X64Y86         FDCE                                         r  u_vga_driver/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518    -1.859 r  u_vga_driver/cnt_h_reg[4]/Q
                         net (fo=9, routed)           1.175    -0.684    u_vga_driver/cnt_h_reg__0[4]
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.124    -0.560 f  u_vga_driver/cnt_h[9]_i_2/O
                         net (fo=11, routed)          1.026     0.466    u_vga_driver/cnt_h[9]_i_2_n_0
    SLICE_X64Y84         LUT6 (Prop_lut6_I5_O)        0.124     0.590 r  u_vga_driver/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.484     1.075    u_vga_driver/cnt_v
    SLICE_X63Y83         FDCE                                         r  u_vga_driver/cnt_v_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    34.835 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    36.417    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.508 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.502    38.010    u_vga_driver/CLK
    SLICE_X63Y83         FDCE                                         r  u_vga_driver/cnt_v_reg[8]/C
                         clock pessimism             -0.414    37.596    
                         clock uncertainty           -0.180    37.416    
    SLICE_X63Y83         FDCE (Setup_fdce_C_CE)      -0.205    37.211    u_vga_driver/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                         37.211    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 36.137    

Slack (MET) :             36.137ns  (required time - arrival time)
  Source:                 u_vga_driver/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_driver/cnt_v_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.766ns (22.192%)  route 2.686ns (77.808%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.990ns = ( 38.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.621    -2.377    u_vga_driver/CLK
    SLICE_X64Y86         FDCE                                         r  u_vga_driver/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518    -1.859 r  u_vga_driver/cnt_h_reg[4]/Q
                         net (fo=9, routed)           1.175    -0.684    u_vga_driver/cnt_h_reg__0[4]
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.124    -0.560 f  u_vga_driver/cnt_h[9]_i_2/O
                         net (fo=11, routed)          1.026     0.466    u_vga_driver/cnt_h[9]_i_2_n_0
    SLICE_X64Y84         LUT6 (Prop_lut6_I5_O)        0.124     0.590 r  u_vga_driver/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.484     1.075    u_vga_driver/cnt_v
    SLICE_X63Y83         FDCE                                         r  u_vga_driver/cnt_v_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    34.835 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    36.417    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.508 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.502    38.010    u_vga_driver/CLK
    SLICE_X63Y83         FDCE                                         r  u_vga_driver/cnt_v_reg[9]/C
                         clock pessimism             -0.414    37.596    
                         clock uncertainty           -0.180    37.416    
    SLICE_X63Y83         FDCE (Setup_fdce_C_CE)      -0.205    37.211    u_vga_driver/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                         37.211    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 36.137    

Slack (MET) :             36.157ns  (required time - arrival time)
  Source:                 u_vga_driver/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_display/pixel_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 1.118ns (30.466%)  route 2.552ns (69.534%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 38.012 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.621    -2.377    u_vga_driver/CLK
    SLICE_X64Y86         FDCE                                         r  u_vga_driver/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518    -1.859 f  u_vga_driver/cnt_h_reg[4]/Q
                         net (fo=9, routed)           1.175    -0.684    u_vga_driver/cnt_h_reg__0[4]
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.150    -0.534 f  u_vga_driver/pixel_data[7]_i_7/O
                         net (fo=2, routed)           0.451    -0.083    u_vga_driver/pixel_data[7]_i_7_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I3_O)        0.326     0.243 r  u_vga_driver/pixel_data[7]_i_2/O
                         net (fo=1, routed)           0.926     1.169    u_vga_driver/pixel_data[7]_i_2_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.293 r  u_vga_driver/pixel_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.293    u_vga_display/D[1]
    SLICE_X62Y85         FDCE                                         r  u_vga_display/pixel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    34.835 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    36.417    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.508 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.504    38.012    u_vga_display/CLK
    SLICE_X62Y85         FDCE                                         r  u_vga_display/pixel_data_reg[7]/C
                         clock pessimism             -0.414    37.598    
                         clock uncertainty           -0.180    37.418    
    SLICE_X62Y85         FDCE (Setup_fdce_C_D)        0.031    37.449    u_vga_display/pixel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         37.449    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                 36.157    

Slack (MET) :             36.279ns  (required time - arrival time)
  Source:                 u_vga_driver/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_driver/cnt_v_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.766ns (23.137%)  route 2.545ns (76.863%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 38.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.621    -2.377    u_vga_driver/CLK
    SLICE_X64Y86         FDCE                                         r  u_vga_driver/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518    -1.859 r  u_vga_driver/cnt_h_reg[4]/Q
                         net (fo=9, routed)           1.175    -0.684    u_vga_driver/cnt_h_reg__0[4]
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.124    -0.560 f  u_vga_driver/cnt_h[9]_i_2/O
                         net (fo=11, routed)          1.026     0.466    u_vga_driver/cnt_h[9]_i_2_n_0
    SLICE_X64Y84         LUT6 (Prop_lut6_I5_O)        0.124     0.590 r  u_vga_driver/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.344     0.934    u_vga_driver/cnt_v
    SLICE_X62Y84         FDCE                                         r  u_vga_driver/cnt_v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    34.835 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    36.417    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.508 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.503    38.011    u_vga_driver/CLK
    SLICE_X62Y84         FDCE                                         r  u_vga_driver/cnt_v_reg[0]/C
                         clock pessimism             -0.414    37.597    
                         clock uncertainty           -0.180    37.417    
    SLICE_X62Y84         FDCE (Setup_fdce_C_CE)      -0.205    37.212    u_vga_driver/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         37.212    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 36.279    

Slack (MET) :             36.279ns  (required time - arrival time)
  Source:                 u_vga_driver/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_driver/cnt_v_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.766ns (23.137%)  route 2.545ns (76.863%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 38.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.621    -2.377    u_vga_driver/CLK
    SLICE_X64Y86         FDCE                                         r  u_vga_driver/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518    -1.859 r  u_vga_driver/cnt_h_reg[4]/Q
                         net (fo=9, routed)           1.175    -0.684    u_vga_driver/cnt_h_reg__0[4]
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.124    -0.560 f  u_vga_driver/cnt_h[9]_i_2/O
                         net (fo=11, routed)          1.026     0.466    u_vga_driver/cnt_h[9]_i_2_n_0
    SLICE_X64Y84         LUT6 (Prop_lut6_I5_O)        0.124     0.590 r  u_vga_driver/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.344     0.934    u_vga_driver/cnt_v
    SLICE_X63Y84         FDCE                                         r  u_vga_driver/cnt_v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    34.835 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    36.417    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.508 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          1.503    38.011    u_vga_driver/CLK
    SLICE_X63Y84         FDCE                                         r  u_vga_driver/cnt_v_reg[1]/C
                         clock pessimism             -0.414    37.597    
                         clock uncertainty           -0.180    37.417    
    SLICE_X63Y84         FDCE (Setup_fdce_C_CE)      -0.205    37.212    u_vga_driver/cnt_v_reg[1]
  -------------------------------------------------------------------
                         required time                         37.212    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 36.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_vga_driver/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_driver/cnt_v_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.589    -0.520    u_vga_driver/CLK
    SLICE_X63Y84         FDCE                                         r  u_vga_driver/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  u_vga_driver/cnt_v_reg[2]/Q
                         net (fo=11, routed)          0.121    -0.258    u_vga_driver/cnt_v_reg__0[2]
    SLICE_X62Y84         LUT6 (Prop_lut6_I1_O)        0.045    -0.213 r  u_vga_driver/cnt_v[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    u_vga_driver/p_0_in__0[4]
    SLICE_X62Y84         FDCE                                         r  u_vga_driver/cnt_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.857    -0.290    u_vga_driver/CLK
    SLICE_X62Y84         FDCE                                         r  u_vga_driver/cnt_v_reg[4]/C
                         clock pessimism             -0.218    -0.507    
    SLICE_X62Y84         FDCE (Hold_fdce_C_D)         0.091    -0.416    u_vga_driver/cnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_vga_driver/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_driver/cnt_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.167%)  route 0.139ns (42.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.589    -0.520    u_vga_driver/CLK
    SLICE_X62Y84         FDCE                                         r  u_vga_driver/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  u_vga_driver/cnt_v_reg[4]/Q
                         net (fo=6, routed)           0.139    -0.240    u_vga_driver/cnt_v_reg__0[4]
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.045    -0.195 r  u_vga_driver/cnt_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    u_vga_driver/p_0_in__0[5]
    SLICE_X62Y83         FDCE                                         r  u_vga_driver/cnt_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.291    u_vga_driver/CLK
    SLICE_X62Y83         FDCE                                         r  u_vga_driver/cnt_v_reg[5]/C
                         clock pessimism             -0.217    -0.507    
    SLICE_X62Y83         FDCE (Hold_fdce_C_D)         0.091    -0.416    u_vga_driver/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_vga_driver/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_driver/cnt_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.589    -0.520    u_vga_driver/CLK
    SLICE_X64Y86         FDCE                                         r  u_vga_driver/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.148    -0.372 r  u_vga_driver/cnt_h_reg[3]/Q
                         net (fo=6, routed)           0.124    -0.249    u_vga_driver/cnt_h_reg__0[3]
    SLICE_X64Y86         LUT6 (Prop_lut6_I1_O)        0.099    -0.150 r  u_vga_driver/cnt_h[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    u_vga_driver/p_0_in[4]
    SLICE_X64Y86         FDCE                                         r  u_vga_driver/cnt_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.858    -0.289    u_vga_driver/CLK
    SLICE_X64Y86         FDCE                                         r  u_vga_driver/cnt_h_reg[4]/C
                         clock pessimism             -0.232    -0.520    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.121    -0.399    u_vga_driver/cnt_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_vga_driver/cnt_v_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_driver/cnt_v_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.588    -0.521    u_vga_driver/CLK
    SLICE_X63Y83         FDCE                                         r  u_vga_driver/cnt_v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  u_vga_driver/cnt_v_reg[7]/Q
                         net (fo=6, routed)           0.178    -0.202    u_vga_driver/cnt_v_reg__0[7]
    SLICE_X63Y83         LUT5 (Prop_lut5_I2_O)        0.042    -0.160 r  u_vga_driver/cnt_v[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    u_vga_driver/p_0_in__0[8]
    SLICE_X63Y83         FDCE                                         r  u_vga_driver/cnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.291    u_vga_driver/CLK
    SLICE_X63Y83         FDCE                                         r  u_vga_driver/cnt_v_reg[8]/C
                         clock pessimism             -0.231    -0.521    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.107    -0.414    u_vga_driver/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 u_vga_driver/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_driver/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.210%)  route 0.164ns (46.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.589    -0.520    u_vga_driver/CLK
    SLICE_X63Y84         FDCE                                         r  u_vga_driver/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  u_vga_driver/cnt_v_reg[2]/Q
                         net (fo=11, routed)          0.164    -0.216    u_vga_driver/cnt_v_reg__0[2]
    SLICE_X63Y84         LUT6 (Prop_lut6_I0_O)        0.045    -0.171 r  u_vga_driver/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    u_vga_driver/p_0_in__0[3]
    SLICE_X63Y84         FDCE                                         r  u_vga_driver/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.857    -0.290    u_vga_driver/CLK
    SLICE_X63Y84         FDCE                                         r  u_vga_driver/cnt_v_reg[3]/C
                         clock pessimism             -0.231    -0.520    
    SLICE_X63Y84         FDCE (Hold_fdce_C_D)         0.092    -0.428    u_vga_driver/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u_vga_driver/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_driver/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.058%)  route 0.165ns (46.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.589    -0.520    u_vga_driver/CLK
    SLICE_X63Y84         FDCE                                         r  u_vga_driver/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  u_vga_driver/cnt_v_reg[2]/Q
                         net (fo=11, routed)          0.165    -0.215    u_vga_driver/cnt_v_reg__0[2]
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.045    -0.170 r  u_vga_driver/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    u_vga_driver/p_0_in__0[2]
    SLICE_X63Y84         FDCE                                         r  u_vga_driver/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.857    -0.290    u_vga_driver/CLK
    SLICE_X63Y84         FDCE                                         r  u_vga_driver/cnt_v_reg[2]/C
                         clock pessimism             -0.231    -0.520    
    SLICE_X63Y84         FDCE (Hold_fdce_C_D)         0.091    -0.429    u_vga_driver/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_vga_driver/cnt_v_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_driver/cnt_v_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.588    -0.521    u_vga_driver/CLK
    SLICE_X63Y83         FDCE                                         r  u_vga_driver/cnt_v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.380 r  u_vga_driver/cnt_v_reg[7]/Q
                         net (fo=6, routed)           0.178    -0.202    u_vga_driver/cnt_v_reg__0[7]
    SLICE_X63Y83         LUT4 (Prop_lut4_I2_O)        0.045    -0.157 r  u_vga_driver/cnt_v[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    u_vga_driver/p_0_in__0[7]
    SLICE_X63Y83         FDCE                                         r  u_vga_driver/cnt_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.291    u_vga_driver/CLK
    SLICE_X63Y83         FDCE                                         r  u_vga_driver/cnt_v_reg[7]/C
                         clock pessimism             -0.231    -0.521    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.091    -0.430    u_vga_driver/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_vga_driver/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_driver/cnt_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.589    -0.520    u_vga_driver/CLK
    SLICE_X64Y86         FDCE                                         r  u_vga_driver/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.356 r  u_vga_driver/cnt_h_reg[0]/Q
                         net (fo=9, routed)           0.198    -0.158    u_vga_driver/cnt_h_reg__0[0]
    SLICE_X64Y86         LUT5 (Prop_lut5_I2_O)        0.043    -0.115 r  u_vga_driver/cnt_h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    u_vga_driver/p_0_in[3]
    SLICE_X64Y86         FDCE                                         r  u_vga_driver/cnt_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.858    -0.289    u_vga_driver/CLK
    SLICE_X64Y86         FDCE                                         r  u_vga_driver/cnt_h_reg[3]/C
                         clock pessimism             -0.232    -0.520    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.131    -0.389    u_vga_driver/cnt_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_vga_driver/cnt_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_driver/cnt_h_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.589    -0.520    u_vga_driver/CLK
    SLICE_X64Y84         FDCE                                         r  u_vga_driver/cnt_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.356 r  u_vga_driver/cnt_h_reg[5]/Q
                         net (fo=21, routed)          0.198    -0.158    u_vga_driver/cnt_h_reg__0[5]
    SLICE_X64Y84         LUT5 (Prop_lut5_I1_O)        0.043    -0.115 r  u_vga_driver/cnt_h[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    u_vga_driver/p_0_in[6]
    SLICE_X64Y84         FDCE                                         r  u_vga_driver/cnt_h_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.857    -0.290    u_vga_driver/CLK
    SLICE_X64Y84         FDCE                                         r  u_vga_driver/cnt_h_reg[6]/C
                         clock pessimism             -0.231    -0.520    
    SLICE_X64Y84         FDCE (Hold_fdce_C_D)         0.131    -0.389    u_vga_driver/cnt_h_reg[6]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_vga_driver/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_driver/cnt_h_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.705%)  route 0.181ns (49.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.589    -0.520    u_vga_driver/CLK
    SLICE_X62Y86         FDCE                                         r  u_vga_driver/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.379 r  u_vga_driver/cnt_h_reg[8]/Q
                         net (fo=21, routed)          0.181    -0.199    u_vga_driver/cnt_h_reg__0[8]
    SLICE_X62Y86         LUT6 (Prop_lut6_I4_O)        0.045    -0.154 r  u_vga_driver/cnt_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    u_vga_driver/p_0_in[8]
    SLICE_X62Y86         FDCE                                         r  u_vga_driver/cnt_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    u1_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  u1_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=23, routed)          0.858    -0.289    u_vga_driver/CLK
    SLICE_X62Y86         FDCE                                         r  u_vga_driver/cnt_h_reg[8]/C
                         clock pessimism             -0.232    -0.520    
    SLICE_X62Y86         FDCE (Hold_fdce_C_D)         0.092    -0.428    u_vga_driver/cnt_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   u1_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X63Y85    u_vga_display/pixel_data_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X63Y85    u_vga_display/pixel_data_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X62Y85    u_vga_display/pixel_data_reg[7]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X64Y86    u_vga_driver/cnt_h_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X62Y86    u_vga_driver/cnt_h_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X64Y86    u_vga_driver/cnt_h_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X64Y86    u_vga_driver/cnt_h_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X64Y86    u_vga_driver/cnt_h_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X62Y83    u_vga_driver/cnt_v_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y83    u_vga_driver/cnt_v_reg[6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y83    u_vga_driver/cnt_v_reg[7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y83    u_vga_driver/cnt_v_reg[8]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y83    u_vga_driver/cnt_v_reg[9]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y85    u_vga_display/pixel_data_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y85    u_vga_display/pixel_data_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X62Y85    u_vga_display/pixel_data_reg[7]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X64Y86    u_vga_driver/cnt_h_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X62Y86    u_vga_driver/cnt_h_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y85    u_vga_display/pixel_data_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X63Y85    u_vga_display/pixel_data_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X62Y85    u_vga_display/pixel_data_reg[7]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X64Y86    u_vga_driver/cnt_h_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X62Y86    u_vga_driver/cnt_h_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X64Y86    u_vga_driver/cnt_h_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X64Y86    u_vga_driver/cnt_h_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X64Y86    u_vga_driver/cnt_h_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X62Y86    u_vga_driver/cnt_h_reg[7]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X62Y86    u_vga_driver/cnt_h_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u1_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   u1_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



