// Seed: 218037497
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1
    , id_6,
    input id_2,
    input id_3,
    input id_4
    , id_7,
    output logic id_5
);
  reg id_8;
  reg id_9;
  always_comb @(posedge id_2 != id_9 or posedge id_3) begin
    if (id_7) id_8 <= 1;
    else id_9 <= id_4;
  end
endmodule
