// Seed: 1563651615
module module_0 (
    input wand id_0,
    input supply1 id_1
);
  assign module_2.id_6 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output tri id_4,
    output tri1 id_5,
    input tri0 id_6
);
  tri1 id_8, id_9;
  xor primCall (id_2, id_11, id_1, id_12, id_6, id_8, id_9);
  wire id_10;
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_8,
      id_3
  );
endmodule
module module_2 (
    input wand id_0,
    output tri1 id_1,
    output tri1 id_2
    , id_11,
    input tri0 id_3,
    output tri1 id_4,
    output supply1 id_5,
    output wor id_6,
    input wire id_7,
    output tri id_8,
    output tri0 id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign id_6 = id_0;
  wire id_13;
endmodule
