Loading db file '/home/cad/lib/osu_stdcells/lib/tsmc018/lib/osu018_stdcells.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mipse
Version: Z-2007.03-SP4
Date   : Tue Aug  2 13:00:44 2016
****************************************


Library(s) Used:

    osu018_stdcells (File: /home/cad/lib/osu_stdcells/lib/tsmc018/lib/osu018_stdcells.db)


Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  20.3126 mW   (76%)
  Net Switching Power  =   6.2608 mW   (24%)
                         ---------
Total Dynamic Power    =  26.5734 mW  (100%)

Cell Leakage Power     = 950.4231 nW

1
