/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (C) 2019 by YH Hsieh <yh_hsieh@realtek.com>
 *
 * Time initialization.
 */
#include <common.h>
#include <command.h>
#include <linux/libfdt.h>
#include <mapmem.h>
#include <asm/sections.h>
#include <asm/global_data.h>
#include <usb.h>
#include <rtk/fw_info.h>
#include <mach/system.h>
#if defined(CONFIG_OF_BOARD_SETUP)
#include <asm/arch/ddr.h>
#endif
#include <env.h>
#include <asm/arch/io.h>
#include <asm/arch/rbus/crt_sys_reg.h>
#include <asm/arch/platform_lib/board/gpio.h>
#include <asm/arch/cpu.h>
#include <net.h>
#include <fdt_support.h>
#include <image.h>

DECLARE_GLOBAL_DATA_PTR;

const char *sysinfo = {
	"Board: Realtek QA Board\n"
};

#if defined(CONFIG_OF_BOARD)
#define CONFIG_SYS_FDT_LOAD_ADDR 0x03000000
void *board_fdt_blob_setup(int *err)
{
	void *fdt_blob = NULL;

	*err = 0;
	/* FDT is at end of image */
	fdt_blob = (ulong *)&_end;

        if (fdt_magic(fdt_blob) != FDT_MAGIC)
		fdt_blob = map_sysmem(CONFIG_SYS_FDT_LOAD_ADDR, 0);

	return fdt_blob;
}
#endif

#if defined(CONFIG_TARGET_RTD1619B) && defined(CONFIG_RTK_MMC_DRIVER) && !defined(CONFIG_SPI_RTK_SFC)
int fdtdec_board_setup(const void *fdt_blob) {
	int ret = 0;
	const bool secure = rtk_is_secure_boot();

	if(FIT_IMAGE_ENABLE_VERIFY && secure)
		ret = fdt_find_and_setprop((void *)fdt_blob, "/"FIT_SIG_NODENAME"/key-dev", FIT_KEY_REQUIRED, "conf", 5, 0);

	return ret;
}
#endif

#ifdef CONFIG_DISPLAY_BOARDINFO
int checkboard(void)
{
	printf(sysinfo);
	return 0;
}
#endif  /* CONFIG_DISPLAY_BOARDINFO */

void set_fw_share_mem(void)
{
	struct rtk_ipc_shm *p_ipc_shm =  (struct rtk_ipc_shm *) (MIPS_SHARED_MEMORY_ENTRY_ADDR + 0xC4);
	boot_av_info_t *boot_av = (boot_av_info_t *)MIPS_BOOT_AV_INFO_ADDR;

	/* clear share memory and boot av */
        memset(boot_av, 0, sizeof(boot_av_info_t));
	memset(p_ipc_shm, 0, sizeof(*p_ipc_shm));

	/* since MIPS_SHARED_MEMORY_ENTRY_ADDR is 4-byte alignment,
	 * we can use simple assignment to do this
	 */
        p_ipc_shm->pov_boot_av_info = __swap_32(MIPS_BOOT_AV_INFO_ADDR);

	*(int *)(MIPS_SHARED_MEMORY_ENTRY_ADDR) = __swap_32(0x16803001);
	*(int *)(MIPS_SHARED_MEMORY_ENTRY_ADDR + 4) = __swap_32(MIPS_SHARED_MEMORY_ENTRY_ADDR);

	flush_dcache_all();
}

#if defined(CONFIG_TARGET_RTD1619B)
static void set_hifi_pll_and_ssc_control(void)
{
	/* Skip if AUCPU PLL is set already */
	if (rtd_inl(SYS_PLL_HIFI2) == 0x3)
		return;

	/* Set AUCPU PLL & SSC control:
	 * Set 0x9800_01DC 0x5, PLL OEB=1, RSTB=0, POW=1
	 * Set 0x9800_01DC 0x7, PLL OEB=1, RSTB=1, POW=1
	 * Set 0x9800_06E0 0xC, CKSSC_INV=1, SSC_DIG_RSTB=1, OC_EN=0, SSC_EN=0
	 * Set 0x9800_01D8 (Electrical specification, no need setting in simulation)
	 * Set 0x9800_06E4 0x1C800, 810Mz, SSC_NCODE_T=39, SSC_FCODE=0
	 * Set 0x9800_06E0 0xD, CKSSC_INV=1, SSC_DIG_RSTB=1, OC_EN=1, SSC_EN=0
	 * Set 0x9800_01DC 0x3, PLL OEB=0, RSTB=1, POW=1
	 * Need wait 200us for PLL oscillating
	 */
	rtd_outl(SYS_PLL_HIFI2, 0x00000005);
	rtd_outl(SYS_PLL_HIFI2, 0x00000007);
	rtd_outl(SYS_PLL_SSC_DIG_HIFI0, 0x0000000c);
	/* Set RS value of PLL to increase performance, please refer to Note 2 of
	 * https://wiki.realtek.com/pages/viewpage.action?pageId=136516076
	 */
	rtd_outl(SYS_PLL_HIFI1, 0x02060000);
	/* Set frequency to 486 Mhz */
	rtd_outl(SYS_PLL_SSC_DIG_HIFI1, 0x00010800);
	rtd_outl(SYS_PLL_SSC_DIG_HIFI0, 0x0000000d);
	udelay(200);
	rtd_outl(SYS_PLL_HIFI2, 0x00000003);
}

void disable_hifi_pll(void)
{
	rtd_outl(SYS_PLL_HIFI2, 0x00000004);
}

static int _do_npu_bisr(void)
{
	rtd_outl(SYS_SOFT_RESET1, _BIT19 | _BIT18); // rstn_npu_bist=2'b11
	/* clk_en_aucpu_iso_npu[25:24]=2'b11
	 * - enabled for bisr
	 * clk_en_npu[13:12]=2'b11
	 * - enabled for polling bisr_done(0x98086800[4]) status bit
	 */
	rtd_outl(SYS_CLOCK_ENABLE7, _BIT25 | _BIT24 | _BIT13 | _BIT12);

	/* 50 ms timeout for checking SRAM bist is done */
	#define TIMEOUT_MS 50
	int i;
	for (i = 0; i < TIMEOUT_MS; i++) {
		if((rtd_inl(0x98086800) & _BIT4) == _BIT4)
			break;
		udelay(1000);
	}
	/* Disable clk_en_npu when polling for bisr status bit is done */
	rtd_outl(SYS_CLOCK_ENABLE7, _BIT13);
	return (i == TIMEOUT_MS)? -1: i;
}

void do_npu_bisr(void)
{
	/* clk_en_npu[13:12]=2'b11
	 * - enabled for polling bisr_done(0x98086800[4]) status bit
	 */
	rtd_outl(SYS_CLOCK_ENABLE7, _BIT13 | _BIT12);

	/* if bisr has already done */
	if((rtd_inl(0x98086800) & _BIT4) == _BIT4) {
		printf("[NPU] bisr has been done, bisr done register 0x%x\n", rtd_inl(0x98086800));
		return;
	}
	else {
		printf("[NPU] bisr has not been done, bisr done register 0x%x\n", rtd_inl(0x98086800));
	}

	/* Disable clk_en_npu when polling for bisr status bit is done */
	rtd_outl(SYS_CLOCK_ENABLE7, _BIT13);

	/* NPU sram BISR needs HiFi PLL to be configured
	 * and only supports frequency lower than 500 Mhz
	 * find more details in SW-4886
	 */
	int ret;

	/* if HiFi PLL is set already */
	if (rtd_inl(SYS_PLL_HIFI2) == 0x3) {
		if (rtd_inl(SYS_PLL_SSC_DIG_HIFI1) > 0x10800) {
			printf("[NPU] error: hifi pll freq is higher than 500 Mhz.\n");
		}
		else {
			ret = _do_npu_bisr();
			if (ret < 0)
				printf("[NPU] error: do bisr failed: timeout.\n");
			else
				printf("[NPU] do bisr takes %d ms.\n", ret);
		}
	}
	/* if HiFi PLL is set by us, disabled it when bisr done */
	else {
		set_hifi_pll_and_ssc_control();
		if (rtd_inl(SYS_PLL_SSC_DIG_HIFI1) > 0x10800) {
			printf("[NPU] error: set hifi pll but freq is higher than 500 Mhz.\n");
			disable_hifi_pll();
		}
		else {
			ret = _do_npu_bisr();
			if (ret < 0)
				printf("[NPU] error: do bisr failed: timeout.\n");
			else
				printf("[NPU] set hifi pll and do bisr takes %d ms.\n", ret);

			disable_hifi_pll();
		}
	}
}

#endif

/**
 * @brief board_init
 *
 * @return 0
 */
int board_init(void)
{
	set_fw_share_mem();
#if defined(CONFIG_TARGET_RTD1619B)
	do_npu_bisr();
#endif

	return 0;
}

extern int rtl8168_initialize(struct bd_info *bis);
int board_eth_init(struct bd_info *bis)
{
	rtl8168_initialize(gd->bd);
	return 0;
}

#ifdef CONFIG_MISC_INIT_R
int misc_init_r(void)
{
	const char *board_name = "";
#ifdef CONFIG_SPI_RTK_SFC
	board_name = "#spinor";
#else
	const u32 select = get_rtd1xxx_gpio_select();

	if (!strlen(CONFIG_BOARD_FIT_CONFIG_NAME))
		board_name = (select & 0x1) ? "#rtd1619b-bleedingedge-emmc" : "#rtd1619b-backinblack";
	else
		board_name = "#" CONFIG_BOARD_FIT_CONFIG_NAME;
#endif
	env_set("bootcfg", board_name);
#if CONFIG_IS_ENABLED(USB_STORAGE)
#ifdef CONFIG_USB_BOOT_GPIO_NUM
	setISOGPIO_pullsel(CONFIG_USB_BOOT_GPIO_NUM, PULL_UP);
	if (!getISOGPIO(CONFIG_USB_BOOT_GPIO_NUM))
#endif
	env_set("boot_usb", "1");
#endif /* USB_STORAGE */
	return 0;
}
#endif

u32 get_board_rev(void)
{
	uint revision = 0;

	//revision = (uint)simple_strtoul(CONFIG_VERSION, NULL, 16);

	return revision;
}

#if defined(CONFIG_OF_BOARD_SETUP)
#if defined(CONFIG_TARGET_RTD1619B)
int bsv_opp_main(void *blob);
#endif
int ft_board_setup(void *blob, struct bd_info *bd)
{
	int ret = 0;

	if (eth_get_dev_index() >= 0)
		fdt_status_okay_by_alias(blob, "ethernet");
#if defined(CONFIG_TARGET_RTD1619B)
	/* set core power to 812500 */
	ret = run_command_list("pmic apw8886", -1, 0);
	if (ret)
		ret = run_command_list("pmic probe apw8886 0 0x12", -1, 0);
	if (!ret)
		run_command_list("pmic apw8886 dc2_volt set 812500", -1, 0);

	/* Setup fss scan */
	//ret = run_command_list("bsv", -1, 0);
	ret = bsv_opp_main(blob);
	//if (ret)
#endif
	//ret = run_command_list("fss_scan main", -1, 0);
	if (ret)
		printf("failed to apply dynamic opp\n");

	return ret;
}
#endif
