// Seed: 1042016296
module module_0;
  always
    case (1)
      1'b0 - 1: id_1 = 1;
      id_1: begin : LABEL_0
        id_1 = 1;
      end
      1: id_1 = 1'b0;
      default: id_1 <= id_1;
    endcase
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    input wor id_2,
    output logic id_3,
    input logic id_4,
    output supply0 id_5,
    output supply0 id_6
);
  always @(posedge 1, posedge id_2) id_1 <= id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_3 = id_4;
  assign id_5 = 1;
endmodule
