#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Dec  2 23:15:13 2021
# Process ID: 128439
# Current directory: /misc/scratch/zwei1/raw_data
# Command line: vivado -mode batch -source /misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/assemble/run_tcl.tcl
# Log file: /misc/scratch/zwei1/raw_data/vivado.log
# Journal file: /misc/scratch/zwei1/raw_data/vivado.jou
#-----------------------------------------------------------
source /misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/assemble/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/assemble
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/assemble.v
# synth_design -part xc7z020clg484-3 -top assemble
Command: synth_design -part xc7z020clg484-3 -top assemble
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 130182 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1395.953 ; gain = 87.996 ; free physical = 313055 ; free virtual = 347910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'assemble' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/assemble.v:187]
INFO: [Synth 8-256] done synthesizing module 'assemble' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/assemble.v:187]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1437.500 ; gain = 129.543 ; free physical = 313074 ; free virtual = 347932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1437.500 ; gain = 129.543 ; free physical = 313075 ; free virtual = 347932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1445.496 ; gain = 137.539 ; free physical = 313075 ; free virtual = 347932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1453.500 ; gain = 145.543 ; free physical = 313066 ; free virtual = 347923
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module assemble 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313363 ; free virtual = 348080
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313362 ; free virtual = 348079
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313361 ; free virtual = 348078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313350 ; free virtual = 348067
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313349 ; free virtual = 348066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313348 ; free virtual = 348065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313348 ; free virtual = 348065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313348 ; free virtual = 348065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313347 ; free virtual = 348064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT4 |     8|
|3     |LUT5 |    24|
|4     |IBUF |    69|
|5     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   134|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313347 ; free virtual = 348064
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313346 ; free virtual = 348063
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313352 ; free virtual = 348069
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:01:04 . Memory (MB): peak = 1680.625 ; gain = 398.488 ; free physical = 313286 ; free virtual = 348003
# write_checkpoint -force $outputDir/post_synth
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/assemble/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:46 . Memory (MB): peak = 2148.148 ; gain = 443.500 ; free physical = 311342 ; free virtual = 346035
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/assemble/post_synth_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2379.355 ; gain = 0.000 ; free physical = 310663 ; free virtual = 345355

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 108709c1a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2379.355 ; gain = 0.000 ; free physical = 310655 ; free virtual = 345348
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 108709c1a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2379.355 ; gain = 0.000 ; free physical = 310653 ; free virtual = 345346
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 108709c1a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2379.355 ; gain = 0.000 ; free physical = 310664 ; free virtual = 345357
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 108709c1a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2379.355 ; gain = 0.000 ; free physical = 310665 ; free virtual = 345358
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 108709c1a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2379.355 ; gain = 0.000 ; free physical = 310665 ; free virtual = 345357
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.355 ; gain = 0.000 ; free physical = 310663 ; free virtual = 345356
Ending Logic Optimization Task | Checksum: 108709c1a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2379.355 ; gain = 0.000 ; free physical = 310662 ; free virtual = 345355

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 108709c1a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2379.355 ; gain = 0.000 ; free physical = 310631 ; free virtual = 345324
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.355 ; gain = 0.000 ; free physical = 310414 ; free virtual = 345107
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a8ea1593

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2379.355 ; gain = 0.000 ; free physical = 310414 ; free virtual = 345107
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.355 ; gain = 0.000 ; free physical = 310414 ; free virtual = 345107

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11a4ff39f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2379.355 ; gain = 0.000 ; free physical = 310329 ; free virtual = 345022

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1410cbfc1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2379.355 ; gain = 0.000 ; free physical = 310324 ; free virtual = 345017

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1410cbfc1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2379.355 ; gain = 0.000 ; free physical = 310323 ; free virtual = 345016
Phase 1 Placer Initialization | Checksum: 1410cbfc1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2379.355 ; gain = 0.000 ; free physical = 310323 ; free virtual = 345016

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 216afdec9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2419.375 ; gain = 40.020 ; free physical = 310307 ; free virtual = 345000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 216afdec9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2419.375 ; gain = 40.020 ; free physical = 310307 ; free virtual = 344999

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d7f28c3c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2419.375 ; gain = 40.020 ; free physical = 310304 ; free virtual = 344996

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 175d229c3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2419.375 ; gain = 40.020 ; free physical = 310304 ; free virtual = 344996

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 175d229c3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2419.375 ; gain = 40.020 ; free physical = 310304 ; free virtual = 344996

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e85b23eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2419.375 ; gain = 40.020 ; free physical = 310297 ; free virtual = 344990

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e85b23eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2419.375 ; gain = 40.020 ; free physical = 310296 ; free virtual = 344988

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e85b23eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2419.375 ; gain = 40.020 ; free physical = 310295 ; free virtual = 344988
Phase 3 Detail Placement | Checksum: 1e85b23eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2419.375 ; gain = 40.020 ; free physical = 310295 ; free virtual = 344988

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1e85b23eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2419.375 ; gain = 40.020 ; free physical = 310295 ; free virtual = 344987

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e85b23eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2419.375 ; gain = 40.020 ; free physical = 310294 ; free virtual = 344987

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e85b23eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2419.375 ; gain = 40.020 ; free physical = 310294 ; free virtual = 344987

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e85b23eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2419.375 ; gain = 40.020 ; free physical = 310294 ; free virtual = 344987
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e85b23eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2419.375 ; gain = 40.020 ; free physical = 310294 ; free virtual = 344987
Ending Placer Task | Checksum: fc2ad318

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2419.375 ; gain = 40.020 ; free physical = 310310 ; free virtual = 345003
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2419.375 ; gain = 0.000 ; free physical = 310304 ; free virtual = 344999
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/assemble/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5340bd85 ConstDB: 0 ShapeSum: a8ea1593 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fb20469f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2419.375 ; gain = 0.000 ; free physical = 307400 ; free virtual = 342093
Post Restoration Checksum: NetGraph: 8602b22d NumContArr: 751d9472 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: fb20469f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2419.375 ; gain = 0.000 ; free physical = 307349 ; free virtual = 342042

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: fb20469f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2419.375 ; gain = 0.000 ; free physical = 307348 ; free virtual = 342041
Phase 2 Router Initialization | Checksum: fb20469f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2419.375 ; gain = 0.000 ; free physical = 307321 ; free virtual = 342014

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: caa99678

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2419.375 ; gain = 0.000 ; free physical = 307279 ; free virtual = 341972

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 155963309

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2419.375 ; gain = 0.000 ; free physical = 307255 ; free virtual = 341948
Phase 4 Rip-up And Reroute | Checksum: 155963309

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2419.375 ; gain = 0.000 ; free physical = 307254 ; free virtual = 341947

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 155963309

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2419.375 ; gain = 0.000 ; free physical = 307254 ; free virtual = 341947

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 155963309

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2419.375 ; gain = 0.000 ; free physical = 307253 ; free virtual = 341946
Phase 6 Post Hold Fix | Checksum: 155963309

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2419.375 ; gain = 0.000 ; free physical = 307253 ; free virtual = 341946

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.121 %
  Global Horizontal Routing Utilization  = 0.16523 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 22.5225%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.
Phase 7 Route finalize | Checksum: 155963309

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2419.375 ; gain = 0.000 ; free physical = 307242 ; free virtual = 341935

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 155963309

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2419.375 ; gain = 0.000 ; free physical = 307241 ; free virtual = 341934

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 160f35350

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2419.375 ; gain = 0.000 ; free physical = 307239 ; free virtual = 341932
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2419.375 ; gain = 0.000 ; free physical = 307269 ; free virtual = 341962

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2419.375 ; gain = 0.000 ; free physical = 307276 ; free virtual = 341969
# write_checkpoint -force $outputDir/post_route
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2419.375 ; gain = 0.000 ; free physical = 307311 ; free virtual = 342005
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/assemble/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_power.rpt
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2419.375 ; gain = 0.000 ; free physical = 307127 ; free virtual = 341820
# repport_drc -file $outputDir/post_imp_drc.rpt
invalid command name "repport_drc"
    while executing
"repport_drc -file $outputDir/post_imp_drc.rpt"
    (file "/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/assemble/run_tcl.tcl" line 22)
INFO: [Common 17-206] Exiting Vivado at Thu Dec  2 23:17:46 2021...
