/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Aug 26 10:56:51 2014
 *                 Full Compile MD5 Checksum  fe5bf937ded6451208bcd12a03dadcff
 *                     (minus title and desc)
 *                 MD5 Checksum               e67548d0bfc4c43233ca60dd5a6dc076
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_MEMDMA_MCPB_CH9_H__
#define BCHP_XPT_MEMDMA_MCPB_CH9_H__

/***************************************************************************
 *XPT_MEMDMA_MCPB_CH9 - MCPB Channel 9 Configuration
 ***************************************************************************/
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DESC_CONTROL 0x00a61e00 /* [RW] MCPB Channel x Descriptor control information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DATA_CONTROL 0x00a61e04 /* [RW] MCPB Channel x Data control information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_CURR_DESC_ADDRESS 0x00a61e08 /* [RW] MCPB Channel x Current Descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_NEXT_DESC_ADDRESS 0x00a61e0c /* [RW] MCPB Channel x Next Descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_BUFF_BASE_ADDRESS_UPPER 0x00a61e10 /* [RW] MCPB Channel x Data Buffer Base address */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_BUFF_BASE_ADDRESS_LOWER 0x00a61e14 /* [RW] MCPB Channel x Data Buffer Base address */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_BUFF_END_ADDRESS_UPPER 0x00a61e18 /* [RW] MCPB Channel x Data Buffer End address */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_BUFF_END_ADDRESS_LOWER 0x00a61e1c /* [RW] MCPB Channel x Data Buffer End address */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_BUFF_CURR_RD_ADDRESS_UPPER 0x00a61e20 /* [RW] MCPB Channel x Current Data Buffer Read address */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_BUFF_CURR_RD_ADDRESS_LOWER 0x00a61e24 /* [RW] MCPB Channel x Current Data Buffer Read address */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_BUFF_WRITE_ADDRESS_UPPER 0x00a61e28 /* [RW] MCPB Channel x Data Buffer Write address */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_BUFF_WRITE_ADDRESS_LOWER 0x00a61e2c /* [RW] MCPB Channel x Data Buffer Write address */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_STATUS_0    0x00a61e30 /* [RW] MCPB Channel x Status information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_STATUS_1    0x00a61e34 /* [RW] MCPB Channel x CRC value */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_STATUS_2    0x00a61e38 /* [RW] MCPB Channel x Manual mode status */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DESC_SLOT0_STATUS_0 0x00a61e3c /* [RW] MCPB channel x Descriptor Slot 0 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DESC_SLOT0_STATUS_1 0x00a61e40 /* [RW] MCPB channel x Descriptor Slot 0 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DESC_SLOT0_CURR_DESC_ADDR 0x00a61e44 /* [RW] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DESC_SLOT0_CURR_DATA_ADDR_UPPER 0x00a61e48 /* [RW] MCPB Channel x  Descriptor Slot 0 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DESC_SLOT0_CURR_DATA_ADDR_LOWER 0x00a61e4c /* [RW] MCPB Channel x  Descriptor Slot 0 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DESC_SLOT0_NEXT_TIMESTAMP 0x00a61e50 /* [RW] MCPB Channel x Descriptor Slot 0 Next Packet Timestamp */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DESC_SLOT0_PKT2PKT_TIMESTAMP_DELTA 0x00a61e54 /* [RW] MCPB Channel x Descriptor Slot 0 Packet to packet Timestamp delta */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DESC_SLOT1_STATUS_0 0x00a61e58 /* [RW] MCPB channel x Descriptor Slot 1 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DESC_SLOT1_STATUS_1 0x00a61e5c /* [RW] MCPB channel x Descriptor Slot 1 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DESC_SLOT1_CURR_DESC_ADDR 0x00a61e60 /* [RW] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DESC_SLOT1_CURR_DATA_ADDR_UPPER 0x00a61e64 /* [RW] MCPB Channel x  Descriptor Slot 1 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DESC_SLOT1_CURR_DATA_ADDR_LOWER 0x00a61e68 /* [RW] MCPB Channel x  Descriptor Slot 1 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DESC_SLOT1_NEXT_TIMESTAMP 0x00a61e6c /* [RW] MCPB Channel x Descriptor Slot 1 Next Packet Timestamp */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_DESC_SLOT1_PKT2PKT_TIMESTAMP_DELTA 0x00a61e70 /* [RW] MCPB Channel x Descriptor Slot 1 Packet to packet Timestamp delta */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_PKT_LEN      0x00a61e74 /* [RW] MCPB Channel x Packet length control */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_PARSER_CTRL  0x00a61e78 /* [RW] MCPB Channel x Parser control */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_PARSER_CTRL1 0x00a61e7c /* [RW] MCPB Channel x Parser control 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_TS_CONFIG    0x00a61e80 /* [RW] MCPB Channel x TS Configuration */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_PES_ES_CONFIG 0x00a61e84 /* [RW] MCPB Channel x PES and ES Configuration */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_PES_SYNC_COUNTER 0x00a61e88 /* [RW] MCPB Channel x PES Sync counter */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_ASF_CONFIG   0x00a61e8c /* [RW] MCPB Channel x ASF Configuration */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_STATE_REG_0  0x00a61e90 /* [RW] MCPB Channel x Stream Processor State Register 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_STATE_REG_1  0x00a61e94 /* [RW] MCPB Channel x Stream Processor State Register 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_STATE_REG_2  0x00a61e98 /* [RW] MCPB Channel x Stream Processor State Register 2 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_STATE_REG_3  0x00a61e9c /* [RW] MCPB Channel x Stream Processor State Register 3 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_STATE_REG_4  0x00a61ea0 /* [RW] MCPB Channel x Stream Processor State Register 4 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_STATE_REG_5  0x00a61ea4 /* [RW] MCPB Channel x Stream Processor State Register 5 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_STATE_REG_6  0x00a61ea8 /* [RW] MCPB Channel x Stream Processor State Register 6 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_STATE_REG_7  0x00a61eac /* [RW] MCPB Channel x Stream Processor State Register 7 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_STATE_REG_8  0x00a61eb0 /* [RW] MCPB Channel x Stream Processor State Register 8 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_STATE_REG_9  0x00a61eb4 /* [RW] MCPB Channel x Stream Processor State Register 9 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_STATE_REG_10 0x00a61eb8 /* [RW] MCPB Channel x Stream Processor State Register 10 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_STATE_REG_11 0x00a61ebc /* [RW] MCPB Channel x Stream Processor State Register 11 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_STATE_REG_12 0x00a61ec0 /* [RW] MCPB Channel x Stream Processor State Register 12 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_SP_STATE_REG_13 0x00a61ec4 /* [RW] MCPB Channel x Stream Processor State Register 13 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_BBUFF_CTRL  0x00a61ec8 /* [RW] MCPB Channel x Burst buffer control */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_BBUFF_CRC   0x00a61ecc /* [RW] MCPB Channel x Current CRC value */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_BBUFF0_RW_STATUS 0x00a61ed0 /* [RW] MCPB Channel x Burst buffer 0 data specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_BBUFF0_RO_STATUS 0x00a61ed4 /* [RW] MCPB Channel x Burst buffer 0 control specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_BBUFF1_RW_STATUS 0x00a61ed8 /* [RW] MCPB Channel x Burst buffer 1 data specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DMA_BBUFF1_RO_STATUS 0x00a61edc /* [RW] MCPB Channel x Burst buffer 1 control specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_TMEU_BLOCKOUT_CTRL 0x00a61ee0 /* [RW] MCPB Channel x Blockout control information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_TMEU_NEXT_BO_MON 0x00a61ee4 /* [RW] MCPB Channel x next Blockout monitor information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_TMEU_TIMING_CTRL 0x00a61ee8 /* [RW] MCPB Channel x next Blockout monitor information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_TMEU_REF_DIFF_VALUE_TS_MBOX 0x00a61eec /* [RW] MCPB Channel x reference difference value and next Timestamp information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_TMEU_TS_ERR_BOUND_EARLY 0x00a61ef0 /* [RW] MCPB Channel x TS error bound early information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_TMEU_TS_ERR_BOUND_LATE 0x00a61ef4 /* [RW] MCPB Channel x TS error bound late information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_TMEU_NEXT_GPC_MON 0x00a61ef8 /* [RW] MCPB Channel x next Global Pacing Counter and Timestamp monitor information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_TMEU_REF_DIFF_VALUE_SIGN 0x00a61efc /* [RW] MCPB Channel x reference difference value sign information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_TMEU_PES_PACING_CTRL 0x00a61f00 /* [RW] MCPB Channel x PES pacing control information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_TMEU_SLOT_STATUS 0x00a61f04 /* [RW] MCPB Channel x Slot 0 and Slot 1 information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_TMEU_TIMING_INFO_SLOT0_REG1 0x00a61f08 /* [RW] MCPB Channel x timing information for Slot 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_TMEU_TIMING_INFO_SLOT0_REG2 0x00a61f0c /* [RW] MCPB Channel x timing information for Slot 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_TMEU_TIMING_INFO_SLOT1_REG1 0x00a61f10 /* [RW] MCPB Channel x timing information for Slot 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_TMEU_TIMING_INFO_SLOT1_REG2 0x00a61f14 /* [RW] MCPB Channel x timing information for Slot 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH9_TMEU_TIMING_INFO_LAST_TIMESTAMP_DELTA 0x00a61f18 /* [RW] MCPB Channel x last TS delta value */
#define BCHP_XPT_MEMDMA_MCPB_CH9_TMEU_TIMING_INFO_LAST_NEXT_TIMESTAMP 0x00a61f1c /* [RW] MCPB Channel x last NEXT TS value */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_STATUS     0x00a61f20 /* [RW] MCPB Channel x DCPM status information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_DESC_ADDR  0x00a61f24 /* [RW] MCPB Channel x DCPM descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_DESC_DONE_INT_ADDR 0x00a61f28 /* [RW] MCPB Channel x DCPM descriptor done interrupt address information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL 0x00a61f2c /* [RW] MCPB Channel x Pause after group of packets control information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_PAUSE_AFTER_GROUP_PACKETS_PKT_COUNTER 0x00a61f30 /* [RW] MCPB Channel x Pause after group of packets local packet counter */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_LOCAL_PACKET_COUNTER 0x00a61f34 /* [RW] MCPB Channel x local packet counter */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_DATA_ADDR_UPPER 0x00a61f38 /* [RW] MCPB Channel x DCPM data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_DATA_ADDR_LOWER 0x00a61f3c /* [RW] MCPB Channel x DCPM data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_CURR_DESC_ADDR 0x00a61f40 /* [RW] MCPB Channel x DCPM current descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_SLOT_STATUS 0x00a61f44 /* [RW] MCPB Channel x DCPM slot status information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_DESC_ADDR_SLOT_0 0x00a61f48 /* [RW] MCPB Channel x DCPM completed slot 0 descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_DATA_ADDR_SLOT_0_UPPER 0x00a61f4c /* [RW] MCPB Channel x DCPM completed slot 0 data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_DATA_ADDR_SLOT_0_LOWER 0x00a61f50 /* [RW] MCPB Channel x DCPM completed slot 0 data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_DESC_ADDR_SLOT_1 0x00a61f54 /* [RW] MCPB Channel x DCPM completed slot 1 descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_DATA_ADDR_SLOT_1_UPPER 0x00a61f58 /* [RW] MCPB Channel x DCPM completed slot 1 data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH9_DCPM_DATA_ADDR_SLOT_1_LOWER 0x00a61f5c /* [RW] MCPB Channel x DCPM completed slot 1 data address information */

#endif /* #ifndef BCHP_XPT_MEMDMA_MCPB_CH9_H__ */

/* End of File */
