#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Sep  8 19:30:24 2024
# Process ID: 520247
# Current directory: /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/project_1.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/project_1.runs/impl_1/vivado.jou
# Running On        :goossens-Precision-5530
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.4 LTS
# Processor Detail  :Intel(R) Xeon(R) E-2176M  CPU @ 2.70GHz
# CPU Frequency     :4201.216 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :33276 MB
# Swap memory       :2147 MB
# Total Virtual     :35424 MB
# Available Virtual :27050 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1476.766 ; gain = 43.836 ; free physical = 14412 ; free virtual = 25384
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/workspace/hls_component/multihart_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_multihart_ip_0_0/design_1_multihart_ip_0_0.dcp' for cell 'design_1_i/multihart_ip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1883.734 ; gain = 0.000 ; free physical = 14001 ; free virtual = 24974
INFO: [Netlist 29-17] Analyzing 1529 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'design_1_multihart_ip_0_0_multihart_ip_multihart_ip_Pipeline_VITIS_LOOP_193_1' defined in file 'design_1_multihart_ip_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2232.156 ; gain = 0.000 ; free physical = 13854 ; free virtual = 24826
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances

15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2232.156 ; gain = 730.641 ; free physical = 13854 ; free virtual = 24826
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2232.156 ; gain = 0.000 ; free physical = 13844 ; free virtual = 24816

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c27d4a66

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2690.668 ; gain = 458.512 ; free physical = 13454 ; free virtual = 24425

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: c27d4a66

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3007.441 ; gain = 0.000 ; free physical = 13140 ; free virtual = 24111

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: c27d4a66

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3007.441 ; gain = 0.000 ; free physical = 13140 ; free virtual = 24111
Phase 1 Initialization | Checksum: c27d4a66

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3007.441 ; gain = 0.000 ; free physical = 13140 ; free virtual = 24111

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: c27d4a66

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3007.441 ; gain = 0.000 ; free physical = 13140 ; free virtual = 24111

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: c27d4a66

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3007.441 ; gain = 0.000 ; free physical = 13140 ; free virtual = 24111
Phase 2 Timer Update And Timing Data Collection | Checksum: c27d4a66

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3007.441 ; gain = 0.000 ; free physical = 13140 ; free virtual = 24111

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 50 inverters resulting in an inversion of 791 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 15b0b3790

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3007.441 ; gain = 0.000 ; free physical = 13139 ; free virtual = 24111
Retarget | Checksum: 15b0b3790
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 79 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 145cf3671

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3007.441 ; gain = 0.000 ; free physical = 13139 ; free virtual = 24111
Constant propagation | Checksum: 145cf3671
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 123e1327b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3007.441 ; gain = 0.000 ; free physical = 13138 ; free virtual = 24110
Sweep | Checksum: 123e1327b
INFO: [Opt 31-389] Phase Sweep created 17 cells and removed 126 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 123e1327b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3007.441 ; gain = 0.000 ; free physical = 13138 ; free virtual = 24109
BUFG optimization | Checksum: 123e1327b
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 123e1327b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3007.441 ; gain = 0.000 ; free physical = 13138 ; free virtual = 24109
Shift Register Optimization | Checksum: 123e1327b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 17dd5b05d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3007.441 ; gain = 0.000 ; free physical = 13138 ; free virtual = 24109
Post Processing Netlist | Checksum: 17dd5b05d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 12bfce69b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3007.441 ; gain = 0.000 ; free physical = 13138 ; free virtual = 24109

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3007.441 ; gain = 0.000 ; free physical = 13138 ; free virtual = 24109
Phase 9.2 Verifying Netlist Connectivity | Checksum: 12bfce69b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3007.441 ; gain = 0.000 ; free physical = 13138 ; free virtual = 24109
Phase 9 Finalization | Checksum: 12bfce69b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3007.441 ; gain = 0.000 ; free physical = 13138 ; free virtual = 24109
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              79  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |              17  |             126  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12bfce69b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3007.441 ; gain = 0.000 ; free physical = 13138 ; free virtual = 24109

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 64 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 128
Ending PowerOpt Patch Enables Task | Checksum: 12bfce69b

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12949 ; free virtual = 23920
Ending Power Optimization Task | Checksum: 12bfce69b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3268.340 ; gain = 260.898 ; free physical = 12949 ; free virtual = 23920

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12bfce69b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12949 ; free virtual = 23920

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12949 ; free virtual = 23920
Ending Netlist Obfuscation Task | Checksum: 12bfce69b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12949 ; free virtual = 23920
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3268.340 ; gain = 1036.184 ; free physical = 12949 ; free virtual = 23920
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12930 ; free virtual = 23901
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12930 ; free virtual = 23901
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12929 ; free virtual = 23902
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12929 ; free virtual = 23902
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12929 ; free virtual = 23902
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12929 ; free virtual = 23903
Write Physdb Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12929 ; free virtual = 23903
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12913 ; free virtual = 23887
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 67141fe7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12913 ; free virtual = 23887
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12913 ; free virtual = 23887

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6985098b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12914 ; free virtual = 23889

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 167e47520

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12911 ; free virtual = 23889

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 167e47520

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12911 ; free virtual = 23889
Phase 1 Placer Initialization | Checksum: 167e47520

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12911 ; free virtual = 23889

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10d5dae93

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12960 ; free virtual = 23938

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17f1a4f12

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12963 ; free virtual = 23938

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17f1a4f12

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12963 ; free virtual = 23938

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 16a2e388a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12977 ; free virtual = 23953

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 444 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 106 nets or LUTs. Breaked 0 LUT, combined 106 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12977 ; free virtual = 23953

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            106  |                   106  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            106  |                   106  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 21955351b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12975 ; free virtual = 23950
Phase 2.4 Global Placement Core | Checksum: 1be6e92d9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12974 ; free virtual = 23950
Phase 2 Global Placement | Checksum: 1be6e92d9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12974 ; free virtual = 23950

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f945bbac

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12974 ; free virtual = 23950

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b1c301bc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:12 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12974 ; free virtual = 23949

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1522c14be

Time (s): cpu = 00:00:41 ; elapsed = 00:00:12 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12974 ; free virtual = 23949

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a79c0302

Time (s): cpu = 00:00:41 ; elapsed = 00:00:12 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12974 ; free virtual = 23949

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 190ee5537

Time (s): cpu = 00:00:46 ; elapsed = 00:00:13 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12968 ; free virtual = 23944

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 261d8c6c8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12970 ; free virtual = 23946

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20a0f042f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:19 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12970 ; free virtual = 23946

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 147d49834

Time (s): cpu = 00:00:53 ; elapsed = 00:00:19 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12970 ; free virtual = 23946

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 28cbd9b68

Time (s): cpu = 00:01:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12967 ; free virtual = 23942
Phase 3 Detail Placement | Checksum: 28cbd9b68

Time (s): cpu = 00:01:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12966 ; free virtual = 23942

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1380d5b1e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.390 | TNS=-18.135 |
Phase 1 Physical Synthesis Initialization | Checksum: ed81c12f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12960 ; free virtual = 23934
INFO: [Place 46-33] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_enable_reg_pp0_iter10, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_149/ap_CS_fsm_pp0_stage1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e871c1cb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12960 ; free virtual = 23934
Phase 4.1.1.1 BUFG Insertion | Checksum: 1380d5b1e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:23 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12960 ; free virtual = 23934

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.563. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: ae496a4c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:26 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12958 ; free virtual = 23932

Time (s): cpu = 00:01:12 ; elapsed = 00:00:26 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12958 ; free virtual = 23932
Phase 4.1 Post Commit Optimization | Checksum: ae496a4c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:26 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12958 ; free virtual = 23932

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ae496a4c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12958 ; free virtual = 23932

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ae496a4c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12958 ; free virtual = 23932
Phase 4.3 Placer Reporting | Checksum: ae496a4c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12957 ; free virtual = 23932

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12957 ; free virtual = 23932

Time (s): cpu = 00:01:12 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12957 ; free virtual = 23932
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1422d218e

Time (s): cpu = 00:01:12 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12965 ; free virtual = 23939
Ending Placer Task | Checksum: 135573e90

Time (s): cpu = 00:01:12 ; elapsed = 00:00:27 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12965 ; free virtual = 23939
85 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:28 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12965 ; free virtual = 23939
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12929 ; free virtual = 23904
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12915 ; free virtual = 23890
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12904 ; free virtual = 23880
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12884 ; free virtual = 23879
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12884 ; free virtual = 23879
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12884 ; free virtual = 23879
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12884 ; free virtual = 23881
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12884 ; free virtual = 23882
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12884 ; free virtual = 23882
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12877 ; free virtual = 23857
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.563 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12879 ; free virtual = 23860
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12850 ; free virtual = 23853
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12850 ; free virtual = 23853
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12850 ; free virtual = 23854
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12850 ; free virtual = 23855
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12850 ; free virtual = 23856
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12850 ; free virtual = 23856
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 776579ea ConstDB: 0 ShapeSum: a7f851b6 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: f122e322 | NumContArr: 73c63cab | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2ea3b1507

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12814 ; free virtual = 23799

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2ea3b1507

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12814 ; free virtual = 23799

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2ea3b1507

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3268.340 ; gain = 0.000 ; free physical = 12814 ; free virtual = 23799
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 267a3a2c3

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3278.016 ; gain = 9.676 ; free physical = 12782 ; free virtual = 23767
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.797  | TNS=0.000  | WHS=-0.167 | THS=-77.133|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14518
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14518
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2eabc25a5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3282.727 ; gain = 14.387 ; free physical = 12766 ; free virtual = 23751

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2eabc25a5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3282.727 ; gain = 14.387 ; free physical = 12766 ; free virtual = 23751

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18a4a5080

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 3392.375 ; gain = 124.035 ; free physical = 12648 ; free virtual = 23633
Phase 4 Initial Routing | Checksum: 18a4a5080

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 3392.375 ; gain = 124.035 ; free physical = 12648 ; free virtual = 23633

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4649
 Number of Nodes with overlaps = 1234
 Number of Nodes with overlaps = 514
 Number of Nodes with overlaps = 236
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.236  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 250eb82dd

Time (s): cpu = 00:01:38 ; elapsed = 00:00:57 . Memory (MB): peak = 3392.375 ; gain = 124.035 ; free physical = 12686 ; free virtual = 23670

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.236  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2a7f31a2e

Time (s): cpu = 00:01:38 ; elapsed = 00:00:57 . Memory (MB): peak = 3392.375 ; gain = 124.035 ; free physical = 12686 ; free virtual = 23670
Phase 5 Rip-up And Reroute | Checksum: 2a7f31a2e

Time (s): cpu = 00:01:38 ; elapsed = 00:00:57 . Memory (MB): peak = 3392.375 ; gain = 124.035 ; free physical = 12686 ; free virtual = 23670

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2a7f31a2e

Time (s): cpu = 00:01:39 ; elapsed = 00:00:57 . Memory (MB): peak = 3392.375 ; gain = 124.035 ; free physical = 12686 ; free virtual = 23670

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2a7f31a2e

Time (s): cpu = 00:01:39 ; elapsed = 00:00:57 . Memory (MB): peak = 3392.375 ; gain = 124.035 ; free physical = 12686 ; free virtual = 23670
Phase 6 Delay and Skew Optimization | Checksum: 2a7f31a2e

Time (s): cpu = 00:01:39 ; elapsed = 00:00:57 . Memory (MB): peak = 3392.375 ; gain = 124.035 ; free physical = 12686 ; free virtual = 23670

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.337  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 293e40081

Time (s): cpu = 00:01:41 ; elapsed = 00:00:58 . Memory (MB): peak = 3392.375 ; gain = 124.035 ; free physical = 12685 ; free virtual = 23670
Phase 7 Post Hold Fix | Checksum: 293e40081

Time (s): cpu = 00:01:41 ; elapsed = 00:00:58 . Memory (MB): peak = 3392.375 ; gain = 124.035 ; free physical = 12685 ; free virtual = 23670

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.34214 %
  Global Horizontal Routing Utilization  = 6.90154 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 293e40081

Time (s): cpu = 00:01:41 ; elapsed = 00:00:58 . Memory (MB): peak = 3392.375 ; gain = 124.035 ; free physical = 12685 ; free virtual = 23670

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 293e40081

Time (s): cpu = 00:01:41 ; elapsed = 00:00:58 . Memory (MB): peak = 3392.375 ; gain = 124.035 ; free physical = 12685 ; free virtual = 23669

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2661864ea

Time (s): cpu = 00:01:43 ; elapsed = 00:00:59 . Memory (MB): peak = 3392.375 ; gain = 124.035 ; free physical = 12684 ; free virtual = 23668

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2661864ea

Time (s): cpu = 00:01:43 ; elapsed = 00:00:59 . Memory (MB): peak = 3392.375 ; gain = 124.035 ; free physical = 12684 ; free virtual = 23668

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.337  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2661864ea

Time (s): cpu = 00:01:43 ; elapsed = 00:00:59 . Memory (MB): peak = 3392.375 ; gain = 124.035 ; free physical = 12684 ; free virtual = 23668
Total Elapsed time in route_design: 58.63 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 187ebc4f4

Time (s): cpu = 00:01:43 ; elapsed = 00:00:59 . Memory (MB): peak = 3392.375 ; gain = 124.035 ; free physical = 12684 ; free virtual = 23668
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 187ebc4f4

Time (s): cpu = 00:01:43 ; elapsed = 00:00:59 . Memory (MB): peak = 3392.375 ; gain = 124.035 ; free physical = 12684 ; free virtual = 23668

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:00 . Memory (MB): peak = 3392.375 ; gain = 124.035 ; free physical = 12684 ; free virtual = 23668
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
131 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 3480.418 ; gain = 88.043 ; free physical = 12598 ; free virtual = 23591
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3480.418 ; gain = 0.000 ; free physical = 12598 ; free virtual = 23593
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3480.418 ; gain = 0.000 ; free physical = 12594 ; free virtual = 23608
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3480.418 ; gain = 0.000 ; free physical = 12594 ; free virtual = 23608
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3480.418 ; gain = 0.000 ; free physical = 12594 ; free virtual = 23611
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3480.418 ; gain = 0.000 ; free physical = 12593 ; free virtual = 23611
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3480.418 ; gain = 0.000 ; free physical = 12591 ; free virtual = 23610
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3480.418 ; gain = 0.000 ; free physical = 12591 ; free virtual = 23610
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multihart_4h_ip/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
142 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3678.406 ; gain = 197.988 ; free physical = 12351 ; free virtual = 23353
INFO: [Common 17-206] Exiting Vivado at Sun Sep  8 19:33:02 2024...
