{
  "module_name": "floating-point.json",
  "hash_id": "a739533ad5f858a6a5d5bbf999be9078f07c19e6e2494d05cd1843989d681283",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/alderlake/floating-point.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"ARITH.FPDIV_ACTIVE\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xb0\",\n        \"EventName\": \"ARITH.FPDIV_ACTIVE\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts all microcode FP assists.\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"ASSISTS.FP\",\n        \"PublicDescription\": \"Counts all microcode Floating Point assists.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"ASSISTS.SSE_AVX_MIX\",\n        \"EventCode\": \"0xc1\",\n        \"EventName\": \"ASSISTS.SSE_AVX_MIX\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"FP_ARITH_DISPATCHED.PORT_0\",\n        \"EventCode\": \"0xb3\",\n        \"EventName\": \"FP_ARITH_DISPATCHED.PORT_0\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"FP_ARITH_DISPATCHED.PORT_1\",\n        \"EventCode\": \"0xb3\",\n        \"EventName\": \"FP_ARITH_DISPATCHED.PORT_1\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"FP_ARITH_DISPATCHED.PORT_5\",\n        \"EventCode\": \"0xb3\",\n        \"EventName\": \"FP_ARITH_DISPATCHED.PORT_5\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 2 computation operations, one for each element.  Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.\",\n        \"EventCode\": \"0xc7\",\n        \"EventName\": \"FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE\",\n        \"PublicDescription\": \"Number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 2 computation operations, one for each element.  Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 4 computation operations, one for each element.  Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.\",\n        \"EventCode\": \"0xc7\",\n        \"EventName\": \"FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE\",\n        \"PublicDescription\": \"Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 4 computation operations, one for each element.  Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 4 computation operations, one for each element.  Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.\",\n        \"EventCode\": \"0xc7\",\n        \"EventName\": \"FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE\",\n        \"PublicDescription\": \"Number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 4 computation operations, one for each element.  Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations, one for each element.  Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.\",\n        \"EventCode\": \"0xc7\",\n        \"EventName\": \"FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE\",\n        \"PublicDescription\": \"Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 8 computation operations, one for each element.  Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Number of SSE/AVX computational 128-bit packed single and 256-bit packed double precision FP instructions retired; some instructions will count twice as noted below.  Each count represents 2 or/and 4 computation operations, 1 for each element.  Applies to SSE* and AVX* packed single precision and packed double precision FP instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB count twice as they perform 2 calculations per element.\",\n        \"EventCode\": \"0xc7\",\n        \"EventName\": \"FP_ARITH_INST_RETIRED.4_FLOPS\",\n        \"PublicDescription\": \"Number of SSE/AVX computational 128-bit packed single precision and 256-bit packed double precision  floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 2 or/and 4 computation operations, one for each element.  Applies to SSE* and AVX* packed single precision floating-point and packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x18\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Number of SSE/AVX computational scalar floating-point instructions retired; some instructions will count twice as noted below.  Applies to SSE* and AVX* scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 RANGE SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.\",\n        \"EventCode\": \"0xc7\",\n        \"EventName\": \"FP_ARITH_INST_RETIRED.SCALAR\",\n        \"PublicDescription\": \"Number of SSE/AVX computational scalar single precision and double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.\",\n        \"EventCode\": \"0xc7\",\n        \"EventName\": \"FP_ARITH_INST_RETIRED.SCALAR_DOUBLE\",\n        \"PublicDescription\": \"Number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.\",\n        \"EventCode\": \"0xc7\",\n        \"EventName\": \"FP_ARITH_INST_RETIRED.SCALAR_SINGLE\",\n        \"PublicDescription\": \"Number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below.  Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Number of any Vector retired FP arithmetic instructions\",\n        \"EventCode\": \"0xc7\",\n        \"EventName\": \"FP_ARITH_INST_RETIRED.VECTOR\",\n        \"PublicDescription\": \"Number of any Vector retired FP arithmetic instructions.  The DAZ and FTZ flags in the MXCSR register need to be set when using these events.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0xfc\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of floating point operations retired that required microcode assist.\",\n        \"EventCode\": \"0xc3\",\n        \"EventName\": \"MACHINE_CLEARS.FP_ASSIST\",\n        \"PublicDescription\": \"Counts the number of floating point operations retired that required microcode assist, which is not a reflection of the number of FP operations, instructions or uops.\",\n        \"SampleAfterValue\": \"20003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of floating point divide uops retired (x87 and SSE, including x87 sqrt).\",\n        \"EventCode\": \"0xc2\",\n        \"EventName\": \"UOPS_RETIRED.FPDIV\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"cpu_atom\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}