Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Feb 21 16:24:52 2020
| Host         : fra running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file base_zynq_wrapper_control_sets_placed.rpt
| Design       : base_zynq_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  2265 |
| Unused register locations in slices containing registers |  6316 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9662 |         2508 |
| No           | No                    | Yes                    |            2536 |          741 |
| No           | Yes                   | No                     |            1043 |          411 |
| Yes          | No                    | No                     |           17075 |         4327 |
| Yes          | No                    | Yes                    |           13366 |         3946 |
| Yes          | Yes                   | No                     |            2194 |          628 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                                     Clock Signal                                                                                     |                                                                                                      Enable Signal                                                                                                      |                                                                         Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_popping_gray/wr_popping_gray_cntr[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/rd_clk_rd_mgated                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_pushing_gray/rd_pushing_gray_cntr[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_intr_d_reg                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/rd_clk_rd_mgated                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_adr[0]                                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_intr_d_reg                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/rd_clk_rd_mgated                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_pushing_gray/gray_reg[2]_CE_cooolgate_en_sig_703                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_intr_d_reg                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dp2reg_done                                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgated_snd_gate/p_clkgate/rd_clk_rd_mgated_strict_snd_gated              |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_intr_d_reg                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_rd_addr_cnt_reg[3]_0                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgated_snd_gate/p_clkgate/rd_clk_rd_mgated_strict_snd_gated              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/rd_popping_gray_cntr[0]                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_intr_d_reg                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/intr_sel_reg_CE_cooolgate_en_sig_579                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgated_snd_gate/p_clkgate/rd_clk_rd_mgated_strict_snd_gated              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync2/src_d_f_reg_CE_cooolgate_en_sig_701                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_intr_d_reg                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/reg2dp_d1_op_en_reg_CE_cooolgate_en_sig_739                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_adr_reg_CE_cooolgate_en_sig_706                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_intr_d_reg                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_popping_gray/gray_reg[2]_CE_cooolgate_en_sig_704                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgated_snd_gate/p_clkgate/wr_clk_wr_mgated_strict_snd_gated              |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgated_snd_gate/p_clkgate/wr_clk_wr_mgated_strict_snd_gated              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync0/wr_pushing_gray_cntr[0]                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgated_snd_gate/p_clkgate/wr_clk_wr_mgated_strict_snd_gated              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync2/src_d_f_reg_CE_cooolgate_en_sig_702                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram_ff1_reg[0]                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[7].srl_nx1/shift_qual                                     |                                                                                                                                                                  |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram_ff1_reg[0]                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram_ff1_reg[0]                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram_ff1_reg[0]                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr_reg[1]_CE_cooolgate_en_sig_700                      | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/datain_ram_type_reg_CE_cooolgate_en_sig_585                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/reg2dp_d1_op_en_reg_CE_cooolgate_en_sig_677                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_CE_cooolgate_en_sig_633                                                                               |                                                                                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/datain_format_reg_CE_cooolgate_en_sig_589                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/producer_reg_CE_cooolgate_en_sig_602                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_eg/u_pipe/pipe_skid_noc2mcif_axi_b_bid_reg[0]_CE_cooolgate_en_sig_707                                                               |                                                                                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/datain_format_reg_CE_cooolgate_en_sig_591                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg_CE_cooolgate_en_sig_612                                        |                                                                                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/weight_format_reg_CE_cooolgate_en_sig_588                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[1]_CE_cooolgate_en_sig_647                                                | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[94]_CE_cooolgate_en_sig_694                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_eg/u_pipe/skid_flop_noc2mcif_axi_b_bid_reg[0]_CE_cooolgate_en_sig_640                                                               |                                                                                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg_CE_cooolgate_en_sig_613                                        |                                                                                                                                                                  |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/clk_mgated                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_req_p_reg_CE_cooolgate_en_sig_644                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk_mgated                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_req_p_reg_CE_cooolgate_en_sig_651                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/pipe_skid_bpt2arb_req_valid_reg_0                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/pipe_skid_bpt2arb_req_valid_reg_0                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/rd_adr[0]                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/rd_adr[0]                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/CLK                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_count_p_reg[1]_CE_cooolgate_en_sig_705                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[37]_CE_cooolgate_en_sig_688                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[163]_CE_cooolgate_en_sig_684                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[162]_CE_cooolgate_en_sig_683                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[191]_CE_cooolgate_en_sig_624                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[32]_CE_cooolgate_en_sig_734                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[64]_CE_cooolgate_en_sig_735                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[92]_CE_cooolgate_en_sig_693                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[18]_CE_cooolgate_en_sig_685                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[100]_CE_cooolgate_en_sig_617                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[42]_CE_cooolgate_en_sig_661                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[105]_CE_cooolgate_en_sig_619                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[96]_CE_cooolgate_en_sig_695                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[78]_CE_cooolgate_en_sig_629                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[158]_CE_cooolgate_en_sig_621                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[254]_CE_cooolgate_en_sig_626                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[21]_CE_cooolgate_en_sig_625                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[174]_CE_cooolgate_en_sig_622                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[75]_CE_cooolgate_en_sig_628                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[85]_CE_cooolgate_en_sig_630                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[145]_CE_cooolgate_en_sig_682                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[110]_CE_cooolgate_en_sig_679                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[43]_CE_cooolgate_en_sig_662                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                                             | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[95]_CE_cooolgate_en_sig_631                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd2_credits[8]_i_1_n_0                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[33]_CE_cooolgate_en_sig_687                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[3]_CE_cooolgate_en_sig_689                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                                    |                                                                                                                                                                  |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[102]_CE_cooolgate_en_sig_678                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[126]_CE_cooolgate_en_sig_680                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[109]_CE_cooolgate_en_sig_620                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[130]_CE_cooolgate_en_sig_698                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/src_ram_type_reg_CE_cooolgate_en_sig_606                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/combined_rstn_i_2_n_0                                                                |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[132]_CE_cooolgate_en_sig_681                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[183]_CE_cooolgate_en_sig_623                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[45]_CE_cooolgate_en_sig_690                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[41]_CE_cooolgate_en_sig_627                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[2]_CE_cooolgate_en_sig_686                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[70]_CE_cooolgate_en_sig_692                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[47]_CE_cooolgate_en_sig_663                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[104]_CE_cooolgate_en_sig_618                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d0/weight_ram_type_reg_CE_cooolgate_en_sig_611                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/pipe_skid_axi_cmd_vld_reg_0                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_eg/u_pipe/pipe_skid_noc2mcif_axi_b_bid_reg[0]_0                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/u_dfifo/dfifo_wr_prdy                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p1/skid_flop_mc_dma_wr_req_rdy_f_reg                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/ipipe_rdy_p                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd_reg[31]_0                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/cmux2dp_prdy                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/reg2dp_op_en                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                                      | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                            |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_format_reg_CE_cooolgate_en_sig_592                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/pipe_skid_in_vld_p_reg_0                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d0/dma_en_reg_CE_cooolgate_en_sig_582                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/ARREADY_i_reg_CE_cooolgate_en_sig_608                                                                                                   | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/RVALID_i_reg_0                                                                   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg_CE_cooolgate_en_sig_716                                                                                                                                                |                                                                                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/sc_mmu_v1_0_5_d_net_3                                                                                                           | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/fifoaddr_afull_reg_CE_cooolgate_en_sig_744                           | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/dma_en_reg_CE_cooolgate_en_sig_586                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/reg2dp_d0_op_en_reg_CE_cooolgate_en_sig_676                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[5]_CE_cooolgate_en_sig_668                                                | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer_reg[1024]_CE_cooolgate_en_sig_610                                                                                                           |                                                                                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p2/pipe_skid_bpt2arb_req_pd_reg[7]_0                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d1                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d2                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d3                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d4                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d5                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d6                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d7                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d8                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/status2dma_fsm_switch                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/noc2mcif_axi_r_rready                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr_afull_reg_CE_cooolgate_en_sig_746                         | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p3/pipe_skid_bpt2arb_req_pd_reg[7]_0                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_out/wrr_gnt_reg[0]                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/pipe_skid_dma2bpt_req_valid_reg_0                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/pipe_skid_in_vld_p_reg_0                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p1/skid_flop_mc_dma_rd_req_rdy_f_reg                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/pipe_skid_in_vld_p_reg_0                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p1/skid_flop_mc_dma_rd_req_rdy_f_reg                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/pipe_skid_in_vld_p_reg_0                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p1/skid_flop_mc_dma_rd_req_rdy_f_reg                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr_afull_reg_CE_cooolgate_en_sig_740                                                                                 | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/producer_reg_CE_cooolgate_en_sig_593                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/reg2dp_d0_op_en_reg_CE_cooolgate_en_sig_738                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_valid_reg_CE_cooolgate_en_sig_639                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/weight_ram_type_reg_CE_cooolgate_en_sig_601                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_reg/u_single_reg/producer_reg_CE_cooolgate_en_sig_603                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_CE_cooolgate_en_sig_632                                                                               |                                                                                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/reg2dp_d1_op_en_reg_CE_cooolgate_en_sig_737                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/ack_top_id_reg_CE_cooolgate_en_sig_664                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_reg_CE_cooolgate_en_sig_741                                                                                 | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d0/mean_format_reg_CE_cooolgate_en_sig_599                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/skid_flop_mc_dma_wr_req_vld_reg_CE_cooolgate_en_sig_660                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0]_CE_cooolgate_en_sig_649                                                | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/MULTIPLEXOR_MODULE/GEN_1_SELECT_SLAVE.M_APB_PSEL_i_reg[0]_CE_cooolgate_en_sig_616                                                                               | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/RVALID_i_reg_0                                                                   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[3]_CE_cooolgate_en_sig_670                                                | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/fifoaddr_afull_reg_CE_cooolgate_en_sig_742                   | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/weight_format_reg_CE_cooolgate_en_sig_590                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/mean_format_reg_CE_cooolgate_en_sig_600                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/BVALID_i_reg_CE_cooolgate_en_sig_645                                                                                                    | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/RVALID_i_reg_0                                                                   |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/src_ram_type_reg_CE_cooolgate_en_sig_605                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/nan_to_zero_reg_CE_cooolgate_en_sig_587                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/producer_reg_CE_cooolgate_en_sig_580                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr_afull_reg_CE_cooolgate_en_sig_745            | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/axi_protocol_co12_net_2                                                                           |                                                                                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i_reg[1024]_CE_cooolgate_en_sig_666                                                                                                            |                                                                                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/reg2dp_d0_op_en_reg_CE_cooolgate_en_sig_674                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/fifoaddr_afull_reg_CE_cooolgate_en_sig_743                                | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/reg2dp_d0_op_en_reg_CE_cooolgate_en_sig_736                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg_CE_cooolgate_en_sig_715                                                                                                                                                |                                                                                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_reg/u_single_reg/producer_reg_CE_cooolgate_en_sig_604                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr_afull_reg_CE_cooolgate_en_sig_747                         | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p3/pipe_ipipe_cmd_vld_reg_CE_cooolgate_en_sig_750                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_take_n_dly[3]_i_2_n_0                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d0/datain_ram_type_reg_CE_cooolgate_en_sig_581                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d0/weight_format_reg_CE_cooolgate_en_sig_584                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/producer_reg_CE_cooolgate_en_sig_607                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d0/nan_to_zero_reg_CE_cooolgate_en_sig_583                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg_reg[0]_CE_cooolgate_en_sig_672              |                                                                                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                             |                                                                                                                                                                  |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/reg2dp_d1_op_en_reg_CE_cooolgate_en_sig_675                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/producer_reg_CE_cooolgate_en_sig_598                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/ack_bot_id_reg_CE_cooolgate_en_sig_673                                                                                       |                                                                                                                                                                  |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/ig2cq_adr_reg[3]                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_adr[0]                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_wr_count_reg[2]_CE_cooolgate_en_sig_709                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_force_fetch_d1_reg_CE_cooolgate_en_sig_653                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_count_reg[2]_CE_cooolgate_en_sig_713                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd_reg[0]_0                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_exec_valid_d1_reg_CE_cooolgate_en_sig_749                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l1c0_dummy_reg_CE_cooolgate_en_sig_636                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l3c0_dummy_reg_CE_cooolgate_en_sig_638                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l2c0_dummy_reg_CE_cooolgate_en_sig_637                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd_reg[0]_0                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_rsp_mc_in_pd_reg[32]_0                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram_ff0_reg[1]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_adr[0]                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_valid_reg_CE_cooolgate_en_sig_641                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/dma_rd_rsp_rdy_f                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[1]_CE_cooolgate_en_sig_699                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_pfifo_wr_pd_reg[0]                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_wr_count_reg[2]_CE_cooolgate_en_sig_708                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_adr[0]                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/dma_rd_rsp_rdy_f                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_reg                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/NV_NVDLA_DMAIF_6_net_1                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/pfifo3_wr_prdy                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pvld_reg_0                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pvld_reg_0                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pvld_reg_0                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd_reg[0]_0                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pvld_reg_0                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/out_rdy                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated |                                                                                                                                                                                                                         |                                                                                                                                                                  |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_skid3_1_vld                                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd3_credits_ne0_reg_CE_cooolgate_en_sig_597                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram_ff0_reg[0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_reg_0                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/skid_flop_dmaif_rd_req_pd0                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd2_credits_ne0_reg_CE_cooolgate_en_sig_595                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/sg_is_done_reg_CE_cooolgate_en_sig_634                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[2]_0                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/mcif_rd_rsp_ready                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd_reg[0]_0                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd_reg[0]_0                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_skid2_1_vld                                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd3_pvld                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd2_pvld                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/req_is_dummy_d1_reg_CE_cooolgate_en_sig_615                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_is_done_reg_CE_cooolgate_en_sig_748                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[65]_CE_cooolgate_en_sig_691                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_reg_0                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_pvld_p_reg_CE_cooolgate_en_sig_657                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
| ~base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          |                                                                                                                                                                                                                         |                                                                                                                                                                  |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[2]_CE_cooolgate_en_sig_711                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_pvld_p_reg_CE_cooolgate_en_sig_655                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_valid_reg_CE_cooolgate_en_sig_642                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[3]_0                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/dma_rd_rsp_rdy_f                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_valid_reg_CE_cooolgate_en_sig_635                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_pvld_reg_CE_cooolgate_en_sig_697                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/out_rdy                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/mc_dma_rd_req_rdy_f                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_adr[0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              1 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_reg                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_pvld_p_reg_CE_cooolgate_en_sig_659                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              1 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/pra_truncate_reg[0]_CE_cooolgate_en_sig_504                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgated_snd_gate/p_clkgate/wr_clk_wr_mgated_strict_snd_gated              |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_intr_d_reg                               |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/spt_fifo_adr_reg[0]_CE_cooolgate_en_sig_550                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/wr_count_reg[1]_CE_cooolgate_en_sig_554                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                                 |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/line_packed_reg_CE_cooolgate_en_sig_501                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/spt_fifo_count_reg[1]_CE_cooolgate_en_sig_576                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                                      |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/wr_count_reg[1]_CE_cooolgate_en_sig_556                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/rd_clk_rd_mgated                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_count_p_reg[1]_CE_cooolgate_en_sig_544                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_intr_d_reg                               |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_adr_reg[0]_CE_cooolgate_en_sig_549                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                        |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/wr_adr_reg[0]_CE_cooolgate_en_sig_543                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgated_snd_gate/p_clkgate/rd_clk_rd_mgated_strict_snd_gated              |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                     |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d0/line_packed_reg_CE_cooolgate_en_sig_500                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/req_img_p1_sec_cnt_reg[0]_CE_cooolgate_en_sig_561                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_CE_cooolgate_en_sig_569                                      |                                                                                                                                                                  |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_vld_d3                                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]_CE_cooolgate_en_sig_572                                                         | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                            |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/pra_truncate_reg[0]_CE_cooolgate_en_sig_502                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              2 |
| ~base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         |                                                                                                                                                                                                                         |                                                                                                                                                                  |                2 |              2 |
| ~base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         |                                                                                                                                                                                                                         |                                                                                                                                                                  |                2 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/dst_ram_type_reg_CE_cooolgate_en_sig_22                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[6]_CE_cooolgate_en_sig_552                                                | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/y_extension_reg[0]_CE_cooolgate_en_sig_503                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/perf_dma_en_reg_CE_cooolgate_en_sig_506                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_CE_cooolgate_en_sig_571                                      |                                                                                                                                                                  |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/y_extension_reg[0]_CE_cooolgate_en_sig_505                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/wr_adr_reg[0]_CE_cooolgate_en_sig_542                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              2 |
| ~base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            |                                                                                                                                                                                                                         |                                                                                                                                                                  |                2 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/perf_dma_en_reg_CE_cooolgate_en_sig_507                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/req_img_p0_sec_cnt_reg[0]_CE_cooolgate_en_sig_551                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs_reg[0]_CE_cooolgate_en_sig_577                                                                       | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[2]_CE_cooolgate_en_sig_533                                                | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_n_0                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                     |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[150]_CE_cooolgate_en_sig_536                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d1                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/nvdla_hls_gated_clk_cvt                                        |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           |                                                                                                                                                                                                                         |                                                                                                                                                                  |                2 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff0_reg[0]_CE_cooolgate_en_sig_528                                                                     |                                                                                                                                                                  |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/D[32]                                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/rq_wr_count_reg[1]_CE_cooolgate_en_sig_565                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_adr_reg[0]_CE_cooolgate_en_sig_548                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                          |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[148]_CE_cooolgate_en_sig_535                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                2 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[34]_CE_cooolgate_en_sig_566                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                2 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff2_reg[0]_CE_cooolgate_en_sig_526                                                                     |                                                                                                                                                                  |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[26]_CE_cooolgate_en_sig_558                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                |                                                                                                                                                                                                                         |                                                                                                                                                                  |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[84]_CE_cooolgate_en_sig_539                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[1]_CE_cooolgate_en_sig_573                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[36]_CE_cooolgate_en_sig_567                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff3_reg[0]_CE_cooolgate_en_sig_527                                                                     |                                                                                                                                                                  |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_adr_reg[0]_CE_cooolgate_en_sig_546                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[168]_CE_cooolgate_en_sig_537                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[169]_CE_cooolgate_en_sig_538                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[97]_CE_cooolgate_en_sig_560                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff1_reg[0]_CE_cooolgate_en_sig_525                                                                     |                                                                                                                                                                  |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff3_reg[0]_CE_cooolgate_en_sig_531                                                                     |                                                                                                                                                                  |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[5]_CE_cooolgate_en_sig_568                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff1_reg[0]_CE_cooolgate_en_sig_529                                                                     |                                                                                                                                                                  |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                       |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[1]_CE_cooolgate_en_sig_574                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_dla_rstn/NV_GENERIC_CELL/d0_i_1__0_n_0                             |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff2_reg[0]_CE_cooolgate_en_sig_530                                                                     |                                                                                                                                                                  |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_1_n_0                                    |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[44]_CE_cooolgate_en_sig_559                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              2 |
| ~base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          |                                                                                                                                                                                                                         |                                                                                                                                                                  |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_adr_reg[0]_CE_cooolgate_en_sig_545                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                     |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_count_reg[1]_CE_cooolgate_en_sig_578                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                     |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]_CE_cooolgate_en_sig_570                                                   | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                            |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_reg                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_adr_reg__0[0]                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[131]_CE_cooolgate_en_sig_557                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                2 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/beat_cnt_reg[0]_CE_cooolgate_en_sig_541                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/D[32]                                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/rq_wr_count_reg[1]_CE_cooolgate_en_sig_562                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/beat_cnt_reg[0]_CE_cooolgate_en_sig_540                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[114]_CE_cooolgate_en_sig_534                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/D[32]                                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/rq_wr_count_reg[1]_CE_cooolgate_en_sig_563                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/rq_wr_count_reg[1]_CE_cooolgate_en_sig_564                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_adr_reg[0]_CE_cooolgate_en_sig_547                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              2 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/D[32]                                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/in_dat_pvld_d1                                                                                                                        |                                                                                                                                                                  |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_CE_cooolgate_en_sig_499                                           |                                                                                                                                                                  |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_pvld_d4                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_reg[4]_CE_cooolgate_en_sig_488 |                                                                                                                                                                  |                2 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_pvld_d3                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_reg/u_dual_reg_d1/conv_mode_reg_CE_cooolgate_en_sig_471                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         |                                                                                                                                                                                                                         |                                                                                                                                                                  |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[25]_CE_cooolgate_en_sig_490                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[133]_CE_cooolgate_en_sig_489                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_pvld_d2                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_pvld_d1                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/p_2_in                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_reg/u_dual_reg_d0/conv_mode_reg_CE_cooolgate_en_sig_468                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[101]_CE_cooolgate_en_sig_477                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_exec_valid_d2                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]_CE_cooolgate_en_sig_475                                       |                                                                                                                                                                  |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_reg/u_dual_reg_d0/conv_mode_reg_CE_cooolgate_en_sig_470                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_count_reg[0]_CE_cooolgate_en_sig_498                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_pvld_d1                                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_skid1_2_reg[0]_CE_cooolgate_en_sig_480                                                                                        |                                                                                                                                                                  |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d0/conv_mode_reg_CE_cooolgate_en_sig_473                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_CE_cooolgate_en_sig_497                                           |                                                                                                                                                                  |                2 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_adr_reg__0[0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[20]_CE_cooolgate_en_sig_494                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_rd_addr_cnt_reg[1]_CE_cooolgate_en_sig_479                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[129]_CE_cooolgate_en_sig_496                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                2 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/conv_mode_reg_CE_cooolgate_en_sig_474                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[89]_CE_cooolgate_en_sig_476                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/CLK                                                  |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg_reg[0]_CE_cooolgate_en_sig_486              |                                                                                                                                                                  |                2 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_reg                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_adr_reg__0[0]                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  |                                                                                                                                                                                                                         |                                                                                                                                                                  |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_reg                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[1]_CE_cooolgate_en_sig_482                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/lat_rd_count_p_reg[3]                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_pvld_p                                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/in_dat_pvld_d1                                                                                                                        |                                                                                                                                                                  |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/lat_rd_count_p_reg[3]                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_wr_adr_reg[0]_CE_cooolgate_en_sig_491                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs_reg[0]_CE_cooolgate_en_sig_493                                                                              | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/RVALID_i_reg_0                                                                   |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                2 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                            |                                                                                                                                                                  |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[7].srl_nx1/shift_qual                                     |                                                                                                                                                                  |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_reg                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[0]_CE_cooolgate_en_sig_492                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                                  |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                2 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                                |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_reg_0                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[1]_CE_cooolgate_en_sig_484                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                     |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]_CE_cooolgate_en_sig_472                                       |                                                                                                                                                                  |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         |                                                                                                                                                                                                                         |                                                                                                                                                                  |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_reg/u_dual_reg_d1/conv_mode_reg_CE_cooolgate_en_sig_469                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              3 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/sc_mmu_v1_0_5_d_net_2                                                                                                           | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_pvld_d5                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[81]_CE_cooolgate_en_sig_495                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/skid_flop_req_mc_in_prdy                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              3 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/M_reg_128_191_0_2_i_1_n_0                                                                                                             |                                                                                                                                                                  |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/NV_NVDLA_SDP_RD20_net_9                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]_CE_cooolgate_en_sig_455                                        |                                                                                                                                                                  |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_burst_cnt_reg[0]_CE_cooolgate_en_sig_445                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
| ~base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  |                                                                                                                                                                                                                         |                                                                                                                                                                  |                3 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_mask_reg[0]_CE_cooolgate_en_sig_441                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_pvld_reg[0]_CE_cooolgate_en_sig_465                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |              4 |
| ~base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  |                                                                                                                                                                                                                         |                                                                                                                                                                  |                3 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_pvld                                                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/NV_NVDLA_SDP_RD_net_209                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]_CE_cooolgate_en_sig_453                                        |                                                                                                                                                                  |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/rd_enable                                                                                                              |                                                                                                                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_0_63_0_2_i_2_n_0                                                                                                       |                                                                                                                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/p_0_in                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_192_255_0_2_i_1_n_0                                                                                                    |                                                                                                                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_64_127_0_2_i_1_n_0                                                                                                     |                                                                                                                                                                  |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/rd_enable                                                                                                        |                                                                                                                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/inp_acc                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_pvld_reg[0]_CE_cooolgate_en_sig_464                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/rd_enable                                                                                                              |                                                                                                                                                                  |                1 |              4 |
| ~base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_global_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/global_clk_ovr_on_sync                                |                3 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/rd_clk_rd_mgated                                         |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_intr_d_reg                               |                2 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/rd_count_reg[2][0]                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/rd_count_reg[2][0]                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/lat_rd_count_p_reg[3]                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_wr_count                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/lat_rd_count_p_reg[3]                                          |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/abuf_rd_en_d1_reg                                                                                                             |                                                                                                                                                                  |                2 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_reg_0                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[0]_CE_cooolgate_en_sig_467                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
| ~base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_global_csc_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/csc_global_clk_ovr_on_sync                         |                4 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt1__0                                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dlv_end_tag0_addr_reg[0]_CE_cooolgate_en_sig_449                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid_d1                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d0/line_packed_reg_CE_cooolgate_en_sig_427                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.mesg_reg_reg[0]_CE_cooolgate_en_sig_458                     |                                                                                                                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/pack_cnt_reg[0]_CE_cooolgate_en_sig_439                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/E[0]                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[136]_CE_cooolgate_en_sig_460                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[49]_CE_cooolgate_en_sig_463                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/M_reg                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                              |                                                                                                                                                                                                                         |                                                                                                                                                                  |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[13]_CE_cooolgate_en_sig_466                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[137]_CE_cooolgate_en_sig_461                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                2 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/update_rd_take_n_dly                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[140]_CE_cooolgate_en_sig_456                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/incr_wt_updt                                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[48]_CE_cooolgate_en_sig_462                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/E[0]                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p2/E[0]                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                2 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p1/E[0]                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_reg                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_reg                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count[3]_i_1__1_n_0                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p0/sel                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_reg_0                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/perf_dma_en_reg_CE_cooolgate_en_sig_24                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_10_norm_d1_reg                                                                                                        |                                                                                                                                                                  |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_11_norm_d1_reg                                                                                                        |                                                                                                                                                                  |                2 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_12_norm_d1_reg                                                                                                        |                                                                                                                                                                  |                2 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_13_norm_d1_reg                                                                                                        |                                                                                                                                                                  |                4 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_14_norm_d1_reg                                                                                                        |                                                                                                                                                                  |                2 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_15_norm_d1_reg                                                                                                        |                                                                                                                                                                  |                2 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/E[0]                                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_hybrid_priority_reg_CE_cooolgate_en_sig_435                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_09_norm_d1_reg                                                                                                        |                                                                                                                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/perf_dma_en_reg_CE_cooolgate_en_sig_23                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_bypass_reg_CE_cooolgate_en_sig_428                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/out_precision_reg[0]_CE_cooolgate_en_sig_431                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_vld_d1_w                                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/u_read_ig_arb/wrr_gnt_reg[0]_CE_cooolgate_en_sig_443                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_burst_size_d1_reg[0]_CE_cooolgate_en_sig_447                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/nv_ram_rwsp_1281_net_8                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_loop_cnt_reg[0]_CE_cooolgate_en_sig_451                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_02_norm_d1_reg                                                                                                        |                                                                                                                                                                  |                2 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/incr_wt_updt_d1                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[0]_CE_cooolgate_en_sig_459                                  |                                                                                                                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/out_precision_reg[0]_CE_cooolgate_en_sig_433                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/incr_wt_updt_d2                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/status_done_cnt[3]_i_1_n_0                                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_bypass_reg_CE_cooolgate_en_sig_429                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_00_norm_d1_reg                                                                                                        |                                                                                                                                                                  |                2 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_01_norm_d1_reg                                                                                                        |                                                                                                                                                                  |                3 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/nv_ram_rwsp_1281_net                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/i___154_n_0                                                                      |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_03_norm_d1_reg                                                                                                        |                                                                                                                                                                  |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_04_norm_d1_reg                                                                                                        |                                                                                                                                                                  |                2 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_05_norm_d1_reg                                                                                                        |                                                                                                                                                                  |                2 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_06_norm_d1_reg                                                                                                        |                                                                                                                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dlv_end_tag1_addr_reg[0]_CE_cooolgate_en_sig_437                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_07_norm_d1_reg                                                                                                        |                                                                                                                                                                  |                3 |              4 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/sbuf_p0_re_08_norm_d1_reg                                                                                                        |                                                                                                                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_675                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_640                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_628                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_501                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_616                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_651                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_526                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_507                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_676                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_622                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_561                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_580                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_573                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_633                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_520                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_567                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_585                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                    |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                    |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                     |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_543                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_544                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_513                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_550                                                                  |                3 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_645                                                                  |                3 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_514                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_646                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_603                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_538                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_549                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_598                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_532                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_604                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_531                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_537                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_597                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_502                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_519                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_562                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_592                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_682                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_525                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_508                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_574                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_627                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_634                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_639                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_663                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_556                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_652                                                                  |                3 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_664                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_555                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_621                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_687                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_688                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_591                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_681                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                     |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/sc_util_v1_0_2_6_net_3                                       | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0 |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                                 |                                                                                                                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                      | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0              |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_658                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_568                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_609                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_657                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                             | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                        |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                            | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                        |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_rd_addr_cnt_reg[3]_0                                                                                                     |                                                                                                                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_586                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_579                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_669                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_670                                                                  |                2 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_615                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_610                                                                  |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_521                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_666                                                                  |                2 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_553                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_551                                                                  |                2 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_count                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/p_1_in                                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_554                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_552                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_509                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_661                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_668                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_625                                                                  |                3 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_reg_0                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_count[4]_i_1__0_n_0                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_reg_0                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[0]_CE_cooolgate_en_sig_418                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_617                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_571                                                                  |                4 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_583                                                                  |                3 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_590                                                                  |                3 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_624                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_618                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_569                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_619                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_620                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_584                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_665                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_671                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_503                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_667                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_572                                                                  |                2 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_reg                                       |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_623                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]_CE_cooolgate_en_sig_412                   | base_zynq_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                  |                1 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_529                                                                  |                2 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_reg                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_reg                                       |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_510                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_528                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_548                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_516                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_500                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_517                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_518                                                                  |                2 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/clk_mgated                                                      |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_527                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_559                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_512                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_535                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_497                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr_reg[0]_CE_cooolgate_en_sig_420               | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                         |                1 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                            |                                                                                                                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/E[0]                                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                1 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/batches_reg[0]_CE_cooolgate_en_sig_404                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_intr_d_reg                               |                1 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/CLK                                                      |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                     |                2 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/lat_rd_count_p_reg[3]                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk_mgated                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_560                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/fifoaddr_reg[0]_CE_cooolgate_en_sig_422                                   | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                1 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/clip_truncate_reg[0]_CE_cooolgate_en_sig_398                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]_CE_cooolgate_en_sig_414                    | base_zynq_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                   |                1 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr_reg[0]_CE_cooolgate_en_sig_424                            | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/fifoaddr_reg[0]_CE_cooolgate_en_sig_419                              | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                1 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/batches_reg[0]_CE_cooolgate_en_sig_402                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d0/batches_reg[0]_CE_cooolgate_en_sig_408                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_CE_cooolgate_en_sig_426                                                       | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                            |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d0/batches_reg[0]_CE_cooolgate_en_sig_400                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_reg[0]_CE_cooolgate_en_sig_421                                                                                    | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/batches_reg[0]_CE_cooolgate_en_sig_406                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr_reg[0]_CE_cooolgate_en_sig_425                            | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d0/clip_truncate_reg[0]_CE_cooolgate_en_sig_396                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr_reg[0]_CE_cooolgate_en_sig_423                                                                                    | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                1 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_540                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_522                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_523                                                                  |                3 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_524                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_498                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_557                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_558                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_541                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_536                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_542                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_506                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_dual_reg_d1/batches_reg[0]_CE_cooolgate_en_sig_410                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/RVALID_i_reg_0                                                                   |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_539                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_545                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_505                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_504                                                                  |                3 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_546                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_547                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.mesg_reg_reg[0]_CE_cooolgate_en_sig_416                |                                                                                                                                                                  |                1 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_499                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_515                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_564                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_563                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_530                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_565                                                                  |                3 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_511                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_533                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_566                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_534                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_607                                                                  |                2 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/delay_cnt[4]_i_1__0_n_0                                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_batch_cnt[4]_i_1_n_0                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_577                                                                  |                2 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_vld_d2                                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_647                                                                  |                2 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/E[0]                                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/delay_cnt_reg[1][0]                                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_648                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_605                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_587                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_606                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_650                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_602                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_637                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_596                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_635                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_636                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_641                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_642                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_599                                                                  |                2 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/weight_r_up_cnt_reg[0][0]                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              5 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/stripe_cnt_reg_en                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_575                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_608                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_588                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_660                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_581                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_595                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_626                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_576                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_662                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_672                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_629                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_594                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_638                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_674                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_643                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_593                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_613                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_614                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_673                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_659                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_631                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_632                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_600                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_570                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_644                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_601                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_677                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_611                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_656                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_578                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_684                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_649                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_680                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_679                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_630                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_655                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_686                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_678                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_685                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_683                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_653                                                                  |                3 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_612                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_654                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_582                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/NV_NVDLA_cbuf_net_589                                                                  |                2 |              5 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/erdma_data_mode_reg_CE_cooolgate_en_sig_365                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              6 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/rd_popping                                                                                                                    |                                                                                                                                                                  |                1 |              6 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/nv_ram_rwsp_128_net_1                                                                                                         |                                                                                                                                                                  |                2 |              6 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_reg                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/p_1_in                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              6 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/clk_mgated                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_adr_reg[1]_CE_cooolgate_en_sig_379                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              6 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk_mgated                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[1]_CE_cooolgate_en_sig_381                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              6 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_adr_reg[0]                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              6 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/E[0]                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              6 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[69]_CE_cooolgate_en_sig_394                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                2 |              6 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |                1 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_cvt_truncate_reg[0]_CE_cooolgate_en_sig_373                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/conv_x_stride_reg[0]_CE_cooolgate_en_sig_353                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/nrdma_data_mode_reg_CE_cooolgate_en_sig_367                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/brdma_data_mode_reg_CE_cooolgate_en_sig_363                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_mul_cvt_truncate_reg[0]_CE_cooolgate_en_sig_375                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                             | base_zynq_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                               |                1 |              6 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/layer_st                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt_reg[0]_CE_cooolgate_en_sig_391                                                                                                              | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_CE_cooolgate_en_sig_383               | base_zynq_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/brdma_data_mode_reg_CE_cooolgate_en_sig_359                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/ingress_valid                                                                                                                    | base_zynq_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                   |                1 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/ingress_valid                                                                                                                    | base_zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                   |                1 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/nrdma_data_mode_reg_CE_cooolgate_en_sig_377                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                      | base_zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |                1 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d0/conv_x_stride_reg[0]_CE_cooolgate_en_sig_351                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/conv_x_stride_ext_reg[0]_CE_cooolgate_en_sig_355                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                             | base_zynq_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                               |                1 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0]_CE_cooolgate_en_sig_393                    | base_zynq_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                   |                1 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_mul_cvt_truncate_reg[0]_CE_cooolgate_en_sig_371                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_reg/cmac_a2csb_resp_pd[17]_i_1__0_n_0                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/conv_x_stride_ext_reg[0]_CE_cooolgate_en_sig_357                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_truncate_reg[0]_CE_cooolgate_en_sig_369                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0]_CE_cooolgate_en_sig_389                    | base_zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                   |                1 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                   | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                      | base_zynq_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                 |                1 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                    | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                |                1 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/erdma_data_mode_reg_CE_cooolgate_en_sig_361                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              6 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_planar1_idx_reg[1]_CE_cooolgate_en_sig_387                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_reg/cmac_b_resp_pd_reg[0][0]                                                                                                               |                                                                                                                                                                  |                1 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_reg/cmac_a_resp_pd_reg[0][0]                                                                                                               |                                                                                                                                                                  |                1 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_reg/cmac_a2csb_resp_pd[17]_i_1_n_0                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/cvt_shift_reg[0]_CE_cooolgate_en_sig_16                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/real_bank_reg[5][0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              6 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_shift_reg[0]_CE_cooolgate_en_sig_18                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              6 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_rcv_gate/p_clkgate/wr_clk_strict_rcv_gated                                  |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_intr_d_reg                               |                1 |              6 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_planar0_idx_reg[1]_CE_cooolgate_en_sig_385                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              6 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_byte_remain_last_reg[0]_CE_cooolgate_en_sig_346                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff61_reg[0]_CE_cooolgate_en_sig_336                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_shift_value_reg[0]_CE_cooolgate_en_sig_268                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/i___192_n_0                                                                                                                             |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/ingress_valid                                                                                                                   | base_zynq_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/E[0]                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_enable                                                                                             |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_byte_remain_reg[0]_CE_cooolgate_en_sig_348                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/clk_mgate/p_clkgate/wr_pushing                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_valid                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/ingress_valid                                                                                                                    | base_zynq_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                   |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk_mgated                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/i___186_n_0                                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_shift_value_reg[0]_CE_cooolgate_en_sig_272                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/nv_ram_rwsp_128_net_7                                                                                                         |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_algo_reg[0]_CE_cooolgate_en_sig_274                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/pkg_idx_reg[0][0]                                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/clk_mgated                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_pushing_i_1__0_n_0                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/stripe_cnt                                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_planar0_idx_reg[0]_CE_cooolgate_en_sig_342                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff116_reg[0]_CE_cooolgate_en_sig_102                                                      |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/ew_alu_algo_reg[0]_CE_cooolgate_en_sig_19                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_planar1_idx_reg[0]_CE_cooolgate_en_sig_344                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/rd_enable                                                                                                                     |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff2_reg[0]_CE_cooolgate_en_sig_166                                                        |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff124_reg[0]_CE_cooolgate_en_sig_120                                                      |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff17_reg[0]_CE_cooolgate_en_sig_138                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff90_reg[0]_CE_cooolgate_en_sig_236                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff127_reg[0]_CE_cooolgate_en_sig_126                                                      |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff68_reg[0]_CE_cooolgate_en_sig_186                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff21_reg[0]_CE_cooolgate_en_sig_148                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff113_reg[0]_CE_cooolgate_en_sig_96                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff107_reg[0]_CE_cooolgate_en_sig_82                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff104_reg[0]_CE_cooolgate_en_sig_76                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff114_reg[0]_CE_cooolgate_en_sig_98                                                       |                                                                                                                                                                  |                3 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff67_reg[0]_CE_cooolgate_en_sig_184                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff123_reg[0]_CE_cooolgate_en_sig_118                                                      |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff13_reg[0]_CE_cooolgate_en_sig_130                                                       |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff35_reg[0]_CE_cooolgate_en_sig_284                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff125_reg[0]_CE_cooolgate_en_sig_122                                                      |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff51_reg[0]_CE_cooolgate_en_sig_316                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff8_reg[0]_CE_cooolgate_en_sig_234                                                        |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff37_reg[0]_CE_cooolgate_en_sig_288                                                       |                                                                                                                                                                  |                3 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff79_reg[0]_CE_cooolgate_en_sig_210                                                       |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff16_reg[0]_CE_cooolgate_en_sig_136                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff80_reg[0]_CE_cooolgate_en_sig_214                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff87_reg[0]_CE_cooolgate_en_sig_228                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff43_reg[0]_CE_cooolgate_en_sig_300                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff108_reg[0]_CE_cooolgate_en_sig_84                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff126_reg[0]_CE_cooolgate_en_sig_124                                                      |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff73_reg[0]_CE_cooolgate_en_sig_198                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff26_reg[0]_CE_cooolgate_en_sig_158                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff74_reg[0]_CE_cooolgate_en_sig_200                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff15_reg[0]_CE_cooolgate_en_sig_134                                                       |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff120_reg[0]_CE_cooolgate_en_sig_112                                                      |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff46_reg[0]_CE_cooolgate_en_sig_306                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff32_reg[0]_CE_cooolgate_en_sig_278                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff81_reg[0]_CE_cooolgate_en_sig_216                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff54_reg[0]_CE_cooolgate_en_sig_322                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff64_reg[0]_CE_cooolgate_en_sig_178                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff100_reg[0]_CE_cooolgate_en_sig_68                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff6_reg[0]_CE_cooolgate_en_sig_190                                                        |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff89_reg[0]_CE_cooolgate_en_sig_232                                                       |                                                                                                                                                                  |                3 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff70_reg[0]_CE_cooolgate_en_sig_192                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff77_reg[0]_CE_cooolgate_en_sig_206                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff55_reg[0]_CE_cooolgate_en_sig_324                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff95_reg[0]_CE_cooolgate_en_sig_246                                                       |                                                                                                                                                                  |                3 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff56_reg[0]_CE_cooolgate_en_sig_326                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff60_reg[0]_CE_cooolgate_en_sig_334                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff75_reg[0]_CE_cooolgate_en_sig_202                                                       |                                                                                                                                                                  |                3 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff33_reg[0]_CE_cooolgate_en_sig_280                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff9_reg[0]_CE_cooolgate_en_sig_256                                                        |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff34_reg[0]_CE_cooolgate_en_sig_282                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff49_reg[0]_CE_cooolgate_en_sig_312                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff29_reg[0]_CE_cooolgate_en_sig_164                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff38_reg[0]_CE_cooolgate_en_sig_290                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff57_reg[0]_CE_cooolgate_en_sig_328                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff19_reg[0]_CE_cooolgate_en_sig_142                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff1_reg[0]_CE_cooolgate_en_sig_144                                                        |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff109_reg[0]_CE_cooolgate_en_sig_86                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff119_reg[0]_CE_cooolgate_en_sig_108                                                      |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff88_reg[0]_CE_cooolgate_en_sig_230                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff20_reg[0]_CE_cooolgate_en_sig_146                                                       |                                                                                                                                                                  |                3 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff39_reg[0]_CE_cooolgate_en_sig_292                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff78_reg[0]_CE_cooolgate_en_sig_208                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff98_reg[0]_CE_cooolgate_en_sig_252                                                       |                                                                                                                                                                  |                3 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff0_reg[0]_CE_cooolgate_en_sig_66                                                         |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff71_reg[0]_CE_cooolgate_en_sig_194                                                       |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff121_reg[0]_CE_cooolgate_en_sig_114                                                      |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff106_reg[0]_CE_cooolgate_en_sig_80                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff45_reg[0]_CE_cooolgate_en_sig_304                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff115_reg[0]_CE_cooolgate_en_sig_100                                                      |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff72_reg[0]_CE_cooolgate_en_sig_196                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff122_reg[0]_CE_cooolgate_en_sig_116                                                      |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff99_reg[0]_CE_cooolgate_en_sig_254                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff118_reg[0]_CE_cooolgate_en_sig_106                                                      |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff66_reg[0]_CE_cooolgate_en_sig_182                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff112_reg[0]_CE_cooolgate_en_sig_94                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff18_reg[0]_CE_cooolgate_en_sig_140                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff11_reg[0]_CE_cooolgate_en_sig_110                                                       |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff27_reg[0]_CE_cooolgate_en_sig_160                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff65_reg[0]_CE_cooolgate_en_sig_180                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff40_reg[0]_CE_cooolgate_en_sig_294                                                       |                                                                                                                                                                  |                4 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff110_reg[0]_CE_cooolgate_en_sig_90                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff24_reg[0]_CE_cooolgate_en_sig_154                                                       |                                                                                                                                                                  |                3 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff85_reg[0]_CE_cooolgate_en_sig_224                                                       |                                                                                                                                                                  |                4 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff58_reg[0]_CE_cooolgate_en_sig_330                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff22_reg[0]_CE_cooolgate_en_sig_150                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff69_reg[0]_CE_cooolgate_en_sig_188                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff36_reg[0]_CE_cooolgate_en_sig_286                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff10_reg[0]_CE_cooolgate_en_sig_88                                                        |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff102_reg[0]_CE_cooolgate_en_sig_72                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff117_reg[0]_CE_cooolgate_en_sig_104                                                      |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff31_reg[0]_CE_cooolgate_en_sig_170                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff86_reg[0]_CE_cooolgate_en_sig_226                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff97_reg[0]_CE_cooolgate_en_sig_250                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff44_reg[0]_CE_cooolgate_en_sig_302                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff25_reg[0]_CE_cooolgate_en_sig_156                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff83_reg[0]_CE_cooolgate_en_sig_220                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff7_reg[0]_CE_cooolgate_en_sig_212                                                        |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff52_reg[0]_CE_cooolgate_en_sig_318                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff48_reg[0]_CE_cooolgate_en_sig_310                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff76_reg[0]_CE_cooolgate_en_sig_204                                                       |                                                                                                                                                                  |                3 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff63_reg[0]_CE_cooolgate_en_sig_340                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff28_reg[0]_CE_cooolgate_en_sig_162                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff3_reg[0]_CE_cooolgate_en_sig_172                                                        |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/i___193_n_0                                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/i___140_n_0                                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/i___140_n_0                                                                                                                             |                                                                                                                                                                  |                6 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff105_reg[0]_CE_cooolgate_en_sig_78                                                       |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff62_reg[0]_CE_cooolgate_en_sig_338                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff41_reg[0]_CE_cooolgate_en_sig_296                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff82_reg[0]_CE_cooolgate_en_sig_218                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff50_reg[0]_CE_cooolgate_en_sig_314                                                       |                                                                                                                                                                  |                3 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff92_reg[0]_CE_cooolgate_en_sig_240                                                       |                                                                                                                                                                  |                3 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff23_reg[0]_CE_cooolgate_en_sig_152                                                       |                                                                                                                                                                  |                3 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff94_reg[0]_CE_cooolgate_en_sig_244                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff30_reg[0]_CE_cooolgate_en_sig_168                                                       |                                                                                                                                                                  |                3 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff96_reg[0]_CE_cooolgate_en_sig_248                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff42_reg[0]_CE_cooolgate_en_sig_298                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff12_reg[0]_CE_cooolgate_en_sig_128                                                       |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff59_reg[0]_CE_cooolgate_en_sig_332                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff111_reg[0]_CE_cooolgate_en_sig_92                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff101_reg[0]_CE_cooolgate_en_sig_70                                                       |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff84_reg[0]_CE_cooolgate_en_sig_222                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff93_reg[0]_CE_cooolgate_en_sig_242                                                       |                                                                                                                                                                  |                3 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff4_reg[0]_CE_cooolgate_en_sig_174                                                        |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff14_reg[0]_CE_cooolgate_en_sig_132                                                       |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff91_reg[0]_CE_cooolgate_en_sig_238                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff53_reg[0]_CE_cooolgate_en_sig_320                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff103_reg[0]_CE_cooolgate_en_sig_74                                                       |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff47_reg[0]_CE_cooolgate_en_sig_308                                                       |                                                                                                                                                                  |                5 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff5_reg[0]_CE_cooolgate_en_sig_176                                                        |                                                                                                                                                                  |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/cvt_en_reg_CE_cooolgate_en_sig_260                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bs_alu_algo_reg[0]_CE_cooolgate_en_sig_266                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_shift_value_reg[0]_CE_cooolgate_en_sig_264                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/last_dc0                                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/last_img1                                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bs_alu_shift_value_reg[0]_CE_cooolgate_en_sig_276                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/bn_alu_algo_reg[0]_CE_cooolgate_en_sig_270                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d0/cvt_en_reg_CE_cooolgate_en_sig_258                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[0]_CE_cooolgate_en_sig_349                                  |                                                                                                                                                                  |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/bn_alu_algo_reg[0]_CE_cooolgate_en_sig_262                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              7 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_algo_reg[0]_CE_cooolgate_en_sig_17                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                1 |              7 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/sg_dn_cnt_reg[0]_CE_cooolgate_en_sig_54                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/ra_d_reg[0]_0                                                                                                                |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data_reg[0]_CE_cooolgate_en_sig_8                                                                                          |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[4]                                                                                                                       |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data_reg[32]_CE_cooolgate_en_sig_12                                                                                        |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_arb/u_read_ig_arb/wt_left                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data_reg[40]_CE_cooolgate_en_sig_13                                                                                        |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[5]                                                                                                                       |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data_reg[56]_CE_cooolgate_en_sig_14                                                                                        |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d6                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d5                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d4                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d3                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d2                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d1                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_pipe_valid                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_data_remain_last_reg_en                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/layer_st                                                                           |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[3]                                                                                                                      |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/E[0]                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[1]                                                                                                                       |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[0]                                                                                                                       |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[7]                                                                                                                      |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[6]                                                                                                                      |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[3]                                                                                                                       |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[5]                                                                                                                      |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[4]                                                                                                                      |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg_i_23                                                                                                               |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[2]                                                                                                                      |                                                                                                                                                                  |                7 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[1]                                                                                                                      |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[0]                                                                                                                      |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data_reg[10]_CE_cooolgate_en_sig_9                                                                                         |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data_reg[16]_CE_cooolgate_en_sig_10                                                                                        |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data_reg[24]_CE_cooolgate_en_sig_11                                                                                        |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[2]                                                                                                                       |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d2                                                                                                                            |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_07_d2[7]_i_1_n_0                                                    |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_06_d2[7]_i_1_n_0                                                    |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_05_d2[7]_i_1_n_0                                                    |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_04_d2[7]_i_1_n_0                                                    |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_03_d2[7]_i_1_n_0                                                    |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_02_d2[7]_i_1_n_0                                                    |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_01_d2[7]_i_1_n_0                                                    |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_00_d2[7]_i_1_n_0                                                    |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[0]                                                                                                                |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_1_7_d0                                                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_0_0_d0[16]_i_1_n_0                                                        |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/flush_cycles_reg[0]_0[0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[7]                                                                                                                         |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[6]                                                                                                                         |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[5]                                                                                                                         |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[4]                                                                                                                         |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[3]                                                                                                                         |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[2]                                                                                                                         |                                                                                                                                                                  |                6 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[4]                                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[2]                                                                                                                |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_data_remain_reg_en                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/wt_data_remain_reg[63]                                                             |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[1]                                                                                                                         |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_byte_last_reg_en                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/dec_input_pipe_valid                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[7]                                                                                                                |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[6]                                                                                                                |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[5]                                                                                                                |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[4]                                                                                                                |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[3]                                                                                                                |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_mask_en_d1                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[1]                                                                                                                |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[0]                                                                                                                |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[7]                                                                                                                |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[6]                                                                                                                |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[5]                                                                                                                |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[4]                                                                                                                |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[3]                                                                                                                |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[2]                                                                                                                |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[1]                                                                                                                |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[63]_i_1__0_n_0                                          |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[55]_i_1__0_n_0                                          |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[47]_i_1__0_n_0                                          |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[39]_i_1__0_n_0                                          |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[31]_i_1__0_n_0                                          |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[23]_i_1__0_n_0                                          |                6 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[15]_i_1__0_n_0                                          |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_count_p                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/wr_count                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_1__0_n_0                                           |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data159_out                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data158_out                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data157_out                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data156_out                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data155_out                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data154_out                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data153_out                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data1                                                                                                                 |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_1__0_n_0                                           |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data1                                                                                                                 |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_1__0_n_0                                           |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[63]_i_1__0_n_0                                          |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[55]_i_1__0_n_0                                          |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[47]_i_1__0_n_0                                          |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[39]_i_1__0_n_0                                          |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[31]_i_1__0_n_0                                          |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[23]_i_1__0_n_0                                          |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[15]_i_1__0_n_0                                          |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[63]_i_1__0_n_0                                          |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data151_out                                                                                                           |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data150_out                                                                                                           |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data149_out                                                                                                           |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data148_out                                                                                                           |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data147_out                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data146_out                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data145_out                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data1                                                                                                                 |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg017_out                                                                                                     |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[39]_i_1__0_n_0                                          |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[31]_i_1__0_n_0                                          |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[23]_i_1__0_n_0                                          |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[15]_i_1__0_n_0                                          |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_1_in52_in                                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                7 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_1_in44_in                                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                7 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_1_in                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_pvld_reg_n_0                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                8 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[47]_i_1__0_n_0                                          |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg015_out                                                                                                     |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg019_out                                                                                                     |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg013_out                                                                                                     |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0114_out                                                                                                    |                                                                                                                                                                  |                6 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0113_out                                                                                                    |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0111_out                                                                                                    |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg01                                                                                                          |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[7]                                                                                                                       |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data164_out                                                                                                           |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[55]_i_1__0_n_0                                          |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[47]_i_1__0_n_0                                          |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[39]_i_1__0_n_0                                          |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[31]_i_1__0_n_0                                          |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[23]_i_1__0_n_0                                          |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[15]_i_1__0_n_0                                          |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data166_out                                                                                                           |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data165_out                                                                                                           |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[6]                                                                                                                       |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data163_out                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data162_out                                                                                                           |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data161_out                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data160_out                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data1                                                                                                                 |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_1__0_n_0                                           |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[63]_i_1__0_n_0                                          |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[55]_i_1__0_n_0                                          |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[39]_i_1_n_0                                             |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data147_out                                                                                                           |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data148_out                                                                                                           |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data149_out                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data150_out                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data151_out                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                7 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[15]_i_1_n_0                                             |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[23]_i_1_n_0                                             |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[31]_i_1_n_0                                             |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data146_out                                                                                                           |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[47]_i_1_n_0                                             |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[55]_i_1_n_0                                             |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[63]_i_1_n_0                                             |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_1_n_0                                              |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data1                                                                                                                 |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data132_out                                                                                                           |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data134_out                                                                                                           |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data136_out                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data138_out                                                                                                           |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[23]_i_1_n_0                                             |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data153_out                                                                                                           |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data154_out                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data155_out                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data156_out                                                                                                           |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data157_out                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data158_out                                                                                                           |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data159_out                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[15]_i_1_n_0                                             |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data140_out                                                                                                           |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[31]_i_1_n_0                                             |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[39]_i_1_n_0                                             |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[47]_i_1_n_0                                             |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[55]_i_1_n_0                                             |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[63]_i_1_n_0                                             |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_1_n_0                                              |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data1                                                                                                                 |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data145_out                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[7]                                                                                                        |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[63][0]                                                                                                       |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[7][0]                                                                                                        |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[0]                                                                                                           |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[1]                                                                                                        |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[2]                                                                                                        |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[3]                                                                                                        |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[4]                                                                                                        |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[5]                                                                                                        |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[6]                                                                                                        |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[55][0]                                                                                                       |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[15][0]                                                                                                        |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[23][0]                                                                                                        |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[31][0]                                                                                                        |                                                                                                                                                                  |                6 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[39][0]                                                                                                        |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[47][0]                                                                                                        |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[55][0]                                                                                                        |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[63][0]                                                                                                        |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[7][0]                                                                                                         |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data120_out                                                                                                                |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[6]                                                                                                 |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data142_out                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data143_out                                                                                                           |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_sel_reg_n_0_[0]                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[0]                                                                                                 |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_dat_pvld                                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[2]                                                                                                 |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[3]                                                                                                 |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[4]                                                                                                 |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[5]                                                                                                 |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data1                                                                                                                 |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[7]                                                                                                 |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_wt_pvld                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/p_0_in                                                                                                                        |                                                                                                                                                                  |                6 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[15][0]                                                                                                       |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[23][0]                                                                                                       |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[39][0]                                                                                                       |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[31][0]                                                                                                       |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[47][0]                                                                                                       |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[6]                                                                                                                      |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l0_en                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask1                                                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_vld_d1_w                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[0]                                                                                                                      |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[1]                                                                                                                      |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[2]                                                                                                                      |                                                                                                                                                                  |                6 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[3]                                                                                                                      |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[4]                                                                                                                      |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[5]                                                                                                                      |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l0_ori_en                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[7]                                                                                                                      |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[0]                                                                                                                       |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[1]                                                                                                                       |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[2]                                                                                                                       |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[3]                                                                                                                       |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[4]                                                                                                                       |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[5]                                                                                                                       |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[6]                                                                                                                       |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[7]                                                                                                                       |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[0]                                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[7]                                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[6]                                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[5]                                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank2_ram0_rd_en_d1                                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[3]                                                                                                                           |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/M_reg_0_63_0_2_i_1__0_n_0                                                                                                     |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/M_reg_64_127_0_2_i_1__0_n_0                                                                                                   |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[2]                                                                                                                           |                                                                                                                                                                  |                6 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[1]                                                                                                                           |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg01                                                                                                          |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l3_ori_en                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l3_en                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l2_ori_en                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l2_en                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l1_ori_en                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l1_en                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_0_2_i_1__1_n_0                                                                                                     |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_64_127_0_2_i_1__1_n_0                                                                                                   |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                7 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_1_n_0                                              |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data1                                                                                                                 |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data160_out                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data161_out                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data162_out                                                                                                           |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data163_out                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data164_out                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data165_out                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data166_out                                                                                                           |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[63]_i_1_n_0                                             |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[15]_i_1_n_0                                             |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[23]_i_1_n_0                                             |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[31]_i_1_n_0                                             |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[39]_i_1_n_0                                             |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[47]_i_1_n_0                                             |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[55]_i_1_n_0                                             |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[63]_i_1_n_0                                             |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_1_n_0                                              |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_1_in44_in                                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                8 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0111_out                                                                                                    |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0113_out                                                                                                    |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0114_out                                                                                                    |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg013_out                                                                                                     |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg019_out                                                                                                     |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg015_out                                                                                                     |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg017_out                                                                                                     |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_pvld_reg_n_0                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_1_in                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                7 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask[0]                                                                                                                            |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_1_in52_in                                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                7 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[15]_i_1_n_0                                             |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[23]_i_1_n_0                                             |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[31]_i_1_n_0                                             |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[39]_i_1_n_0                                             |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[47]_i_1_n_0                                             |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[55]_i_1_n_0                                             |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7_reg[0]_CE_cooolgate_en_sig_50                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7[7]_i_1_n_0                                              |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank15_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[63][0]                                                                                                        |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count2_reg[1]_CE_cooolgate_en_sig_56                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/p_0_in                                                                                                                        |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/rsv_height_reg[0]_CE_cooolgate_en_sig_34                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d0/pixel_x_offset_reg[0]_CE_cooolgate_en_sig_28                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1_reg[0]_CE_cooolgate_en_sig_64                                                                                              |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[7][0]                                                                                                         |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[15][0]                                                                                                       |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[23][0]                                                                                                       |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[31][0]                                                                                                       |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank15_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[39][0]                                                                                                       |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[55][0]                                                                                                        |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[47][0]                                                                                                        |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram1_rd_en_d1                                                                                                                           |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[47][0]                                                                                                       |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[6]                                                                                                 |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0_reg[0]_CE_cooolgate_en_sig_36                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0[7]_i_1_n_0                                              |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6_reg[0]_CE_cooolgate_en_sig_48                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6[7]_i_1_n_0                                              |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/arb_weight_reg[0]_CE_cooolgate_en_sig_52                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[0]                                                                                                 |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[3]                                                                                                 |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/clk_mgated                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/E[0]                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                 | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                      |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank7_ram1_rd_en_d1                                                                                                                           |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[5]                                                                                                 |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1_reg[0]_CE_cooolgate_en_sig_38                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1[7]_i_1_n_0                                              |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[7]                                                                                                 |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/pixel_x_offset_reg[0]_CE_cooolgate_en_sig_32                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank13_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank13_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank14_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank14_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_wt_pvld                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank7_ram0_rd_en_d1                                                                                                                           |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/data_left_mask_reg[0]_CE_cooolgate_en_sig_60                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[0]_CE_cooolgate_en_sig_62                                                                                              |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank1_ram1_rd_en_d1                                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank1_ram0_rd_en_d1                                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank18_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank6_ram0_rd_en_d1                                                                                                                           |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[5]                                                                                                        |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[6]                                                                                                        |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank5_ram1_rd_en_d1                                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank16_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[7]                                                                                                        |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[15][0]                                                                                                        |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank5_ram0_rd_en_d1                                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4_reg[0]_CE_cooolgate_en_sig_44                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4[7]_i_1_n_0                                              |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank18_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count3_reg[1]_CE_cooolgate_en_sig_58                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank4_ram1_rd_en_d1                                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[31][0]                                                                                                        |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[39][0]                                                                                                        |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[55][0]                                                                                                       |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3_reg[0]_CE_cooolgate_en_sig_42                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3[7]_i_1_n_0                                              |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank4_ram0_rd_en_d1                                                                                                                           |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[63][0]                                                                                                       |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg[7][0]                                                                                                        |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2_reg[0]_CE_cooolgate_en_sig_40                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2[7]_i_1_n_0                                              |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[0]                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[4]                                                                                                 |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[1]                                                                                                        |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/wt_pre_data_reg[23][0]                                                                                                        |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[2]                                                                                                        |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[3]                                                                                                        |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank6_ram1_rd_en_d1                                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[4]                                                                                                        |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank16_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/p_0_in49_in                                                                                                                      |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank30_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank2_ram1_rd_en_d1                                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank8_ram1_rd_en_d1                                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk_mgated                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/E[0]                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk_mgated                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_count                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram1_rd_en_d1                                                                                                                           |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram0_rd_en_d1                                                                                                                           |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/tail1_reg[7]_0                                                                                                     |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram1_rd_en_d1                                                                                                                           |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/tail0_reg[0]                                                                                                       |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d0/rsv_height_reg[0]_CE_cooolgate_en_sig_30                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram0_rd_en_d1                                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank29_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/p_0_in46_in                                                                                                                      |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_sel_reg_n_0_[0]                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                8 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data143_out                                                                                                           |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank10_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/ra_d_reg[0]_0                                                                                                                |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                              |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank10_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/wr_count                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data142_out                                                                                                           |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data140_out                                                                                                           |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data138_out                                                                                                           |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data136_out                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank30_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank31_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank31_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank8_ram0_rd_en_d1                                                                                                                           |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank24_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data134_out                                                                                                           |                                                                                                                                                                  |                5 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank24_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram0_rd_en_d1                                                                                                                           |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data132_out                                                                                                           |                                                                                                                                                                  |                4 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_dat_pvld                                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[2]                                                                                                 |                                                                                                                                                                  |                8 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank12_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/clk_mgated                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/wr_count                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank27_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank27_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank29_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank12_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                3 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank26_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank26_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5_reg[0]_CE_cooolgate_en_sig_46                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5[7]_i_1_n_0                                              |                4 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram1_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram0_rd_en_d1                                                                                                                          |                                                                                                                                                                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/skip_weight_rls_reg[0]                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/E[0]                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/flying_mode_reg_0[0]                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/nvdla_cdma_d_misc_cfg_0_wren                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/E[0]                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/flying_mode_reg[0]                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/credit_cnt_reg[0][0]                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |              9 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_rcv_gate/p_clkgate/wr_clk_strict_rcv_gated                                  |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                     |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/nvdla_cdma_d_misc_cfg_0_wren_0                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bn_mul_src_reg[0]                                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_format_reg_0[0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_format_reg[0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |              9 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_take_n_dly[3]_i_2_n_0                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/lat_cnt_cur_reg[0]_CE_cooolgate_en_sig_26                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                3 |              9 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd2_credits[8]_i_1_n_0                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/lat_cnt_cur_reg[0]_CE_cooolgate_en_sig_25                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/NV_NVDLA_SDP_HL11_net                                                                                               |                                                                                                                                                                  |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bn_mul_src_reg_0[0]                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                     |                4 |              9 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/cq_rd_count1_reg[0][0]                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                2 |              9 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/E[0]                                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bs_mul_src_reg[0]                                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bs_mul_src_reg_0[0]                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              9 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_wr_count                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                2 |              9 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/rd_count_p_reg[7][0]                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/NV_NVDLA_SDP_HL11_net_1                                                                                             |                                                                                                                                                                  |                2 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/E[0]                                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                3 |              9 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/pad_top_reg[0][0]                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/pad_top_reg[0]_0[0]                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/weight_height_ext_reg[0]_0[0]                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/weight_bank_reg[0][0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/y_dilation_ext_reg[0][0]                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                            |                3 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/y_dilation_ext_reg[0]_0[0]                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/weight_bank_reg[0]_0[0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/weight_height_ext_reg[0][0]                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/data_bank_reg[4]_0[0]                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_truncate_reg[9]_0[0]                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_slope_shift_0_wren                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/data_bank_reg[4][0]                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_slope_shift_0_wren                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |             10 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid                            |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                2 |             10 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits0                                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                4 |             10 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits0                                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                4 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_truncate_reg[9][0]                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/cfgrom_req_pvld                                                                                                                         |                                                                                                                                                                  |                2 |             11 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2cfgrom_req_pvld                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_intr_d_reg                               |                2 |             11 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c_0                                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |             11 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             11 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/i___105_n_0                                                                                                                             |                                                                                                                                                                  |                3 |             11 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c[10]_i_1__2_n_0                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |             11 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/E[0]                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |             11 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/in_rt_dat_pd_d1_reg[5]_0[0]                                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                7 |             11 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/E[0]                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |             11 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/E[0]                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |             11 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/status2dma_fsm_switch                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |             11 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d21                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                7 |             11 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr[9]_i_1_n_0                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/in_rt_wt_sel_d1_reg[0][0]                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d6                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_wt_b_sel_reg[0][0]                                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/channel_up_cnt_reg[2][0]                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/ingress_valid                                                                                                                   | base_zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                  |                2 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/rls_slices_reg[0]_0[0]                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/rls_slices_reg[0][0]                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d4                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                           |                                                                                                                                                                  |                2 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/E[0]                                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                  |                4 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d5                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d1                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_CE_cooolgate_en_sig_21                                       |                                                                                                                                                                  |                2 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                          |                                                                                                                                                                  |                2 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d2                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d3                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pvld_d3                                                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/dma_rsp_size_cnt_reg[4][0]                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/in_rt_wt_sel_d1_reg[0]_0[0]                                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_pipe_valid_d2                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d21                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                9 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   |                                                                                                                                                                                                                         |                                                                                                                                                                  |               11 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/grains_reg[11][0]                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/grains_reg[11]_0[0]                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   |                                                                                                                                                                                                                         |                                                                                                                                                                  |               11 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_pd1                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_p0_addr_d1_reg[7][0]                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pvld_d2                                                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d21                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid                            |                                                                                                                                                                                                                         |                                                                                                                                                                  |                4 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pvld_d1                                                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/in_rt_dat_pd_d1_reg[5][0]                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                7 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d21                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                7 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pvld                                                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             12 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0[12]_i_1__0_n_0                                                                                                |                                                                                                                                                                  |                5 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2[12]_i_1_n_0                                                                                      |                                                                                                                                                                  |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/weight_kernel_reg[12]_0[0]                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3[12]_i_1_n_0                                                                                      |                                                                                                                                                                  |                4 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/p_25_in                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/dataout_channel_reg[12]_0[0]                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/count_w_reg[12]                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/spt_size_reg[0]                                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/count_h                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1[12]_i_1_n_0                                                                                      |                                                                                                                                                                  |                2 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0[12]_i_1_n_0                                                                                      |                                                                                                                                                                  |                3 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/sg2wl_pd_reg[0][0]                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/count_w_reg[12]                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/count_h                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/count_h_reg[0]                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/dataout_h_up_cnt_reg[0][0]                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/dataout_channel_reg[12][0]                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/E[0]                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/height_reg[12][0]                                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/height_reg[12]_0[0]                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/height_reg[12][0]                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/flying_mode_reg[0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/channel_reg[12]_0[0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/channel_reg[12][0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                     |                                                                                                                                                                  |                4 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_height_en                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/width_reg[12][0]                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/skid_flop_dmaif_rd_req_pd0                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dataout_w_cnt_reg_en                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/dataout_channel_reg[0][0]                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/u_dfifo/cmd_en0                                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                        |                                                                                                                                                                  |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/dataout_channel_reg[0]_0[0]                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                      |                                                                                                                                                                  |                2 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/weight_kernel_reg[12][0]                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/height_reg[12]_0[0]                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/width_reg[12][0]                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/width_reg[12]_0[0]                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_channel_reg[12]_0[0]                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_channel_reg[12][0]                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/count_h_reg[0]                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/datain_channel_ext_reg[0][0]                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/width_reg[12]_0[0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/channel_op_cnt[12]_i_1_n_0                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/channel_reg[12]_0[0]                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/channel_reg[12][0]                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1[12]_i_1__0_n_0                                                                                                |                                                                                                                                                                  |                4 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2[12]_i_1__0_n_0                                                                                                |                                                                                                                                                                  |                3 |             13 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3[12]_i_1__0_n_0                                                                                                |                                                                                                                                                                  |                3 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/datain_channel_ext_reg[0]_0[0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                7 |             13 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/req_pd_reg[0]_1[0]                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/rd_popping                                                                                               |                                                                                                                                                                  |                3 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_w_cnt_reg_en                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/req_atm_cnt_1_reg[0][0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/req_atm_cnt_0_reg[0][0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/req_atm_cnt_2_reg[0][0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/req_atm_cnt_3_reg[0][0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/slices_avl_reg[0][0]                                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/pre_reg_en                                                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_ch[2]_i_1_n_0                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_height_cnt_d1[0]_i_1_n_0                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_reg_en_1                                                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/cmac_b_req_pvld                                                                                                                         |                                                                                                                                                                  |                2 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_h_cnt_reg_en                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/cmac_a_req_pvld                                                                                                                         |                                                                                                                                                                  |                2 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_w_ori_reg_en                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_en                                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/NV_NVDLA_SDP_MR3_net_31                                                                                  |                                                                                                                                                                  |                4 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/NV_NVDLA_SDP_MR3_net_30                                                                                  |                                                                                                                                                                  |                5 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/layer_st_1                                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/NV_NVDLA_SDP_MR3_net_29                                                                                  |                                                                                                                                                                  |                4 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/sel                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/NV_NVDLA_SDP_MR3_net_28                                                                                  |                                                                                                                                                                  |                4 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_1_addr_en                                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/c_bias_d1_reg_en                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_2_addr_en                                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/entries_reg[0]_0[0]                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_addr_last_reg_en                                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_addr_reg_en                                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_valid                                                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/entries_reg[13][0]                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                2 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/entries_reg[13]_0[0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/entries_reg[0][0]                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_0_addr_en                                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/i___67_n_0                                                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/req_pd_reg[0]_2[0]                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/p_1_in                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/E[0]                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/cdma2buf_wt_wr_data_reg[0][0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             14 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd_spt_size_reg[0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |             14 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/status2dma_wr_idx_reg[14][0]                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/status2dma_valid_entries_reg[14]_2[0]                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/dout_r_reg[14]_0                                                                                             |                                                                                                                                                                  |                3 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/NV_NVDLA_MCIF_R29_net_17                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                4 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/img_entry_onfly_en                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/NV_NVDLA_MCIF_R26_net_19                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                4 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_wt_rls_entries_d11                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rls_cnt[14]_i_1_n_0                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/count_req_reg[14]                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axi_protocol_co1_net                                                                           |                                                                                                                                                                  |                3 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_base_en                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_h_offset_en                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rls_updt                                                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_c_cnt_reg_en                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_w_offset_en                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_planar0_en                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_planar1_en                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd0                                                                                       |                                                                                                                                                                  |                3 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/count_req_reg[14]                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/kernels_avl_reg[0][0]                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/last_weight_entries_reg[14][0]                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                2 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/dc_entry_onfly0                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_entry_st1                                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff3[19]_i_1_n_0                                                                                                         |                                                                                                                                                                  |                3 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff2[19]_i_1_n_0                                                                                                         |                                                                                                                                                                  |                4 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/wt_entry_st_reg[14][0]                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff1[19]_i_1_n_0                                                                                                         |                                                                                                                                                                  |                3 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc_wt_entries_reg[0][0]                                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0_reg[0]                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0[19]_i_1_n_0                                                                                                         |                                                                                                                                                                  |                4 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/E[0]                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_exec_valid_d1                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/E[0]                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/E[0]                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rls                                                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |             15 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/entries_reg_en                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             15 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_p0_addr_d1_reg[7][0]                                                                           |                                                                                                                                                                  |                6 |             16 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_sft_d3_en                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_l2_sft_d3[15]_i_1_n_0                                                      |                5 |             16 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_sft_d2_en                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_l1_sft_d2[15]_i_1_n_0                                                      |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_valid                                                                                                                       |                                                                                                                                                                  |                3 |             16 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_sft_d2_en                                                                                                                         |                                                                                                                                                                  |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd[27]_i_1_n_0                                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_intr_d_reg                               |                2 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/pad_value_reg[0]_0[0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                7 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/dat_cbuf_flush_vld_w                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dlv_data_avl1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_mul_cvt_scale_reg[15]_0[0]                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_cbuf_flush_vld_w                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bs_alu_operand_reg[15]_0[0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/cvt_scale_reg[15][0]                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |             16 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_ch_ori_reg_en                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |             16 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             16 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/wt_byte_avl_reg[7][0]                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/pad_value_reg[15]_0[0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/pad_value_reg[15][0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bs_mul_operand_reg[15]_0[0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bs_mul_operand_reg[15][0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             16 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_w_cnt_reg_en                                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |             16 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_w_ori_reg_en                                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/rsp_vld                                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/mcif2csb_resp_pd[31]_i_1_n_0                                                     |                5 |             16 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/E[0]                                                                                                                             |                                                                                                                                                                  |                5 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/rsp_vld                                                                                                                                 |                                                                                                                                                                  |                5 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                         |                                                                                                                                                                  |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_outstanding_cnt_0_wren                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                2 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_csb/u_reg/nvdla_glb_s_intr_mask_0_wren                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_intr_d_reg                               |                2 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bn_alu_operand_reg[15][0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bn_alu_operand_reg[15]_0[0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bs_alu_operand_reg[15][0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bn_mul_operand_reg[15][0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/pad_value_reg[0][0]                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/bn_mul_operand_reg[15]_0[0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/cvt_scale_reg[15][0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_mul_cvt_scale_reg[15][0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             16 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_vld_d2                                                                                                                        |                                                                                                                                                                  |                7 |             16 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_data_updt                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             16 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/mn_mask_uv_lo_d1[7]_i_1_n_0                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_alu_cvt_scale_reg[15]_0[0]                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             16 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/mn_mask_uv_hi_d1[7]_i_1_n_0                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_alu_cvt_scale_reg[15][0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/cvt_scale_reg[15]_0[0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/address_i[31]_i_1_n_0                                                                                                                   | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/RVALID_i_reg_0                                                                   |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/cvt_scale_reg[15]_0[0]                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/cvt_offset_reg[15][0]                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/cvt_offset_reg[15]_0[0]                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             16 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d2                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/wt_data_stored_reg[0][0]                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             17 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d5                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_csb/NV_NVDLA_GLB_cs_net_4                                                                                                                    |                                                                                                                                                                  |                5 |             17 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d4                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             17 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/wt_cbuf_wr_idx_reg[0][0]                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |             17 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/wt_wr_dmatx_cnt_reg_0_sn_1                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             17 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d3                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                             |                                                                                                                                                                  |                5 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_data_avl1                                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_csb/glb2csb_resp_valid                                                                                                                       |                                                                                                                                                                  |                3 |             17 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d1                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             17 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_pipe_valid_d1                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/E[0]                                                                                                                                    | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/RVALID_i_reg_0                                                                   |                5 |             17 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_pipe_valid                                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd0                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/skid_flop_cmux2dp_pd_reg[15]                         |                3 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                            |                                                                                                                                                                  |                5 |             17 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/byte_per_kernel_reg[17]_0[0]                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             18 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/byte_per_kernel_reg[17][0]                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                4 |             18 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/NV_NVDLA_SDP_HL10_net_5                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/NV_NVDLA_SDP_HL10_net_7                                      |                5 |             18 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/NV_NVDLA_SDP_HL10_net_6                                                                                             |                                                                                                                                                                  |                5 |             18 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/i___70_n_0                                                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             18 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d1                                                                                                                 |                                                                                                                                                                  |                5 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[0]                                                                                                   |                                                                                                                                                                  |                5 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/out_rt_mask_d1_reg[2][0]                                                                                                      |                                                                                                                                                                  |                7 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d2                                                                                                                 |                                                                                                                                                                  |                8 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/pp_pvld_d0_d1_reg[0]                                                                                                         |                                                                                                                                                                  |                5 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/status_update                                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                3 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1                                                                                                                 |                                                                                                                                                                  |                7 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1                                                                                                                 |                                                                                                                                                                  |                3 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_p1_burst_cnt_reg[0][0]                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/pp_pvld_d0_d1_reg_0[0]                                                                                                       |                                                                                                                                                                  |                5 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/stripe_up_cnt_reg[3][0]                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d2                                                                                                                 |                                                                                                                                                                  |                8 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/out_rt_mask_d1_reg[3][0]                                                                                                      |                                                                                                                                                                  |                6 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/pp_pvld_d0_d1_reg[0]                                                                                                         |                                                                                                                                                                  |                5 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/layer_st                                                                                                                                 |                                                                                                                                                                  |                6 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/E[0]                                                                                                                         |                                                                                                                                                                  |                5 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d2                                                                                                                 |                                                                                                                                                                  |                4 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/out_rt_mask_d1_reg[2][0]                                                                                                      |                                                                                                                                                                  |                7 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d1                                                                                                                 |                                                                                                                                                                  |                7 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d2                                                                                                                 |                                                                                                                                                                  |                8 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/p_0_in                                                                                                                       |                                                                                                                                                                  |                3 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[3]                                                                                                   |                                                                                                                                                                  |                3 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/out_rt_mask_d1_reg[3][0]                                                                                                      |                                                                                                                                                                  |                3 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[2]                                                                                                   |                                                                                                                                                                  |                4 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[2]                                                                                                   |                                                                                                                                                                  |                6 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d2                                                                                                                 |                                                                                                                                                                  |                7 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[3]                                                                                                   |                                                                                                                                                                  |                4 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d1                                                                                                                 |                                                                                                                                                                  |                6 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d2                                                                                                                 |                                                                                                                                                                  |                8 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d2                                                                                                                 |                                                                                                                                                                  |                7 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/p_0_in                                                                                                                       |                                                                                                                                                                  |                3 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d1                                                                                                                 |                                                                                                                                                                  |                6 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/out_mask[0]                                                                                                                   |                                                                                                                                                                  |                5 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/pp_pvld_d0_d1_reg_1[0]                                                                                                       |                                                                                                                                                                  |                5 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d1                                                                                                                 |                                                                                                                                                                  |                8 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d2                                                                                                                 |                                                                                                                                                                  |                7 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d1                                                                                                                 |                                                                                                                                                                  |                6 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/out_mask[0]                                                                                                                   |                                                                                                                                                                  |                8 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/E[0]                                                                                                                         |                                                                                                                                                                  |                5 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/out_rt_mask_d1_reg[1][0]                                                                                                      |                                                                                                                                                                  |                7 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/pp_pvld_d0_d1_reg_1[0]                                                                                                       |                                                                                                                                                                  |                5 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/pp_pvld_d0_d1_reg_0[0]                                                                                                       |                                                                                                                                                                  |                5 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[0]                                                                                                   |                                                                                                                                                                  |                7 |             19 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/out_rt_mask_d1_reg[1][0]                                                                                                      |                                                                                                                                                                  |                5 |             19 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/rsv_per_line_reg[9][0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             20 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/rsv_per_line_reg[9]_0[0]                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             20 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/group_up_cnt_reg[0][0]                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |             21 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_sum_07_d1                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                3 |             21 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/atomics_reg[0]_0[0]                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             21 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/atomics_reg[0][0]                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |             21 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               10 |             22 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             22 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_vld                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             22 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/pad_left_reg[4]_0[0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               12 |             22 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/pad_left_reg[4][0]                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               12 |             22 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d3                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             23 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d2                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             23 |
| ~base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         |                                                                                                                                                                  |               13 |             23 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d4                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |             23 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d1                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             23 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d6                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             23 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_pipe_valid_d1                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |             23 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d5                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |             23 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                5 |             23 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/op_en_d0                                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             23 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_vld_d3                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             23 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_wr_en_d1                                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             23 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_vld_d4                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             23 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/line_stride_reg[23]_0[0]                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             24 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               11 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/line_stride_reg[23][0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/surf_stride_reg[23][0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |             24 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/pk_rsp_wr_w_offset_ori_en                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/surf_stride_reg[23]_0[0]                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_info_0_wren                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             24 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/cvt_out_pad_mask_d1_reg[0]                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             25 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/layer_st                                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             25 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_width_ext_reg[12]_0[0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_width_reg[12][0]                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/datain_height_ext_reg[0][0]                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                8 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_width_reg[12]_0[0]                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/dataout_height_reg[0]_0[0]                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                7 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/dataout_height_reg[0][0]                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/datain_height_ext_reg[0]_0[0]                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                9 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_width_ext_reg[12][0]                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/dataout_width_reg[12]_0[0]                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/dataout_width_reg[12][0]                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                4 |             26 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/pixel_planar1_width_burst_reg[0][0]                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             26 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/wt_fetched_cnt1                                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             26 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               10 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/weight_kernel_reg[0][0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/weight_kernel_reg[0]_0[0]                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                8 |             26 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/E[0]                                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |             27 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dataout_w_ori_reg_en                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                7 |             27 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2glb_req_pvld                                                                                                                        |                                                                                                                                                                  |                5 |             27 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/glb_req_pvld                                                                                                                            |                                                                                                                                                                  |                5 |             27 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/wmb_bytes_reg[0][0]                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                9 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/wmb_bytes_reg[0]_0[0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                9 |             28 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr1                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/wmb_bytes_reg[27]_0[0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               12 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/wmb_bytes_reg[27][0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               13 |             28 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_pvld_d3                                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               10 |             28 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_pvld_d2                                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                7 |             28 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_pvld_d1                                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                7 |             28 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/sg2dl_pvld_reg[0]                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                9 |             28 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d5                                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                9 |             28 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d4                                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                9 |             28 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d3                                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                9 |             28 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d2                                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               11 |             28 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d1                                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                8 |             28 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/dl_in_pvld_d1_reg[0]                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               10 |             28 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/E[0]                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             29 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/last_entries_reg[0][0]                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                8 |             29 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/req_addr_base_reg[0][0]                                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               10 |             29 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/pre_reg_en_d2_g0                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             29 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/pre_reg_en_d2_g1                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             29 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_addr_batch_base0                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             29 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_addr_ch_base0                                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             29 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf[28]_i_1__0_n_0                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             29 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/req_addr_grain_base_reg[28][0]                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             29 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/base_addr_line_reg[0]_0[0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             29 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/base_addr_line_reg[28][0]                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             29 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/base_addr_surf_reg[28]                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/pipe_skid_bpt2arb_req_pd0                                                                                           |                                                                                                                                                                  |                8 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/pipe_skid_bpt2arb_req_pd0                                                                                           |                                                                                                                                                                  |                8 |             29 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/base_addr_line_reg[0][0]                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             29 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/base_addr_surf_reg[0][0]                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p2/pipe_skid_bpt2arb_req_pd0                                                                                           |                                                                                                                                                                  |                8 |             29 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p3/pipe_skid_bpt2arb_req_pd0                                                                                           |                                                                                                                                                                  |                8 |             29 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_p1_burst_offset_reg[0][0]                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             29 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff2[32]_i_1__0_n_0                                                                                                     |                                                                                                                                                                  |               10 |             30 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[14]_0                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                9 |             30 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_force_fetch_d1_reg_0                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                8 |             30 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               16 |             30 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0[32]_i_1__0_n_0                                                                                                     |                                                                                                                                                                  |               10 |             30 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff1[32]_i_1__0_n_0                                                                                                     |                                                                                                                                                                  |                9 |             30 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff3[32]_i_1__0_n_0                                                                                                     |                                                                                                                                                                  |               10 |             30 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___3_n_0                                                                   |                                                                                                                                                                  |                7 |             31 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                      | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                8 |             31 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                  |                                                                                                                                                                  |                8 |             31 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/sc_util_v1_0_2_6_net_3                                       | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |                8 |             31 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_sft_d3_en                                                                                                                         |                                                                                                                                                                  |                7 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_sft_d1_en                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_l0_sft_d1[31]_i_1_n_0                                                      |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/wmb_addr_low_reg[31][0]                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               13 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/wgs_addr_low_reg[31]_0[0]                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               12 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/wgs_addr_low_reg[31][0]                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               16 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/wgs_addr_high_reg[31]_0[0]                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               17 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/wgs_addr_high_reg[31][0]                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               14 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/wmb_addr_high_reg[31][0]                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               15 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/weight_bytes_reg[31]_0[0]                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               12 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/weight_bytes_reg[31][0]                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/cdma2csb_resp_valid                                                                                                                 |                                                                                                                                                                  |                8 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/E[0]                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/cdma2csb_resp_pd[31]_i_1_n_0                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/wmb_addr_low_reg[31]_0[0]                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               15 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/cya_reg[0][0]                                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               12 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/cya_reg[0]_0[0]                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               11 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/stl_cnt_cur_reg[0][0]                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/src_line_stride_reg[31]_0[0]                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/dlv_data_reg[63]                                            |                7 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/dlv_data_reg[31]                                            |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/surf_stride_reg[31]_0[0]                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               12 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_end_0_wren                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/cvt_sat_cvt_sat_cnt_cur_reg[31][0]                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/stl_cnt_cur_reg[0][0]                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/surf_stride_reg[31][0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_valid                                                                                                           |                                                                                                                                                                  |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd[31]_i_1_n_0                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/src_surface_stride_reg[31]_0[0]                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/src_surface_stride_reg[31][0]                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/dlv_data_reg[95]                                            |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/src_line_stride_reg[31][0]                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/src_base_addr_low_reg[31]_0[0]                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/src_base_addr_low_reg[31][0]                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/src_base_addr_high_reg[31]_0[0]                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/src_base_addr_high_reg[31][0]                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/ew_surface_stride_reg[31]_0[0]                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/i_final_vld                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/out_final_data[31]_i_1__6_n_0                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/ew_surface_stride_reg[31][0]                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/ew_line_stride_reg[31]_0[0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/ew_line_stride_reg[31][0]                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/i_final_vld                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/out_final_data[31]_i_1__5_n_0                               |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/cvt_offset_reg[31][0]                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dst_batch_stride_reg[31]_0[0]                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dst_batch_stride_reg[31][0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/weight_addr_high_reg[31][0]                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dst_base_addr_low_reg[31]_0[0]                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/uv_line_stride_reg[31]_0[0]                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/sat_reg_en                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                5 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_out/pipe_skid_arb_out_pd0                                                                                              |                                                                                                                                                                  |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dst_base_addr_low_reg[31][0]                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dst_base_addr_high_reg[31]_0[0]                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dst_base_addr_high_reg[31][0]                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/cvt_offset_reg[31]_0[0]                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                5 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/ew_batch_stride_reg[31]_0[0]                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_start_0_wren                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_slope_scale_0_wren                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_end_0_wren                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_start_0_wren                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/uv_line_stride_reg[31][0]                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_slope_scale_0_wren                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/dlv_data_reg[255]                                           |                4 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/dlv_data_reg[223]                                           |                5 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/dlv_data_reg[191]                                           |                5 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/dlv_data_reg[159]                                           |                6 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/dlv_data_reg[127]                                           |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bn_surface_stride_reg[31][0]                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/skid_flop_axi_cmd_pd0                                                                                               |                                                                                                                                                                  |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/mean_ry_reg[15][0]                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               12 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/mean_bv_reg[15]_0[0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/mean_bv_reg[15][0]                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/line_stride_reg[31]_0[0]                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/bpt2arb_cmd_accept                                                                                                |                                                                                                                                                                  |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bs_base_addr_low_reg[31][0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/line_stride_reg[31][0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bs_base_addr_high_reg[31]_0[0]                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bs_base_addr_high_reg[31][0]                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bn_surface_stride_reg[31]_0[0]                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/mean_ry_reg[15]_0[0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               14 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bn_line_stride_reg[31]_0[0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bn_line_stride_reg[31][0]                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bn_batch_stride_reg[31][0]                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bn_base_addr_low_reg[31]_0[0]                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bn_batch_stride_reg[31]_0[0]                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bn_base_addr_low_reg[31][0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bn_base_addr_high_reg[31]_0[0]                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bn_base_addr_high_reg[31][0]                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/wmb_addr_high_reg[31]_0[0]                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               16 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/E[0]                                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd0                                                                                       |                                                                                                                                                                  |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bs_surface_stride_reg[31]_0[0]                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/i_final_vld                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/out_final_data[31]_i_1__4_n_0                               |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/ew_batch_stride_reg[31][0]                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/i_final_vld                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/out_final_data[31]_i_1__3_n_0                               |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/ew_base_addr_low_reg[31]_0[0]                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/i_final_vld                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/out_final_data[31]_i_1__2_n_0                               |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/ew_base_addr_low_reg[31][0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/i_final_vld                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/out_final_data[31]_i_1__1_n_0                               |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/ew_base_addr_high_reg[31]_0[0]                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/i_final_vld                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/out_final_data[31]_i_1__0_n_0                               |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/ew_base_addr_high_reg[31][0]                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_final_vld                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/out_final_data[31]_i_1_n_0                                  |                8 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_rd_stall_cen                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                          |                                                                                                                                                                  |                4 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                          |                                                                                                                                                                  |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bs_surface_stride_reg[31][0]                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/pipe_skid_in_pd_p0                                                                                                 |                                                                                                                                                                  |                4 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/skid_flop_in_pd_p0                                                                                                 |                                                                                                                                                                  |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bs_line_stride_reg[31]_0[0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bs_line_stride_reg[31][0]                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bs_batch_stride_reg[31]_0[0]                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bs_batch_stride_reg[31][0]                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/bs_base_addr_low_reg[31]_0[0]                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/pipe_skid_axi_cmd_pd0                                                                                               |                                                                                                                                                                  |                5 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/dataout_addr_reg[31]_0[0]                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                8 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff1[31]_i_1_n_0                                                                                                 |                                                                                                                                                                  |                9 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/i___27_n_0                                                                                                                             |                                                                                                                                                                  |                8 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/i___23_n_0                                                                                                                             |                                                                                                                                                                  |                9 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/i___19_n_0                                                                                                                             |                                                                                                                                                                  |               10 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff3[31]_i_1_n_0                                                                                                 |                                                                                                                                                                  |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_iwe                                                                                                            |                                                                                                                                                                  |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/nvdla2csb_resp_pvld                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                     |                6 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff00                                                                                                           |                                                                                                                                                                  |                6 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff10                                                                                                           |                                                                                                                                                                  |                7 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/E[0]                                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                6 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff1[31]_i_1_n_0                                                                                                 |                                                                                                                                                                  |                8 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/i___22_n_0                                                                                                                             |                                                                                                                                                                  |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1_n_0                                                                                                                 | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/RVALID_i_reg_0                                                                   |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/APB_MASTER_IF_MODULE/PWDATA_i_n_0                                                                                                                               | base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge/U0/AXILITE_SLAVE_IF_MODULE/RVALID_i_reg_0                                                                   |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/batch_stride_reg[31][0]                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/NV_NVDLA_DMAIF__net_36                                                                                           |                                                                                                                                                                  |               12 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/batch_stride_reg[31]_0[0]                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_out/NV_NVDLA_MCIF_R13_net_5                                                                                            |                                                                                                                                                                  |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/cya_reg[31][0]                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/dataout_addr_reg[31][0]                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/axi_protocol_co5_net                                                                          |                                                                                                                                                                  |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_addr_high_0_reg[31][0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               11 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff3[31]_i_1_n_0                                                                                                 |                                                                                                                                                                  |                9 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff3[31]_i_1_n_0                                                                                                 |                                                                                                                                                                  |                7 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff1[31]_i_1_n_0                                                                                                 |                                                                                                                                                                  |                6 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/i___21_n_0                                                                                                                             |                                                                                                                                                                  |                6 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/i___26_n_0                                                                                                                             |                                                                                                                                                                  |                6 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/i___25_n_0                                                                                                                             |                                                                                                                                                                  |               11 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/i___20_n_0                                                                                                                             |                                                                                                                                                                  |                8 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff1[31]_i_1_n_0                                                                                                 |                                                                                                                                                                  |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/weight_bytes_reg[0][0]                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               12 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/weight_bytes_reg[0]_0[0]                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/cacc_resp_pd_reg[0][0]                                                                                                              |                                                                                                                                                                  |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/cya_reg[31]_0[0]                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/cacc2csb_resp_pd[31]_i_1_n_0                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/csc2csb_resp_pd[31]_i_1_n_0                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/csc2csb_resp_valid                                                                                                                   |                                                                                                                                                                  |               11 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/nv_ram_rwsp_1281_net                                                                                  |                                                                                                                                                                  |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/dp2reg_d0_sat_count_reg[0][0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/weight_addr_low_reg[31]_0[0]                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/req_img_p1_line_offset1                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff3[31]_i_1_n_0                                                                                                 |                                                                                                                                                                  |               13 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/weight_addr_low_reg[31][0]                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               10 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/CLK                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_pushing_gray/rd_req_p                                                                                               |                                                                                                                                                                  |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_mul_cvt_offset_reg[31]_0[0]                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_addr_low_1_reg[31][0]                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               13 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_rd_weight_0_0_wren                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_rd_weight_1_0_wren                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_rd_weight_2_0_wren                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_wr_weight_0_0_wren                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_wr_weight_1_0_wren                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/mcif_resp_valid_reg[0]                                                                                                                  |                                                                                                                                                                  |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_addr_low_1_reg[31]_0[0]                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_valid                                                                                                                       |                                                                                                                                                                  |                4 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd[31]_i_1_n_0                                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_mul_operand_reg[31]_0[0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_mul_operand_reg[31][0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_addr_low_0_reg[31]_0[0]                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               11 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_mul_cvt_offset_reg[31][0]                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_alu_operand_reg[31]_0[0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/weight_addr_high_reg[31]_0[0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_alu_operand_reg[31][0]                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_alu_cvt_offset_reg[31]_0[0]                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/ew_alu_cvt_offset_reg[31][0]                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dst_surface_stride_reg[31]_0[0]                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dst_surface_stride_reg[31][0]                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dst_line_stride_reg[31]_0[0]                                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               10 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/cya_reg[31]_0[0]                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                7 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dst_line_stride_reg[31][0]                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               10 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_required_bytes1                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_addr_low_0_reg[31][0]                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_addr_high_0_reg[31]_0[0]                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               10 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/inp_acc                                                                                                                   |                                                                                                                                                                  |                6 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data0                                                                                               |                                                                                                                                                                  |               11 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_catch                                                                                               |                                                                                                                                                                  |                8 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/E[0]                                                                                                        |                                                                                                                                                                  |                8 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                                                       |                                                                                                                                                                  |                5 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data0                                                                                                |                                                                                                                                                                  |               10 |             32 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pack_data_reg[31][0]                                                                                        |                                                                                                                                                                  |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_addr_high_1_reg[31][0]                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               13 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/datain_addr_high_1_reg[31]_0[0]                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/cya_reg[31][0]                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                6 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                               |                                                                                                                                                                  |                9 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/NV_NVDLA_SDP_HL2_net                                                                                         |                                                                                                                                                                  |                9 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                |                                                                                                                                                                  |                6 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                                      |                                                                                                                                                                  |                9 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                                     |                                                                                                                                                                  |                5 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                                      |                                                                                                                                                                  |                6 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd0                                                     |                                                                                                                                                                  |                6 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/NV_NVDLA_SDP_HL2_net_1                                                                                       |                                                                                                                                                                  |                9 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff0[32]_i_1_n_0                                                                                           |                                                                                                                                                                  |                6 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff3[32]_i_1_n_0                                                                                           |                                                                                                                                                                  |                7 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/E[0]                                                                                                        |                                                                                                                                                                  |                5 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff2[32]_i_1_n_0                                                                                           |                                                                                                                                                                  |                6 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff1[32]_i_1_n_0                                                                                           |                                                                                                                                                                  |                7 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                                                                         |                                                                                                                                                                  |                9 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/pipe_spt2cvt_dat_pd_reg[32]                                                                                       |                                                                                                                                                                  |                9 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/skid_flop_rsp_mc_in_pd0                                                                                                             |                                                                                                                                                                  |                9 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                                     |                                                                                                                                                                  |                5 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                                                                   |                                                                                                                                                                  |               11 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                                                                  |                                                                                                                                                                  |               12 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                                                                   |                                                                                                                                                                  |               10 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_rsp_mc_in_pd0                                                                                                             |                                                                                                                                                                  |                6 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p0/pipe_dma_pd[32]_i_1_n_0                                                                                                   |                                                                                                                                                                  |               10 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd0                                                                                      |                                                                                                                                                                  |                5 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                                                                        |                                                                                                                                                                  |                6 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                                                                         |                                                                                                                                                                  |                5 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                                      |                                                                                                                                                                  |                8 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/E[0]                                                                                                                                |                                                                                                                                                                  |               10 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd0                                                                                        |                                                                                                                                                                  |                6 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                                                                         |                                                                                                                                                                  |                9 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd0                                                     |                                                                                                                                                                  |                5 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_mcif_rd_rsp_pd_reg[32][0]                                                                                                 |                                                                                                                                                                  |                7 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/u_dfifo/pipe_skid_dfifo_wr_pd0                                                                                            |                                                                                                                                                                  |                5 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                                      |                                                                                                                                                                  |                9 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p1/pipe_dma_pd[32]_i_1__0_n_0                                                                                                |                                                                                                                                                                  |               12 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/pkg_adv                                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                9 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p3/pipe_skid_axi_cmd_pd0                                                                                              |                                                                                                                                                                  |                9 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               17 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/NV_NVDLA_MCIF_W12_net_1                                                                                            |                                                                                                                                                                  |                7 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_data[32]_i_1__1_n_0                                                                                         |                                                                                                                                                                  |                9 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p2/pipe_dma_pd[32]_i_1__1_n_0                                                                                                |                                                                                                                                                                  |                9 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/pipe_dma_pd[32]_i_1__2_n_0                                                                                                |                                                                                                                                                                  |               10 |             33 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/skid_flop_dfifo_wr_pd_reg[32][0]                                                                                  |                                                                                                                                                                  |                7 |             33 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/abuf_wr_data_reg[271]                                       |               10 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/sc_util_v1_0_2_10_net_4                                                                                                                           |                                                                                                                                                                  |                9 |             34 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/abuf_wr_data_reg[237]                                       |                8 |             34 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/abuf_wr_data_reg[203]                                       |                8 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_dat_pd[40]_i_1_n_0                                                                                   |                                                                                                                                                                  |                6 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                         |                                                                                                                                                                  |                6 |             34 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/abuf_wr_data_reg[169]                                       |                7 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/NV_NVDLA_MCIF_W12_net_3                                                                                            |                                                                                                                                                                  |                8 |             34 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/abuf_wr_data_reg[33]                                        |               11 |             34 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/abuf_wr_data_reg[67]                                        |                9 |             34 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/abuf_wr_data_reg[101]                                       |                9 |             34 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                                    | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/abuf_wr_data_reg[135]                                       |                6 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/pipe_skid_axi_dat_pd0                                                                                              |                                                                                                                                                                  |                5 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p3/E[0]                                                                                                              |                                                                                                                                                                  |                5 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                  |                                                                                                                                                                  |               10 |             34 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/i_partial_vld                                                                                                      |                                                                                                                                                                  |                8 |             34 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/i_partial_vld                                                                                                      |                                                                                                                                                                  |                5 |             34 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/i_partial_vld                                                                                                      |                                                                                                                                                                  |                6 |             34 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/i_partial_vld                                                                                                      |                                                                                                                                                                  |                6 |             34 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/i_partial_vld                                                                                                      |                                                                                                                                                                  |                6 |             34 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/i_partial_vld                                                                                                      |                                                                                                                                                                  |                6 |             34 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/i_partial_vld                                                                                                      |                                                                                                                                                                  |                5 |             34 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_partial_vld                                                                                                      |                                                                                                                                                                  |                7 |             34 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___3_n_0                                                                   |                                                                                                                                                                  |                5 |             34 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/E[0]                                                                                                                       |                                                                                                                                                                  |                6 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                               |                                                                                                                                                                  |                8 |             35 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/skid_flop_req_mc_in_pd0                                                                                                             |                                                                                                                                                                  |                6 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/pipe_skid_noc2mcif_axi_r_pd0                                                                                              |                                                                                                                                                                  |                5 |             35 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_req_mc_in_pd0                                                                                                             |                                                                                                                                                                  |               10 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/skid_flop_noc2mcif_axi_r_pd0                                                                                              |                                                                                                                                                                  |                5 |             35 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[3]                                                                                                                |                                                                                                                                                                  |                9 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                  |                5 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                              |                                                                                                                                                                  |               10 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                           |                                                                                                                                                                  |                7 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                             |                                                                                                                                                                  |                9 |             35 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd0                                                                                 |                                                                                                                                                                  |                9 |             35 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                                                 |                                                                                                                                                                  |                7 |             35 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[0]                                                                                                                |                                                                                                                                                                  |                9 |             35 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[1]                                                                                                                |                                                                                                                                                                  |                9 |             35 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[2]                                                                                                                |                                                                                                                                                                  |                9 |             35 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[0]                                                                                                                |                                                                                                                                                                  |                9 |             35 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[1]                                                                                                                |                                                                                                                                                                  |                9 |             35 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[2]                                                                                                                |                                                                                                                                                                  |                9 |             35 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[3]                                                                                                                |                                                                                                                                                                  |                9 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/skid_flop_in_pd_p0                                                                                                 |                                                                                                                                                                  |                5 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/pipe_skid_in_pd_p0                                                                                                 |                                                                                                                                                                  |                5 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/sc_util_v1_0_2_12_net_6                                                                                                                           |                                                                                                                                                                  |               10 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                          |                                                                                                                                                                  |                6 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                          |                                                                                                                                                                  |                5 |             35 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                           |                                                                                                                                                                  |                5 |             36 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                             |                                                                                                                                                                  |               10 |             36 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_c1l0_wr_en                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                8 |             36 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_c0l0_wr_en                                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               10 |             36 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/wr_data_in_reg[3][0]                                                                                                  |                                                                                                                                                                  |                9 |             36 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               11 |             36 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                |                                                                                                                                                                  |                6 |             37 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                               |                                                                                                                                                                  |               10 |             37 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                              |                                                                                                                                                                  |               10 |             37 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                               |                                                                                                                                                                  |               10 |             37 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/NV_NVDLA_DMAIF__net                                                                                              |                                                                                                                                                                  |               10 |             38 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                          |                                                                                                                                                                  |                7 |             38 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axi_protocol_co1_net_6                                                                         |                                                                                                                                                                  |                8 |             38 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                      |                                                                                                                                                                  |                8 |             38 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                      |                                                                                                                                                                  |               10 |             38 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/E[0]                                                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             38 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               13 |             40 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/dp2reg_done                                                                                                                               | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               11 |             41 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_pfifo_wr_pd_reg[0]_0[0]                                                                           |                                                                                                                                                                  |                8 |             42 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_pfifo_wr_pd_reg[0]_1[0]                                                                           |                                                                                                                                                                  |                6 |             42 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/NV_NVDLA_SDP_RD22_net_6                                                                                |                                                                                                                                                                  |               11 |             42 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                          |                                                                                                                                                                  |                8 |             42 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/E[0]                                                                                                   |                                                                                                                                                                  |                9 |             42 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/skid_flop_pfifo_wr_pd_reg[0]_0[0]                                                                      |                                                                                                                                                                  |                8 |             42 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/NV_NVDLA_MCIF_R26_net_21                                                                                           |                                                                                                                                                                  |               10 |             42 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/NV_NVDLA_MCIF_R26_net_20                                                                                           |                                                                                                                                                                  |               12 |             42 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/skid_flop_pfifo_wr_pd_reg[0][0]                                                                        |                                                                                                                                                                  |                9 |             42 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/rd_popping                                                                                            |                                                                                                                                                                  |                7 |             42 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_pfifo_wr_pd_reg[0]_2[0]                                                                           |                                                                                                                                                                  |                7 |             42 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                    |                                                                                                                                                                  |                7 |             42 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                          |                                                                                                                                                                  |                6 |             42 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/cdma2buf_wt_wr_data_reg[0][0]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               12 |             42 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/NV_NVDLA_SDP_RD22_net_4                                                                                |                                                                                                                                                                  |               10 |             42 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/E[0]                                                                                                        |                                                                                                                                                                  |                8 |             42 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/skid_flop_pfifo_wr_pd_reg[63][0]                                                                       |                                                                                                                                                                  |               10 |             42 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/NV_NVDLA_SDP_RD22_net_5                                                                                |                                                                                                                                                                  |               11 |             42 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/rd_popping                                                                                                              |                                                                                                                                                                  |                7 |             42 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/NV_NVDLA_SDP_RD22_net_7                                                                                |                                                                                                                                                                  |               10 |             42 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/core_req_pop_valid                                                                                                     |                                                                                                                                                                  |                9 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/cacc_req_pvld                                                                                                                           |                                                                                                                                                                  |                7 |             43 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/E[0]                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               11 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/cdma_req_pvld                                                                                                                           |                                                                                                                                                                  |               18 |             43 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               23 |             43 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3[43]_i_1_n_0                                                                                                   |                                                                                                                                                                  |               10 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/req_vld_reg[0]                                                                                                                          |                                                                                                                                                                  |                8 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/req_pvld_reg[0]                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               13 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/req_pd_reg[0]_3[0]                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |                7 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/req_pd_reg[0]_0[0]                                                                                                                      | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               24 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/req_pd_reg[0][0]                                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               17 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/sdp_req_pvld                                                                                                                            |                                                                                                                                                                  |                8 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/sdp_rdma_req_pvld                                                                                                                       |                                                                                                                                                                  |               10 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/mcif_req_pvld                                                                                                                           |                                                                                                                                                                  |                8 |             43 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0[43]_i_1_n_0                                                                                                   |                                                                                                                                                                  |               11 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2sdp_req_pvld                                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             43 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1[43]_i_1_n_0                                                                                                   |                                                                                                                                                                  |                9 |             43 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2[43]_i_1_n_0                                                                                                   |                                                                                                                                                                  |               10 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csc_req_pvld                                                                                                                            |                                                                                                                                                                  |               22 |             43 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/NV_NVDLA_MCIF_R29_net_19                                                                                           |                                                                                                                                                                  |                9 |             44 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/NV_NVDLA_DMAIF_6_net_2                                                        |                                                                                                                                                                  |               12 |             44 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/status_group_cnt1                                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |                9 |             44 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                          |                                                                                                                                                                  |               10 |             44 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                          |                                                                                                                                                                  |                6 |             44 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/NV_NVDLA_MCIF_R29_net_18                                                                                           |                                                                                                                                                                  |               12 |             44 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                        |                                                                                                                                                                  |               10 |             45 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/req_height_en                                                                                                                           | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               12 |             45 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_size_d1_reg[4][0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               11 |             45 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                      |                                                                                                                                                                  |                6 |             45 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/E[0]                                                                                                              |                                                                                                                                                                  |               10 |             46 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/skid_flop_dmaif_wr_req_pd_reg[65]_0[0]                                                                                      |                                                                                                                                                                  |               11 |             47 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/pipe_skid_ipipe_pd_p0                                                                                             |                                                                                                                                                                  |                7 |             47 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                            |                                                                                                                                                                  |                8 |             47 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                              |                                                                                                                                                                  |               12 |             47 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                              |                                                                                                                                                                  |               12 |             47 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                               |                                                                                                                                                                  |                7 |             47 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                         |                                                                                                                                                                  |               11 |             47 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/NV_NVDLA_DMAIF_10_net_3                                                                                                      |                                                                                                                                                                  |               13 |             47 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                         |                                                                                                                                                                  |                7 |             47 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/skid_flop_ipipe_pd_p0                                                                                             |                                                                                                                                                                  |               10 |             47 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                  |                6 |             48 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/apb2csb_interface/E[0]                                                                                                                                                              |                                                                                                                                                                  |               10 |             49 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff1[48]_i_1_n_0                                                                                                |                                                                                                                                                                  |                8 |             49 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0[48]_i_1_n_0                                                                                                |                                                                                                                                                                  |               10 |             49 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/rd_clk_rd_mgated                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_pushing_gray/E[0]                                                                                                   |                                                                                                                                                                  |               14 |             49 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/i___204_n_0                                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               14 |             49 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/NV_NVDLA_SDP_HL9_net_314                                                                                            |                                                                                                                                                                  |               14 |             49 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff3[48]_i_1_n_0                                                                                                |                                                                                                                                                                  |               10 |             49 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff2[48]_i_1_n_0                                                                                                |                                                                                                                                                                  |               10 |             49 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/NV_NVDLA_SDP_HL9_net_315                                                                                            |                                                                                                                                                                  |               10 |             49 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/NV_NVDLA_SDP_HL3_net_484                                                                                     |                                                                                                                                                                  |               18 |             50 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/NV_NVDLA_SDP_HL3_net_485                                                                                     |                                                                                                                                                                  |               10 |             50 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               23 |             55 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_data_remain_last_reg_en                                                                                                                |                                                                                                                                                                  |               18 |             56 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/wr_pushing                                                                    |                                                                                                                                                                  |                7 |             56 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/wr_pushing                                                                                                       |                                                                                                                                                                  |                7 |             56 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                  |                7 |             56 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_data_remain_reg_en                                                                                                                     |                                                                                                                                                                  |               18 |             56 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                          | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               12 |             58 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                | base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                  |               11 |             58 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/NV_NVDLA_MCIF_R26_net_19                                                                                           |                                                                                                                                                                  |               16 |             59 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/NV_NVDLA_MCIF_R29_net_17                                                                                           |                                                                                                                                                                  |               16 |             59 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/count_req_reg[14]                                                                                                  |                                                                                                                                                                  |               14 |             59 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/count_req_reg[14]                                                                                                  |                                                                                                                                                                  |               12 |             59 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd0                                                                                          |                                                                                                                                                                  |               15 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/NV_NVDLA_SDP_WD8_net_15                                                                                             |                                                                                                                                                                  |               18 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/NV_NVDLA_SDP_WD7_net_15                                                                                             |                                                                                                                                                                  |               18 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/NV_NVDLA_SDP_WD7_net_13                                                                                             |                                                                                                                                                                  |                9 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd0                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd[127]_i_1__0_n_0                      |               14 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l2c1_en                                                                                                                               |                                                                                                                                                                  |               17 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/NV_NVDLA_SDP_WD6_net_13                                                                                             |                                                                                                                                                                  |               10 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/NV_NVDLA_SDP_RD20_net_13                                                                                     |                                                                                                                                                                  |               14 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/NV_NVDLA_SDP_WD6_net_15                                                                                             |                                                                                                                                                                  |               18 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/NV_NVDLA_SDP_WD8_net                                                                                                |                                                                                                                                                                  |               11 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/NV_NVDLA_SDP_RD20_net_11                                                                                     |                                                                                                                                                                  |               13 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/NV_NVDLA_SDP_WD9_net_14                                                                                             |                                                                                                                                                                  |               10 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/NV_NVDLA_SDP_WD9_net_16                                                                                             |                                                                                                                                                                  |               17 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/nvdla_hls_gated_clk_cvt                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/pipe_p2/E[0]                                                                                                                   |                                                                                                                                                                  |               18 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/layer_st                                                                                                              |                                                                                                                                                                  |               15 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/NV_NVDLA_SDP_RD20_net_10                                                                                     |                                                                                                                                                                  |               14 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/NV_NVDLA_SDP_RD20_net_12                                                                                     |                                                                                                                                                                  |               13 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_intr_d_reg                               |               18 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/E[0]                                                                                                         |                                                                                                                                                                  |               15 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/NV_NVDLA_SDP_HL1_net_65                                                                                      |                                                                                                                                                                  |               18 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd0                                                                                          |                                                                                                                                                                  |               11 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/dp2reg_d1_mrdma_stall_reg[0][0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               10 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/dp2reg_d0_mrdma_stall_reg[0][0]                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               10 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/cvt_out_pad_mask_d1_reg[0]                                                                                                       |                                                                                                                                                                  |               10 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/sbuf_p0_rd_en_d1                                                                                                              |                                                                                                                                                                  |               21 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/sc2buf_dat_rd_shift_d5[6]                                                              |               22 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_vld_d1_w                                                                                                                |                                                                                                                                                                  |               22 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[0]_CE_cooolgate_en_sig_5                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               21 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c1_d1_reg[0]_CE_cooolgate_en_sig_6                                                                                | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               21 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l0c0_en                                                                                                                               |                                                                                                                                                                  |               14 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l0c1_en                                                                                                                               |                                                                                                                                                                  |               22 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l1c0_en                                                                                                                               |                                                                                                                                                                  |               14 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l1c1_en                                                                                                                               |                                                                                                                                                                  |               18 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l2c0_en                                                                                                                               |                                                                                                                                                                  |               14 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l3c1_en                                                                                                                               |                                                                                                                                                                  |               12 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l3c0_en                                                                                                                               |                                                                                                                                                                  |               12 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd0                                                                                          |                                                                                                                                                                  |               14 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd0                                                                                          |                                                                                                                                                                  |               14 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd0                                                                                          |                                                                                                                                                                  |               11 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd0                                                                                          |                                                                                                                                                                  |               10 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd0                                                                                          |                                                                                                                                                                  |               12 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd0                                                                                          |                                                                                                                                                                  |               13 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd0                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd[127]_i_1_n_0                         |               16 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd0                                                                                          |                                                                                                                                                                  |               12 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd0                                                                                          |                                                                                                                                                                  |               16 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd0                                                                                          |                                                                                                                                                                  |               12 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd0                                                                                          |                                                                                                                                                                  |               13 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd0                                                                                          |                                                                                                                                                                  |               11 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd0                                                                                          |                                                                                                                                                                  |               12 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd0                                                                                          |                                                                                                                                                                  |               13 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd0                                                                                          |                                                                                                                                                                  |               14 |             64 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd0                                                                                            |                                                                                                                                                                  |               14 |             65 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd0                                                                                            |                                                                                                                                                                  |               11 |             65 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/dp2reg_d1_status_unequal_reg[0]                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               10 |             65 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/E[0]                                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               10 |             65 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/skid_flop_dmaif_rd_req_pd0                                                                                                 |                                                                                                                                                                  |               13 |             66 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/NV_NVDLA_DMAIF_6_net_1                                                        |                                                                                                                                                                  |               14 |             68 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pack_data_reg[223][0]                                                                                       |                                                                                                                                                                  |               13 |             68 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd0                                                                                           |                                                                                                                                                                  |               17 |             69 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd0                                                                                           |                                                                                                                                                                  |               17 |             69 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/dec_input_pipe_valid                                                                                                                      |                                                                                                                                                                  |               17 |             72 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d2                                                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               10 |             72 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |               26 |             72 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/img_rd_stall_cen                                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               19 |             73 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/dc_rd_stall_cen                                                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               19 |             73 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d6                                                                                                                       | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               20 |             74 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                  |               10 |             80 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_en                                                                                                             | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               17 |             80 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                  |               10 |             80 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/E[0]                                                                                                                   | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               23 |             96 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/dp2reg_d1_wt_rd_stall_reg[0][0]                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               21 |             96 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/wt_req_reg_en_d1                                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               34 |            107 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/cfg_cvt_offset_reg[31]_0[0]                                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               19 |            108 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               36 |            112 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/rsp_cur_grain_reg[12]                                                                                                 | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               27 |            118 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/layer_st                                                                                                              | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               39 |            118 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |               42 |            122 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pack_data_reg[0]_0[0]                                                                                        |                                                                                                                                                                  |               30 |            128 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/cvt_wr_mean_data_d1_reg[127][0]                                                                                                  |                                                                                                                                                                  |               22 |            128 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pack_data_reg[0]_0[0]                                                                                        |                                                                                                                                                                  |               24 |            128 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd0                                                                                            |                                                                                                                                                                  |               35 |            129 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd0                                                                                            |                                                                                                                                                                  |               36 |            129 |
|  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_dat_vld_reg                     |               39 |            144 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_vld                                                                                                                    |                                                                                                                                                                  |               59 |            192 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_cvt                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_1_7_d0                                                                                                                           |                                                                                                                                                                  |               32 |            192 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_valid                                                                                                                        | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               50 |            265 |
|  base_zynq_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/layer_st                                                                                                                                  | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg_0                                    |               65 |            273 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         | base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/wr_adr_reg[6]                               |              372 |           1524 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                     |                                                                                                                                                                                                                         |                                                                                                                                                                  |             2453 |           9578 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                   228 |
| 2      |                    86 |
| 3      |                    54 |
| 4      |                   166 |
| 5      |                   171 |
| 6      |                    49 |
| 7      |                   163 |
| 8      |                   442 |
| 9      |                    27 |
| 10     |                    18 |
| 11     |                    12 |
| 12     |                    36 |
| 13     |                    50 |
| 14     |                    40 |
| 15     |                    35 |
| 16+    |                   688 |
+--------+-----------------------+


