

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Sat Nov 25 23:12:38 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        mm.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.634 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   265013|   265013| 2.650 ms | 2.650 ms |  265013|  265013|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |     5000|     5000|        51|         50|          1|    100|    yes   |
        |- Loop 2  |     5001|     5001|        52|         50|          1|    100|    yes   |
        |- Loop 3  |   250004|   250004|        30|         25|          1|  10000|    yes   |
        |- Loop 4  |     5000|     5000|        51|         50|          1|    100|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 50, depth = 51
  * Pipeline-1: initiation interval (II) = 50, depth = 52
  * Pipeline-2: initiation interval (II) = 25, depth = 30
  * Pipeline-3: initiation interval (II) = 50, depth = 51


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 189
* Pipeline : 4
  Pipeline-0 : II = 50, D = 51, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 }
  Pipeline-1 : II = 50, D = 52, States = { 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 }
  Pipeline-2 : II = 25, D = 30, States = { 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 }
  Pipeline-3 : II = 50, D = 51, States = { 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 53 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 2 
53 --> 54 
54 --> 106 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 54 
106 --> 107 
107 --> 137 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 107 
137 --> 138 
138 --> 189 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 138 
189 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %a) nounwind, !map !7"   --->   Operation 190 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %b) nounwind, !map !13"   --->   Operation 191 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %c) nounwind, !map !17"   --->   Operation 192 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_mult_str) nounwind"   --->   Operation 193 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%a_buff_0 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 194 'alloca' 'a_buff_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%a_buff_1 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 195 'alloca' 'a_buff_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%a_buff_2 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 196 'alloca' 'a_buff_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%a_buff_3 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 197 'alloca' 'a_buff_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%a_buff_4 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 198 'alloca' 'a_buff_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%a_buff_5 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 199 'alloca' 'a_buff_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%a_buff_6 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 200 'alloca' 'a_buff_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%a_buff_7 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 201 'alloca' 'a_buff_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%a_buff_8 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 202 'alloca' 'a_buff_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%a_buff_9 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 203 'alloca' 'a_buff_9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%a_buff_10 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 204 'alloca' 'a_buff_10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%a_buff_11 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 205 'alloca' 'a_buff_11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%a_buff_12 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 206 'alloca' 'a_buff_12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%a_buff_13 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 207 'alloca' 'a_buff_13' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%a_buff_14 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 208 'alloca' 'a_buff_14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%a_buff_15 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 209 'alloca' 'a_buff_15' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%a_buff_16 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 210 'alloca' 'a_buff_16' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%a_buff_17 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 211 'alloca' 'a_buff_17' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%a_buff_18 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 212 'alloca' 'a_buff_18' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%a_buff_19 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 213 'alloca' 'a_buff_19' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%a_buff_20 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 214 'alloca' 'a_buff_20' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%a_buff_21 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 215 'alloca' 'a_buff_21' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%a_buff_22 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 216 'alloca' 'a_buff_22' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%a_buff_23 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 217 'alloca' 'a_buff_23' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%a_buff_24 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 218 'alloca' 'a_buff_24' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%a_buff_25 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 219 'alloca' 'a_buff_25' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%a_buff_26 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 220 'alloca' 'a_buff_26' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%a_buff_27 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 221 'alloca' 'a_buff_27' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%a_buff_28 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 222 'alloca' 'a_buff_28' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%a_buff_29 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 223 'alloca' 'a_buff_29' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%a_buff_30 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 224 'alloca' 'a_buff_30' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%a_buff_31 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 225 'alloca' 'a_buff_31' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%a_buff_32 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 226 'alloca' 'a_buff_32' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%a_buff_33 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 227 'alloca' 'a_buff_33' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%a_buff_34 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 228 'alloca' 'a_buff_34' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%a_buff_35 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 229 'alloca' 'a_buff_35' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%a_buff_36 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 230 'alloca' 'a_buff_36' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%a_buff_37 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 231 'alloca' 'a_buff_37' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%a_buff_38 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 232 'alloca' 'a_buff_38' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%a_buff_39 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 233 'alloca' 'a_buff_39' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%a_buff_40 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 234 'alloca' 'a_buff_40' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%a_buff_41 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 235 'alloca' 'a_buff_41' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%a_buff_42 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 236 'alloca' 'a_buff_42' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%a_buff_43 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 237 'alloca' 'a_buff_43' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%a_buff_44 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 238 'alloca' 'a_buff_44' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%a_buff_45 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 239 'alloca' 'a_buff_45' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%a_buff_46 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 240 'alloca' 'a_buff_46' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%a_buff_47 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 241 'alloca' 'a_buff_47' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%a_buff_48 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 242 'alloca' 'a_buff_48' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%a_buff_49 = alloca [100 x i64], align 8" [mm_mult.cc:11]   --->   Operation 243 'alloca' 'a_buff_49' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%b_buff = alloca [5000 x i64], align 8" [mm_mult.cc:12]   --->   Operation 244 'alloca' 'b_buff' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%c_buff = alloca [10000 x i32], align 4" [mm_mult.cc:13]   --->   Operation 245 'alloca' 'c_buff' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 246 [1/1] (1.76ns)   --->   "br label %1" [mm_mult.cc:19]   --->   Operation 246 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %hls_label_0 ]"   --->   Operation 247 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln22_96, %hls_label_0 ]" [mm_mult.cc:22]   --->   Operation 248 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (1.48ns)   --->   "%icmp_ln19 = icmp eq i7 %i_0, -28" [mm_mult.cc:19]   --->   Operation 249 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 250 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [mm_mult.cc:19]   --->   Operation 251 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.preheader3.preheader, label %hls_label_0" [mm_mult.cc:19]   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i14 %phi_mul to i64" [mm_mult.cc:22]   --->   Operation 253 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_1" [mm_mult.cc:22]   --->   Operation 254 'getelementptr' 'a_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 255 [2/2] (3.25ns)   --->   "%a_load = load i32* %a_addr, align 4" [mm_mult.cc:22]   --->   Operation 255 'load' 'a_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%or_ln22 = or i14 %phi_mul, 1" [mm_mult.cc:22]   --->   Operation 256 'or' 'or_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i14 %or_ln22 to i64" [mm_mult.cc:22]   --->   Operation 257 'zext' 'zext_ln22_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_2" [mm_mult.cc:22]   --->   Operation 258 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 259 [2/2] (3.25ns)   --->   "%a_load_1 = load i32* %a_addr_1, align 4" [mm_mult.cc:22]   --->   Operation 259 'load' 'a_load_1' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 260 [1/2] (3.25ns)   --->   "%a_load = load i32* %a_addr, align 4" [mm_mult.cc:22]   --->   Operation 260 'load' 'a_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 261 [1/2] (3.25ns)   --->   "%a_load_1 = load i32* %a_addr_1, align 4" [mm_mult.cc:22]   --->   Operation 261 'load' 'a_load_1' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%or_ln22_1 = or i14 %phi_mul, 2" [mm_mult.cc:22]   --->   Operation 262 'or' 'or_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln22_3 = zext i14 %or_ln22_1 to i64" [mm_mult.cc:22]   --->   Operation 263 'zext' 'zext_ln22_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_3" [mm_mult.cc:22]   --->   Operation 264 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 265 [2/2] (3.25ns)   --->   "%a_load_2 = load i32* %a_addr_2, align 4" [mm_mult.cc:22]   --->   Operation 265 'load' 'a_load_2' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%or_ln22_2 = or i14 %phi_mul, 3" [mm_mult.cc:22]   --->   Operation 266 'or' 'or_ln22_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln22_4 = zext i14 %or_ln22_2 to i64" [mm_mult.cc:22]   --->   Operation 267 'zext' 'zext_ln22_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_4" [mm_mult.cc:22]   --->   Operation 268 'getelementptr' 'a_addr_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 269 [2/2] (3.25ns)   --->   "%a_load_3 = load i32* %a_addr_3, align 4" [mm_mult.cc:22]   --->   Operation 269 'load' 'a_load_3' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 4 <SV = 3> <Delay = 5.06>
ST_4 : Operation 270 [1/2] (3.25ns)   --->   "%a_load_2 = load i32* %a_addr_2, align 4" [mm_mult.cc:22]   --->   Operation 270 'load' 'a_load_2' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 271 [1/2] (3.25ns)   --->   "%a_load_3 = load i32* %a_addr_3, align 4" [mm_mult.cc:22]   --->   Operation 271 'load' 'a_load_3' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 272 [1/1] (1.81ns)   --->   "%add_ln22 = add i14 %phi_mul, 4" [mm_mult.cc:22]   --->   Operation 272 'add' 'add_ln22' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln22_5 = zext i14 %add_ln22 to i64" [mm_mult.cc:22]   --->   Operation 273 'zext' 'zext_ln22_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_5" [mm_mult.cc:22]   --->   Operation 274 'getelementptr' 'a_addr_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 275 [2/2] (3.25ns)   --->   "%a_load_4 = load i32* %a_addr_4, align 4" [mm_mult.cc:22]   --->   Operation 275 'load' 'a_load_4' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 276 [1/1] (1.81ns)   --->   "%add_ln22_1 = add i14 %phi_mul, 5" [mm_mult.cc:22]   --->   Operation 276 'add' 'add_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln22_6 = zext i14 %add_ln22_1 to i64" [mm_mult.cc:22]   --->   Operation 277 'zext' 'zext_ln22_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_6" [mm_mult.cc:22]   --->   Operation 278 'getelementptr' 'a_addr_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 279 [2/2] (3.25ns)   --->   "%a_load_5 = load i32* %a_addr_5, align 4" [mm_mult.cc:22]   --->   Operation 279 'load' 'a_load_5' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 5 <SV = 4> <Delay = 5.06>
ST_5 : Operation 280 [1/2] (3.25ns)   --->   "%a_load_4 = load i32* %a_addr_4, align 4" [mm_mult.cc:22]   --->   Operation 280 'load' 'a_load_4' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 281 [1/2] (3.25ns)   --->   "%a_load_5 = load i32* %a_addr_5, align 4" [mm_mult.cc:22]   --->   Operation 281 'load' 'a_load_5' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 282 [1/1] (1.81ns)   --->   "%add_ln22_2 = add i14 %phi_mul, 6" [mm_mult.cc:22]   --->   Operation 282 'add' 'add_ln22_2' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln22_7 = zext i14 %add_ln22_2 to i64" [mm_mult.cc:22]   --->   Operation 283 'zext' 'zext_ln22_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_7" [mm_mult.cc:22]   --->   Operation 284 'getelementptr' 'a_addr_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 285 [2/2] (3.25ns)   --->   "%a_load_6 = load i32* %a_addr_6, align 4" [mm_mult.cc:22]   --->   Operation 285 'load' 'a_load_6' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 286 [1/1] (1.81ns)   --->   "%add_ln22_3 = add i14 %phi_mul, 7" [mm_mult.cc:22]   --->   Operation 286 'add' 'add_ln22_3' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln22_8 = zext i14 %add_ln22_3 to i64" [mm_mult.cc:22]   --->   Operation 287 'zext' 'zext_ln22_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_8" [mm_mult.cc:22]   --->   Operation 288 'getelementptr' 'a_addr_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 289 [2/2] (3.25ns)   --->   "%a_load_7 = load i32* %a_addr_7, align 4" [mm_mult.cc:22]   --->   Operation 289 'load' 'a_load_7' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 6 <SV = 5> <Delay = 5.06>
ST_6 : Operation 290 [1/2] (3.25ns)   --->   "%a_load_6 = load i32* %a_addr_6, align 4" [mm_mult.cc:22]   --->   Operation 290 'load' 'a_load_6' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 291 [1/2] (3.25ns)   --->   "%a_load_7 = load i32* %a_addr_7, align 4" [mm_mult.cc:22]   --->   Operation 291 'load' 'a_load_7' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 292 [1/1] (1.81ns)   --->   "%add_ln22_4 = add i14 %phi_mul, 8" [mm_mult.cc:22]   --->   Operation 292 'add' 'add_ln22_4' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln22_9 = zext i14 %add_ln22_4 to i64" [mm_mult.cc:22]   --->   Operation 293 'zext' 'zext_ln22_9' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_9" [mm_mult.cc:22]   --->   Operation 294 'getelementptr' 'a_addr_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 295 [2/2] (3.25ns)   --->   "%a_load_8 = load i32* %a_addr_8, align 4" [mm_mult.cc:22]   --->   Operation 295 'load' 'a_load_8' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 296 [1/1] (1.81ns)   --->   "%add_ln22_5 = add i14 %phi_mul, 9" [mm_mult.cc:22]   --->   Operation 296 'add' 'add_ln22_5' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln22_10 = zext i14 %add_ln22_5 to i64" [mm_mult.cc:22]   --->   Operation 297 'zext' 'zext_ln22_10' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_10" [mm_mult.cc:22]   --->   Operation 298 'getelementptr' 'a_addr_9' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 299 [2/2] (3.25ns)   --->   "%a_load_9 = load i32* %a_addr_9, align 4" [mm_mult.cc:22]   --->   Operation 299 'load' 'a_load_9' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 7 <SV = 6> <Delay = 5.06>
ST_7 : Operation 300 [1/2] (3.25ns)   --->   "%a_load_8 = load i32* %a_addr_8, align 4" [mm_mult.cc:22]   --->   Operation 300 'load' 'a_load_8' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 301 [1/2] (3.25ns)   --->   "%a_load_9 = load i32* %a_addr_9, align 4" [mm_mult.cc:22]   --->   Operation 301 'load' 'a_load_9' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 302 [1/1] (1.81ns)   --->   "%add_ln22_6 = add i14 %phi_mul, 10" [mm_mult.cc:22]   --->   Operation 302 'add' 'add_ln22_6' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln22_11 = zext i14 %add_ln22_6 to i64" [mm_mult.cc:22]   --->   Operation 303 'zext' 'zext_ln22_11' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%a_addr_10 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_11" [mm_mult.cc:22]   --->   Operation 304 'getelementptr' 'a_addr_10' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 305 [2/2] (3.25ns)   --->   "%a_load_10 = load i32* %a_addr_10, align 4" [mm_mult.cc:22]   --->   Operation 305 'load' 'a_load_10' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 306 [1/1] (1.81ns)   --->   "%add_ln22_7 = add i14 %phi_mul, 11" [mm_mult.cc:22]   --->   Operation 306 'add' 'add_ln22_7' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln22_12 = zext i14 %add_ln22_7 to i64" [mm_mult.cc:22]   --->   Operation 307 'zext' 'zext_ln22_12' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 308 [1/1] (0.00ns)   --->   "%a_addr_11 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_12" [mm_mult.cc:22]   --->   Operation 308 'getelementptr' 'a_addr_11' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 309 [2/2] (3.25ns)   --->   "%a_load_11 = load i32* %a_addr_11, align 4" [mm_mult.cc:22]   --->   Operation 309 'load' 'a_load_11' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 8 <SV = 7> <Delay = 5.06>
ST_8 : Operation 310 [1/2] (3.25ns)   --->   "%a_load_10 = load i32* %a_addr_10, align 4" [mm_mult.cc:22]   --->   Operation 310 'load' 'a_load_10' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 311 [1/2] (3.25ns)   --->   "%a_load_11 = load i32* %a_addr_11, align 4" [mm_mult.cc:22]   --->   Operation 311 'load' 'a_load_11' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 312 [1/1] (1.81ns)   --->   "%add_ln22_8 = add i14 %phi_mul, 12" [mm_mult.cc:22]   --->   Operation 312 'add' 'add_ln22_8' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln22_13 = zext i14 %add_ln22_8 to i64" [mm_mult.cc:22]   --->   Operation 313 'zext' 'zext_ln22_13' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_8 : Operation 314 [1/1] (0.00ns)   --->   "%a_addr_12 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_13" [mm_mult.cc:22]   --->   Operation 314 'getelementptr' 'a_addr_12' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_8 : Operation 315 [2/2] (3.25ns)   --->   "%a_load_12 = load i32* %a_addr_12, align 4" [mm_mult.cc:22]   --->   Operation 315 'load' 'a_load_12' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 316 [1/1] (1.81ns)   --->   "%add_ln22_9 = add i14 %phi_mul, 13" [mm_mult.cc:22]   --->   Operation 316 'add' 'add_ln22_9' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln22_14 = zext i14 %add_ln22_9 to i64" [mm_mult.cc:22]   --->   Operation 317 'zext' 'zext_ln22_14' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%a_addr_13 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_14" [mm_mult.cc:22]   --->   Operation 318 'getelementptr' 'a_addr_13' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_8 : Operation 319 [2/2] (3.25ns)   --->   "%a_load_13 = load i32* %a_addr_13, align 4" [mm_mult.cc:22]   --->   Operation 319 'load' 'a_load_13' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 9 <SV = 8> <Delay = 5.06>
ST_9 : Operation 320 [1/2] (3.25ns)   --->   "%a_load_12 = load i32* %a_addr_12, align 4" [mm_mult.cc:22]   --->   Operation 320 'load' 'a_load_12' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 321 [1/2] (3.25ns)   --->   "%a_load_13 = load i32* %a_addr_13, align 4" [mm_mult.cc:22]   --->   Operation 321 'load' 'a_load_13' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 322 [1/1] (1.81ns)   --->   "%add_ln22_10 = add i14 %phi_mul, 14" [mm_mult.cc:22]   --->   Operation 322 'add' 'add_ln22_10' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln22_15 = zext i14 %add_ln22_10 to i64" [mm_mult.cc:22]   --->   Operation 323 'zext' 'zext_ln22_15' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%a_addr_14 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_15" [mm_mult.cc:22]   --->   Operation 324 'getelementptr' 'a_addr_14' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 325 [2/2] (3.25ns)   --->   "%a_load_14 = load i32* %a_addr_14, align 4" [mm_mult.cc:22]   --->   Operation 325 'load' 'a_load_14' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 326 [1/1] (1.81ns)   --->   "%add_ln22_11 = add i14 %phi_mul, 15" [mm_mult.cc:22]   --->   Operation 326 'add' 'add_ln22_11' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln22_16 = zext i14 %add_ln22_11 to i64" [mm_mult.cc:22]   --->   Operation 327 'zext' 'zext_ln22_16' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%a_addr_15 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_16" [mm_mult.cc:22]   --->   Operation 328 'getelementptr' 'a_addr_15' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 329 [2/2] (3.25ns)   --->   "%a_load_15 = load i32* %a_addr_15, align 4" [mm_mult.cc:22]   --->   Operation 329 'load' 'a_load_15' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 10 <SV = 9> <Delay = 5.06>
ST_10 : Operation 330 [1/2] (3.25ns)   --->   "%a_load_14 = load i32* %a_addr_14, align 4" [mm_mult.cc:22]   --->   Operation 330 'load' 'a_load_14' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 331 [1/2] (3.25ns)   --->   "%a_load_15 = load i32* %a_addr_15, align 4" [mm_mult.cc:22]   --->   Operation 331 'load' 'a_load_15' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 332 [1/1] (1.81ns)   --->   "%add_ln22_12 = add i14 %phi_mul, 16" [mm_mult.cc:22]   --->   Operation 332 'add' 'add_ln22_12' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln22_17 = zext i14 %add_ln22_12 to i64" [mm_mult.cc:22]   --->   Operation 333 'zext' 'zext_ln22_17' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%a_addr_16 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_17" [mm_mult.cc:22]   --->   Operation 334 'getelementptr' 'a_addr_16' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 335 [2/2] (3.25ns)   --->   "%a_load_16 = load i32* %a_addr_16, align 4" [mm_mult.cc:22]   --->   Operation 335 'load' 'a_load_16' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 336 [1/1] (1.81ns)   --->   "%add_ln22_13 = add i14 %phi_mul, 17" [mm_mult.cc:22]   --->   Operation 336 'add' 'add_ln22_13' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln22_18 = zext i14 %add_ln22_13 to i64" [mm_mult.cc:22]   --->   Operation 337 'zext' 'zext_ln22_18' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%a_addr_17 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_18" [mm_mult.cc:22]   --->   Operation 338 'getelementptr' 'a_addr_17' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 339 [2/2] (3.25ns)   --->   "%a_load_17 = load i32* %a_addr_17, align 4" [mm_mult.cc:22]   --->   Operation 339 'load' 'a_load_17' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 11 <SV = 10> <Delay = 5.06>
ST_11 : Operation 340 [1/2] (3.25ns)   --->   "%a_load_16 = load i32* %a_addr_16, align 4" [mm_mult.cc:22]   --->   Operation 340 'load' 'a_load_16' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 341 [1/2] (3.25ns)   --->   "%a_load_17 = load i32* %a_addr_17, align 4" [mm_mult.cc:22]   --->   Operation 341 'load' 'a_load_17' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 342 [1/1] (1.81ns)   --->   "%add_ln22_14 = add i14 %phi_mul, 18" [mm_mult.cc:22]   --->   Operation 342 'add' 'add_ln22_14' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln22_19 = zext i14 %add_ln22_14 to i64" [mm_mult.cc:22]   --->   Operation 343 'zext' 'zext_ln22_19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 344 [1/1] (0.00ns)   --->   "%a_addr_18 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_19" [mm_mult.cc:22]   --->   Operation 344 'getelementptr' 'a_addr_18' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 345 [2/2] (3.25ns)   --->   "%a_load_18 = load i32* %a_addr_18, align 4" [mm_mult.cc:22]   --->   Operation 345 'load' 'a_load_18' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 346 [1/1] (1.81ns)   --->   "%add_ln22_15 = add i14 %phi_mul, 19" [mm_mult.cc:22]   --->   Operation 346 'add' 'add_ln22_15' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln22_20 = zext i14 %add_ln22_15 to i64" [mm_mult.cc:22]   --->   Operation 347 'zext' 'zext_ln22_20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 348 [1/1] (0.00ns)   --->   "%a_addr_19 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_20" [mm_mult.cc:22]   --->   Operation 348 'getelementptr' 'a_addr_19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_11 : Operation 349 [2/2] (3.25ns)   --->   "%a_load_19 = load i32* %a_addr_19, align 4" [mm_mult.cc:22]   --->   Operation 349 'load' 'a_load_19' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 12 <SV = 11> <Delay = 5.06>
ST_12 : Operation 350 [1/2] (3.25ns)   --->   "%a_load_18 = load i32* %a_addr_18, align 4" [mm_mult.cc:22]   --->   Operation 350 'load' 'a_load_18' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 351 [1/2] (3.25ns)   --->   "%a_load_19 = load i32* %a_addr_19, align 4" [mm_mult.cc:22]   --->   Operation 351 'load' 'a_load_19' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 352 [1/1] (1.81ns)   --->   "%add_ln22_16 = add i14 %phi_mul, 20" [mm_mult.cc:22]   --->   Operation 352 'add' 'add_ln22_16' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln22_21 = zext i14 %add_ln22_16 to i64" [mm_mult.cc:22]   --->   Operation 353 'zext' 'zext_ln22_21' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%a_addr_20 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_21" [mm_mult.cc:22]   --->   Operation 354 'getelementptr' 'a_addr_20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 355 [2/2] (3.25ns)   --->   "%a_load_20 = load i32* %a_addr_20, align 4" [mm_mult.cc:22]   --->   Operation 355 'load' 'a_load_20' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 356 [1/1] (1.81ns)   --->   "%add_ln22_17 = add i14 %phi_mul, 21" [mm_mult.cc:22]   --->   Operation 356 'add' 'add_ln22_17' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln22_22 = zext i14 %add_ln22_17 to i64" [mm_mult.cc:22]   --->   Operation 357 'zext' 'zext_ln22_22' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "%a_addr_21 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_22" [mm_mult.cc:22]   --->   Operation 358 'getelementptr' 'a_addr_21' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 359 [2/2] (3.25ns)   --->   "%a_load_21 = load i32* %a_addr_21, align 4" [mm_mult.cc:22]   --->   Operation 359 'load' 'a_load_21' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 13 <SV = 12> <Delay = 5.06>
ST_13 : Operation 360 [1/2] (3.25ns)   --->   "%a_load_20 = load i32* %a_addr_20, align 4" [mm_mult.cc:22]   --->   Operation 360 'load' 'a_load_20' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 361 [1/2] (3.25ns)   --->   "%a_load_21 = load i32* %a_addr_21, align 4" [mm_mult.cc:22]   --->   Operation 361 'load' 'a_load_21' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 362 [1/1] (1.81ns)   --->   "%add_ln22_18 = add i14 %phi_mul, 22" [mm_mult.cc:22]   --->   Operation 362 'add' 'add_ln22_18' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln22_23 = zext i14 %add_ln22_18 to i64" [mm_mult.cc:22]   --->   Operation 363 'zext' 'zext_ln22_23' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_13 : Operation 364 [1/1] (0.00ns)   --->   "%a_addr_22 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_23" [mm_mult.cc:22]   --->   Operation 364 'getelementptr' 'a_addr_22' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_13 : Operation 365 [2/2] (3.25ns)   --->   "%a_load_22 = load i32* %a_addr_22, align 4" [mm_mult.cc:22]   --->   Operation 365 'load' 'a_load_22' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 366 [1/1] (1.81ns)   --->   "%add_ln22_19 = add i14 %phi_mul, 23" [mm_mult.cc:22]   --->   Operation 366 'add' 'add_ln22_19' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln22_24 = zext i14 %add_ln22_19 to i64" [mm_mult.cc:22]   --->   Operation 367 'zext' 'zext_ln22_24' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_13 : Operation 368 [1/1] (0.00ns)   --->   "%a_addr_23 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_24" [mm_mult.cc:22]   --->   Operation 368 'getelementptr' 'a_addr_23' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_13 : Operation 369 [2/2] (3.25ns)   --->   "%a_load_23 = load i32* %a_addr_23, align 4" [mm_mult.cc:22]   --->   Operation 369 'load' 'a_load_23' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 14 <SV = 13> <Delay = 5.06>
ST_14 : Operation 370 [1/2] (3.25ns)   --->   "%a_load_22 = load i32* %a_addr_22, align 4" [mm_mult.cc:22]   --->   Operation 370 'load' 'a_load_22' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 371 [1/2] (3.25ns)   --->   "%a_load_23 = load i32* %a_addr_23, align 4" [mm_mult.cc:22]   --->   Operation 371 'load' 'a_load_23' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 372 [1/1] (1.81ns)   --->   "%add_ln22_20 = add i14 %phi_mul, 24" [mm_mult.cc:22]   --->   Operation 372 'add' 'add_ln22_20' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln22_25 = zext i14 %add_ln22_20 to i64" [mm_mult.cc:22]   --->   Operation 373 'zext' 'zext_ln22_25' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_14 : Operation 374 [1/1] (0.00ns)   --->   "%a_addr_24 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_25" [mm_mult.cc:22]   --->   Operation 374 'getelementptr' 'a_addr_24' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_14 : Operation 375 [2/2] (3.25ns)   --->   "%a_load_24 = load i32* %a_addr_24, align 4" [mm_mult.cc:22]   --->   Operation 375 'load' 'a_load_24' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 376 [1/1] (1.81ns)   --->   "%add_ln22_21 = add i14 %phi_mul, 25" [mm_mult.cc:22]   --->   Operation 376 'add' 'add_ln22_21' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln22_26 = zext i14 %add_ln22_21 to i64" [mm_mult.cc:22]   --->   Operation 377 'zext' 'zext_ln22_26' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_14 : Operation 378 [1/1] (0.00ns)   --->   "%a_addr_25 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_26" [mm_mult.cc:22]   --->   Operation 378 'getelementptr' 'a_addr_25' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_14 : Operation 379 [2/2] (3.25ns)   --->   "%a_load_25 = load i32* %a_addr_25, align 4" [mm_mult.cc:22]   --->   Operation 379 'load' 'a_load_25' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 15 <SV = 14> <Delay = 5.06>
ST_15 : Operation 380 [1/2] (3.25ns)   --->   "%a_load_24 = load i32* %a_addr_24, align 4" [mm_mult.cc:22]   --->   Operation 380 'load' 'a_load_24' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 381 [1/2] (3.25ns)   --->   "%a_load_25 = load i32* %a_addr_25, align 4" [mm_mult.cc:22]   --->   Operation 381 'load' 'a_load_25' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 382 [1/1] (1.81ns)   --->   "%add_ln22_22 = add i14 %phi_mul, 26" [mm_mult.cc:22]   --->   Operation 382 'add' 'add_ln22_22' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln22_27 = zext i14 %add_ln22_22 to i64" [mm_mult.cc:22]   --->   Operation 383 'zext' 'zext_ln22_27' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_15 : Operation 384 [1/1] (0.00ns)   --->   "%a_addr_26 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_27" [mm_mult.cc:22]   --->   Operation 384 'getelementptr' 'a_addr_26' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_15 : Operation 385 [2/2] (3.25ns)   --->   "%a_load_26 = load i32* %a_addr_26, align 4" [mm_mult.cc:22]   --->   Operation 385 'load' 'a_load_26' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 386 [1/1] (1.81ns)   --->   "%add_ln22_23 = add i14 %phi_mul, 27" [mm_mult.cc:22]   --->   Operation 386 'add' 'add_ln22_23' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln22_28 = zext i14 %add_ln22_23 to i64" [mm_mult.cc:22]   --->   Operation 387 'zext' 'zext_ln22_28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_15 : Operation 388 [1/1] (0.00ns)   --->   "%a_addr_27 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_28" [mm_mult.cc:22]   --->   Operation 388 'getelementptr' 'a_addr_27' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_15 : Operation 389 [2/2] (3.25ns)   --->   "%a_load_27 = load i32* %a_addr_27, align 4" [mm_mult.cc:22]   --->   Operation 389 'load' 'a_load_27' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 16 <SV = 15> <Delay = 5.06>
ST_16 : Operation 390 [1/2] (3.25ns)   --->   "%a_load_26 = load i32* %a_addr_26, align 4" [mm_mult.cc:22]   --->   Operation 390 'load' 'a_load_26' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 391 [1/2] (3.25ns)   --->   "%a_load_27 = load i32* %a_addr_27, align 4" [mm_mult.cc:22]   --->   Operation 391 'load' 'a_load_27' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 392 [1/1] (1.81ns)   --->   "%add_ln22_24 = add i14 %phi_mul, 28" [mm_mult.cc:22]   --->   Operation 392 'add' 'add_ln22_24' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln22_29 = zext i14 %add_ln22_24 to i64" [mm_mult.cc:22]   --->   Operation 393 'zext' 'zext_ln22_29' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 394 [1/1] (0.00ns)   --->   "%a_addr_28 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_29" [mm_mult.cc:22]   --->   Operation 394 'getelementptr' 'a_addr_28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 395 [2/2] (3.25ns)   --->   "%a_load_28 = load i32* %a_addr_28, align 4" [mm_mult.cc:22]   --->   Operation 395 'load' 'a_load_28' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 396 [1/1] (1.81ns)   --->   "%add_ln22_25 = add i14 %phi_mul, 29" [mm_mult.cc:22]   --->   Operation 396 'add' 'add_ln22_25' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln22_30 = zext i14 %add_ln22_25 to i64" [mm_mult.cc:22]   --->   Operation 397 'zext' 'zext_ln22_30' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 398 [1/1] (0.00ns)   --->   "%a_addr_29 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_30" [mm_mult.cc:22]   --->   Operation 398 'getelementptr' 'a_addr_29' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 399 [2/2] (3.25ns)   --->   "%a_load_29 = load i32* %a_addr_29, align 4" [mm_mult.cc:22]   --->   Operation 399 'load' 'a_load_29' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 17 <SV = 16> <Delay = 5.06>
ST_17 : Operation 400 [1/2] (3.25ns)   --->   "%a_load_28 = load i32* %a_addr_28, align 4" [mm_mult.cc:22]   --->   Operation 400 'load' 'a_load_28' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 401 [1/2] (3.25ns)   --->   "%a_load_29 = load i32* %a_addr_29, align 4" [mm_mult.cc:22]   --->   Operation 401 'load' 'a_load_29' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 402 [1/1] (1.81ns)   --->   "%add_ln22_26 = add i14 %phi_mul, 30" [mm_mult.cc:22]   --->   Operation 402 'add' 'add_ln22_26' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln22_31 = zext i14 %add_ln22_26 to i64" [mm_mult.cc:22]   --->   Operation 403 'zext' 'zext_ln22_31' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 404 [1/1] (0.00ns)   --->   "%a_addr_30 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_31" [mm_mult.cc:22]   --->   Operation 404 'getelementptr' 'a_addr_30' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 405 [2/2] (3.25ns)   --->   "%a_load_30 = load i32* %a_addr_30, align 4" [mm_mult.cc:22]   --->   Operation 405 'load' 'a_load_30' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 406 [1/1] (1.81ns)   --->   "%add_ln22_27 = add i14 %phi_mul, 31" [mm_mult.cc:22]   --->   Operation 406 'add' 'add_ln22_27' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln22_32 = zext i14 %add_ln22_27 to i64" [mm_mult.cc:22]   --->   Operation 407 'zext' 'zext_ln22_32' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 408 [1/1] (0.00ns)   --->   "%a_addr_31 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_32" [mm_mult.cc:22]   --->   Operation 408 'getelementptr' 'a_addr_31' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 409 [2/2] (3.25ns)   --->   "%a_load_31 = load i32* %a_addr_31, align 4" [mm_mult.cc:22]   --->   Operation 409 'load' 'a_load_31' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 18 <SV = 17> <Delay = 5.06>
ST_18 : Operation 410 [1/2] (3.25ns)   --->   "%a_load_30 = load i32* %a_addr_30, align 4" [mm_mult.cc:22]   --->   Operation 410 'load' 'a_load_30' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 411 [1/2] (3.25ns)   --->   "%a_load_31 = load i32* %a_addr_31, align 4" [mm_mult.cc:22]   --->   Operation 411 'load' 'a_load_31' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 412 [1/1] (1.81ns)   --->   "%add_ln22_28 = add i14 %phi_mul, 32" [mm_mult.cc:22]   --->   Operation 412 'add' 'add_ln22_28' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln22_33 = zext i14 %add_ln22_28 to i64" [mm_mult.cc:22]   --->   Operation 413 'zext' 'zext_ln22_33' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_18 : Operation 414 [1/1] (0.00ns)   --->   "%a_addr_32 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_33" [mm_mult.cc:22]   --->   Operation 414 'getelementptr' 'a_addr_32' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_18 : Operation 415 [2/2] (3.25ns)   --->   "%a_load_32 = load i32* %a_addr_32, align 4" [mm_mult.cc:22]   --->   Operation 415 'load' 'a_load_32' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 416 [1/1] (1.81ns)   --->   "%add_ln22_29 = add i14 %phi_mul, 33" [mm_mult.cc:22]   --->   Operation 416 'add' 'add_ln22_29' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln22_34 = zext i14 %add_ln22_29 to i64" [mm_mult.cc:22]   --->   Operation 417 'zext' 'zext_ln22_34' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_18 : Operation 418 [1/1] (0.00ns)   --->   "%a_addr_33 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_34" [mm_mult.cc:22]   --->   Operation 418 'getelementptr' 'a_addr_33' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_18 : Operation 419 [2/2] (3.25ns)   --->   "%a_load_33 = load i32* %a_addr_33, align 4" [mm_mult.cc:22]   --->   Operation 419 'load' 'a_load_33' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 19 <SV = 18> <Delay = 5.06>
ST_19 : Operation 420 [1/2] (3.25ns)   --->   "%a_load_32 = load i32* %a_addr_32, align 4" [mm_mult.cc:22]   --->   Operation 420 'load' 'a_load_32' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 421 [1/2] (3.25ns)   --->   "%a_load_33 = load i32* %a_addr_33, align 4" [mm_mult.cc:22]   --->   Operation 421 'load' 'a_load_33' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 422 [1/1] (1.81ns)   --->   "%add_ln22_30 = add i14 %phi_mul, 34" [mm_mult.cc:22]   --->   Operation 422 'add' 'add_ln22_30' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln22_35 = zext i14 %add_ln22_30 to i64" [mm_mult.cc:22]   --->   Operation 423 'zext' 'zext_ln22_35' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_19 : Operation 424 [1/1] (0.00ns)   --->   "%a_addr_34 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_35" [mm_mult.cc:22]   --->   Operation 424 'getelementptr' 'a_addr_34' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_19 : Operation 425 [2/2] (3.25ns)   --->   "%a_load_34 = load i32* %a_addr_34, align 4" [mm_mult.cc:22]   --->   Operation 425 'load' 'a_load_34' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 426 [1/1] (1.81ns)   --->   "%add_ln22_31 = add i14 %phi_mul, 35" [mm_mult.cc:22]   --->   Operation 426 'add' 'add_ln22_31' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln22_36 = zext i14 %add_ln22_31 to i64" [mm_mult.cc:22]   --->   Operation 427 'zext' 'zext_ln22_36' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_19 : Operation 428 [1/1] (0.00ns)   --->   "%a_addr_35 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_36" [mm_mult.cc:22]   --->   Operation 428 'getelementptr' 'a_addr_35' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_19 : Operation 429 [2/2] (3.25ns)   --->   "%a_load_35 = load i32* %a_addr_35, align 4" [mm_mult.cc:22]   --->   Operation 429 'load' 'a_load_35' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 20 <SV = 19> <Delay = 5.06>
ST_20 : Operation 430 [1/2] (3.25ns)   --->   "%a_load_34 = load i32* %a_addr_34, align 4" [mm_mult.cc:22]   --->   Operation 430 'load' 'a_load_34' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 431 [1/2] (3.25ns)   --->   "%a_load_35 = load i32* %a_addr_35, align 4" [mm_mult.cc:22]   --->   Operation 431 'load' 'a_load_35' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 432 [1/1] (1.81ns)   --->   "%add_ln22_32 = add i14 %phi_mul, 36" [mm_mult.cc:22]   --->   Operation 432 'add' 'add_ln22_32' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln22_37 = zext i14 %add_ln22_32 to i64" [mm_mult.cc:22]   --->   Operation 433 'zext' 'zext_ln22_37' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_20 : Operation 434 [1/1] (0.00ns)   --->   "%a_addr_36 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_37" [mm_mult.cc:22]   --->   Operation 434 'getelementptr' 'a_addr_36' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_20 : Operation 435 [2/2] (3.25ns)   --->   "%a_load_36 = load i32* %a_addr_36, align 4" [mm_mult.cc:22]   --->   Operation 435 'load' 'a_load_36' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 436 [1/1] (1.81ns)   --->   "%add_ln22_33 = add i14 %phi_mul, 37" [mm_mult.cc:22]   --->   Operation 436 'add' 'add_ln22_33' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln22_38 = zext i14 %add_ln22_33 to i64" [mm_mult.cc:22]   --->   Operation 437 'zext' 'zext_ln22_38' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_20 : Operation 438 [1/1] (0.00ns)   --->   "%a_addr_37 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_38" [mm_mult.cc:22]   --->   Operation 438 'getelementptr' 'a_addr_37' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_20 : Operation 439 [2/2] (3.25ns)   --->   "%a_load_37 = load i32* %a_addr_37, align 4" [mm_mult.cc:22]   --->   Operation 439 'load' 'a_load_37' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 21 <SV = 20> <Delay = 5.06>
ST_21 : Operation 440 [1/2] (3.25ns)   --->   "%a_load_36 = load i32* %a_addr_36, align 4" [mm_mult.cc:22]   --->   Operation 440 'load' 'a_load_36' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 441 [1/2] (3.25ns)   --->   "%a_load_37 = load i32* %a_addr_37, align 4" [mm_mult.cc:22]   --->   Operation 441 'load' 'a_load_37' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 442 [1/1] (1.81ns)   --->   "%add_ln22_34 = add i14 %phi_mul, 38" [mm_mult.cc:22]   --->   Operation 442 'add' 'add_ln22_34' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln22_39 = zext i14 %add_ln22_34 to i64" [mm_mult.cc:22]   --->   Operation 443 'zext' 'zext_ln22_39' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_21 : Operation 444 [1/1] (0.00ns)   --->   "%a_addr_38 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_39" [mm_mult.cc:22]   --->   Operation 444 'getelementptr' 'a_addr_38' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_21 : Operation 445 [2/2] (3.25ns)   --->   "%a_load_38 = load i32* %a_addr_38, align 4" [mm_mult.cc:22]   --->   Operation 445 'load' 'a_load_38' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 446 [1/1] (1.81ns)   --->   "%add_ln22_35 = add i14 %phi_mul, 39" [mm_mult.cc:22]   --->   Operation 446 'add' 'add_ln22_35' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln22_40 = zext i14 %add_ln22_35 to i64" [mm_mult.cc:22]   --->   Operation 447 'zext' 'zext_ln22_40' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_21 : Operation 448 [1/1] (0.00ns)   --->   "%a_addr_39 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_40" [mm_mult.cc:22]   --->   Operation 448 'getelementptr' 'a_addr_39' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_21 : Operation 449 [2/2] (3.25ns)   --->   "%a_load_39 = load i32* %a_addr_39, align 4" [mm_mult.cc:22]   --->   Operation 449 'load' 'a_load_39' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 22 <SV = 21> <Delay = 5.06>
ST_22 : Operation 450 [1/2] (3.25ns)   --->   "%a_load_38 = load i32* %a_addr_38, align 4" [mm_mult.cc:22]   --->   Operation 450 'load' 'a_load_38' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 451 [1/2] (3.25ns)   --->   "%a_load_39 = load i32* %a_addr_39, align 4" [mm_mult.cc:22]   --->   Operation 451 'load' 'a_load_39' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 452 [1/1] (1.81ns)   --->   "%add_ln22_36 = add i14 %phi_mul, 40" [mm_mult.cc:22]   --->   Operation 452 'add' 'add_ln22_36' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln22_41 = zext i14 %add_ln22_36 to i64" [mm_mult.cc:22]   --->   Operation 453 'zext' 'zext_ln22_41' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_22 : Operation 454 [1/1] (0.00ns)   --->   "%a_addr_40 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_41" [mm_mult.cc:22]   --->   Operation 454 'getelementptr' 'a_addr_40' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_22 : Operation 455 [2/2] (3.25ns)   --->   "%a_load_40 = load i32* %a_addr_40, align 4" [mm_mult.cc:22]   --->   Operation 455 'load' 'a_load_40' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 456 [1/1] (1.81ns)   --->   "%add_ln22_37 = add i14 %phi_mul, 41" [mm_mult.cc:22]   --->   Operation 456 'add' 'add_ln22_37' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln22_42 = zext i14 %add_ln22_37 to i64" [mm_mult.cc:22]   --->   Operation 457 'zext' 'zext_ln22_42' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_22 : Operation 458 [1/1] (0.00ns)   --->   "%a_addr_41 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_42" [mm_mult.cc:22]   --->   Operation 458 'getelementptr' 'a_addr_41' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_22 : Operation 459 [2/2] (3.25ns)   --->   "%a_load_41 = load i32* %a_addr_41, align 4" [mm_mult.cc:22]   --->   Operation 459 'load' 'a_load_41' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 23 <SV = 22> <Delay = 5.06>
ST_23 : Operation 460 [1/2] (3.25ns)   --->   "%a_load_40 = load i32* %a_addr_40, align 4" [mm_mult.cc:22]   --->   Operation 460 'load' 'a_load_40' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 461 [1/2] (3.25ns)   --->   "%a_load_41 = load i32* %a_addr_41, align 4" [mm_mult.cc:22]   --->   Operation 461 'load' 'a_load_41' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 462 [1/1] (1.81ns)   --->   "%add_ln22_38 = add i14 %phi_mul, 42" [mm_mult.cc:22]   --->   Operation 462 'add' 'add_ln22_38' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln22_43 = zext i14 %add_ln22_38 to i64" [mm_mult.cc:22]   --->   Operation 463 'zext' 'zext_ln22_43' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_23 : Operation 464 [1/1] (0.00ns)   --->   "%a_addr_42 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_43" [mm_mult.cc:22]   --->   Operation 464 'getelementptr' 'a_addr_42' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_23 : Operation 465 [2/2] (3.25ns)   --->   "%a_load_42 = load i32* %a_addr_42, align 4" [mm_mult.cc:22]   --->   Operation 465 'load' 'a_load_42' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 466 [1/1] (1.81ns)   --->   "%add_ln22_39 = add i14 %phi_mul, 43" [mm_mult.cc:22]   --->   Operation 466 'add' 'add_ln22_39' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln22_44 = zext i14 %add_ln22_39 to i64" [mm_mult.cc:22]   --->   Operation 467 'zext' 'zext_ln22_44' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_23 : Operation 468 [1/1] (0.00ns)   --->   "%a_addr_43 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_44" [mm_mult.cc:22]   --->   Operation 468 'getelementptr' 'a_addr_43' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_23 : Operation 469 [2/2] (3.25ns)   --->   "%a_load_43 = load i32* %a_addr_43, align 4" [mm_mult.cc:22]   --->   Operation 469 'load' 'a_load_43' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 24 <SV = 23> <Delay = 5.06>
ST_24 : Operation 470 [1/2] (3.25ns)   --->   "%a_load_42 = load i32* %a_addr_42, align 4" [mm_mult.cc:22]   --->   Operation 470 'load' 'a_load_42' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 471 [1/2] (3.25ns)   --->   "%a_load_43 = load i32* %a_addr_43, align 4" [mm_mult.cc:22]   --->   Operation 471 'load' 'a_load_43' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 472 [1/1] (1.81ns)   --->   "%add_ln22_40 = add i14 %phi_mul, 44" [mm_mult.cc:22]   --->   Operation 472 'add' 'add_ln22_40' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln22_45 = zext i14 %add_ln22_40 to i64" [mm_mult.cc:22]   --->   Operation 473 'zext' 'zext_ln22_45' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_24 : Operation 474 [1/1] (0.00ns)   --->   "%a_addr_44 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_45" [mm_mult.cc:22]   --->   Operation 474 'getelementptr' 'a_addr_44' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_24 : Operation 475 [2/2] (3.25ns)   --->   "%a_load_44 = load i32* %a_addr_44, align 4" [mm_mult.cc:22]   --->   Operation 475 'load' 'a_load_44' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 476 [1/1] (1.81ns)   --->   "%add_ln22_41 = add i14 %phi_mul, 45" [mm_mult.cc:22]   --->   Operation 476 'add' 'add_ln22_41' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln22_46 = zext i14 %add_ln22_41 to i64" [mm_mult.cc:22]   --->   Operation 477 'zext' 'zext_ln22_46' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_24 : Operation 478 [1/1] (0.00ns)   --->   "%a_addr_45 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_46" [mm_mult.cc:22]   --->   Operation 478 'getelementptr' 'a_addr_45' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_24 : Operation 479 [2/2] (3.25ns)   --->   "%a_load_45 = load i32* %a_addr_45, align 4" [mm_mult.cc:22]   --->   Operation 479 'load' 'a_load_45' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 25 <SV = 24> <Delay = 5.06>
ST_25 : Operation 480 [1/2] (3.25ns)   --->   "%a_load_44 = load i32* %a_addr_44, align 4" [mm_mult.cc:22]   --->   Operation 480 'load' 'a_load_44' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 481 [1/2] (3.25ns)   --->   "%a_load_45 = load i32* %a_addr_45, align 4" [mm_mult.cc:22]   --->   Operation 481 'load' 'a_load_45' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 482 [1/1] (1.81ns)   --->   "%add_ln22_42 = add i14 %phi_mul, 46" [mm_mult.cc:22]   --->   Operation 482 'add' 'add_ln22_42' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln22_47 = zext i14 %add_ln22_42 to i64" [mm_mult.cc:22]   --->   Operation 483 'zext' 'zext_ln22_47' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_25 : Operation 484 [1/1] (0.00ns)   --->   "%a_addr_46 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_47" [mm_mult.cc:22]   --->   Operation 484 'getelementptr' 'a_addr_46' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_25 : Operation 485 [2/2] (3.25ns)   --->   "%a_load_46 = load i32* %a_addr_46, align 4" [mm_mult.cc:22]   --->   Operation 485 'load' 'a_load_46' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 486 [1/1] (1.81ns)   --->   "%add_ln22_43 = add i14 %phi_mul, 47" [mm_mult.cc:22]   --->   Operation 486 'add' 'add_ln22_43' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln22_48 = zext i14 %add_ln22_43 to i64" [mm_mult.cc:22]   --->   Operation 487 'zext' 'zext_ln22_48' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_25 : Operation 488 [1/1] (0.00ns)   --->   "%a_addr_47 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_48" [mm_mult.cc:22]   --->   Operation 488 'getelementptr' 'a_addr_47' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_25 : Operation 489 [2/2] (3.25ns)   --->   "%a_load_47 = load i32* %a_addr_47, align 4" [mm_mult.cc:22]   --->   Operation 489 'load' 'a_load_47' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 26 <SV = 25> <Delay = 5.06>
ST_26 : Operation 490 [1/2] (3.25ns)   --->   "%a_load_46 = load i32* %a_addr_46, align 4" [mm_mult.cc:22]   --->   Operation 490 'load' 'a_load_46' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 491 [1/2] (3.25ns)   --->   "%a_load_47 = load i32* %a_addr_47, align 4" [mm_mult.cc:22]   --->   Operation 491 'load' 'a_load_47' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 492 [1/1] (1.81ns)   --->   "%add_ln22_44 = add i14 %phi_mul, 48" [mm_mult.cc:22]   --->   Operation 492 'add' 'add_ln22_44' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln22_49 = zext i14 %add_ln22_44 to i64" [mm_mult.cc:22]   --->   Operation 493 'zext' 'zext_ln22_49' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_26 : Operation 494 [1/1] (0.00ns)   --->   "%a_addr_48 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_49" [mm_mult.cc:22]   --->   Operation 494 'getelementptr' 'a_addr_48' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_26 : Operation 495 [2/2] (3.25ns)   --->   "%a_load_48 = load i32* %a_addr_48, align 4" [mm_mult.cc:22]   --->   Operation 495 'load' 'a_load_48' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 496 [1/1] (1.81ns)   --->   "%add_ln22_45 = add i14 %phi_mul, 49" [mm_mult.cc:22]   --->   Operation 496 'add' 'add_ln22_45' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln22_50 = zext i14 %add_ln22_45 to i64" [mm_mult.cc:22]   --->   Operation 497 'zext' 'zext_ln22_50' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_26 : Operation 498 [1/1] (0.00ns)   --->   "%a_addr_49 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_50" [mm_mult.cc:22]   --->   Operation 498 'getelementptr' 'a_addr_49' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_26 : Operation 499 [2/2] (3.25ns)   --->   "%a_load_49 = load i32* %a_addr_49, align 4" [mm_mult.cc:22]   --->   Operation 499 'load' 'a_load_49' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 27 <SV = 26> <Delay = 5.06>
ST_27 : Operation 500 [1/2] (3.25ns)   --->   "%a_load_48 = load i32* %a_addr_48, align 4" [mm_mult.cc:22]   --->   Operation 500 'load' 'a_load_48' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 501 [1/2] (3.25ns)   --->   "%a_load_49 = load i32* %a_addr_49, align 4" [mm_mult.cc:22]   --->   Operation 501 'load' 'a_load_49' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 502 [1/1] (1.81ns)   --->   "%add_ln22_46 = add i14 %phi_mul, 50" [mm_mult.cc:22]   --->   Operation 502 'add' 'add_ln22_46' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln22_51 = zext i14 %add_ln22_46 to i64" [mm_mult.cc:22]   --->   Operation 503 'zext' 'zext_ln22_51' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_27 : Operation 504 [1/1] (0.00ns)   --->   "%a_addr_50 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_51" [mm_mult.cc:22]   --->   Operation 504 'getelementptr' 'a_addr_50' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_27 : Operation 505 [2/2] (3.25ns)   --->   "%a_load_50 = load i32* %a_addr_50, align 4" [mm_mult.cc:22]   --->   Operation 505 'load' 'a_load_50' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 506 [1/1] (1.81ns)   --->   "%add_ln22_47 = add i14 %phi_mul, 51" [mm_mult.cc:22]   --->   Operation 506 'add' 'add_ln22_47' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln22_52 = zext i14 %add_ln22_47 to i64" [mm_mult.cc:22]   --->   Operation 507 'zext' 'zext_ln22_52' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_27 : Operation 508 [1/1] (0.00ns)   --->   "%a_addr_51 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_52" [mm_mult.cc:22]   --->   Operation 508 'getelementptr' 'a_addr_51' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_27 : Operation 509 [2/2] (3.25ns)   --->   "%a_load_51 = load i32* %a_addr_51, align 4" [mm_mult.cc:22]   --->   Operation 509 'load' 'a_load_51' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 28 <SV = 27> <Delay = 6.50>
ST_28 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i7 %i_0 to i64" [mm_mult.cc:22]   --->   Operation 510 'zext' 'zext_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_28 : Operation 511 [1/1] (0.00ns)   --->   "%a_buff_0_addr = getelementptr [100 x i64]* %a_buff_0, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 511 'getelementptr' 'a_buff_0_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_28 : Operation 512 [1/1] (0.00ns)   --->   "%a_buff_1_addr = getelementptr [100 x i64]* %a_buff_1, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 512 'getelementptr' 'a_buff_1_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_28 : Operation 513 [1/2] (3.25ns)   --->   "%a_load_50 = load i32* %a_addr_50, align 4" [mm_mult.cc:22]   --->   Operation 513 'load' 'a_load_50' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_50, i32 %a_load)" [mm_mult.cc:22]   --->   Operation 514 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_28 : Operation 515 [1/1] (3.25ns)   --->   "store i64 %tmp_s, i64* %a_buff_0_addr, align 8" [mm_mult.cc:22]   --->   Operation 515 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 516 [1/2] (3.25ns)   --->   "%a_load_51 = load i32* %a_addr_51, align 4" [mm_mult.cc:22]   --->   Operation 516 'load' 'a_load_51' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_51, i32 %a_load_1)" [mm_mult.cc:22]   --->   Operation 517 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_28 : Operation 518 [1/1] (3.25ns)   --->   "store i64 %tmp_1, i64* %a_buff_1_addr, align 8" [mm_mult.cc:22]   --->   Operation 518 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 519 [1/1] (1.81ns)   --->   "%add_ln22_48 = add i14 %phi_mul, 52" [mm_mult.cc:22]   --->   Operation 519 'add' 'add_ln22_48' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln22_53 = zext i14 %add_ln22_48 to i64" [mm_mult.cc:22]   --->   Operation 520 'zext' 'zext_ln22_53' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_28 : Operation 521 [1/1] (0.00ns)   --->   "%a_addr_52 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_53" [mm_mult.cc:22]   --->   Operation 521 'getelementptr' 'a_addr_52' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_28 : Operation 522 [2/2] (3.25ns)   --->   "%a_load_52 = load i32* %a_addr_52, align 4" [mm_mult.cc:22]   --->   Operation 522 'load' 'a_load_52' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 523 [1/1] (1.81ns)   --->   "%add_ln22_49 = add i14 %phi_mul, 53" [mm_mult.cc:22]   --->   Operation 523 'add' 'add_ln22_49' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln22_54 = zext i14 %add_ln22_49 to i64" [mm_mult.cc:22]   --->   Operation 524 'zext' 'zext_ln22_54' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_28 : Operation 525 [1/1] (0.00ns)   --->   "%a_addr_53 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_54" [mm_mult.cc:22]   --->   Operation 525 'getelementptr' 'a_addr_53' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_28 : Operation 526 [2/2] (3.25ns)   --->   "%a_load_53 = load i32* %a_addr_53, align 4" [mm_mult.cc:22]   --->   Operation 526 'load' 'a_load_53' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 29 <SV = 28> <Delay = 6.50>
ST_29 : Operation 527 [1/1] (0.00ns)   --->   "%a_buff_2_addr = getelementptr [100 x i64]* %a_buff_2, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 527 'getelementptr' 'a_buff_2_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_29 : Operation 528 [1/1] (0.00ns)   --->   "%a_buff_3_addr = getelementptr [100 x i64]* %a_buff_3, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 528 'getelementptr' 'a_buff_3_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_29 : Operation 529 [1/2] (3.25ns)   --->   "%a_load_52 = load i32* %a_addr_52, align 4" [mm_mult.cc:22]   --->   Operation 529 'load' 'a_load_52' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_52, i32 %a_load_2)" [mm_mult.cc:22]   --->   Operation 530 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_29 : Operation 531 [1/1] (3.25ns)   --->   "store i64 %tmp_2, i64* %a_buff_2_addr, align 8" [mm_mult.cc:22]   --->   Operation 531 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 532 [1/2] (3.25ns)   --->   "%a_load_53 = load i32* %a_addr_53, align 4" [mm_mult.cc:22]   --->   Operation 532 'load' 'a_load_53' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_53, i32 %a_load_3)" [mm_mult.cc:22]   --->   Operation 533 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_29 : Operation 534 [1/1] (3.25ns)   --->   "store i64 %tmp_3, i64* %a_buff_3_addr, align 8" [mm_mult.cc:22]   --->   Operation 534 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 535 [1/1] (1.81ns)   --->   "%add_ln22_50 = add i14 %phi_mul, 54" [mm_mult.cc:22]   --->   Operation 535 'add' 'add_ln22_50' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln22_55 = zext i14 %add_ln22_50 to i64" [mm_mult.cc:22]   --->   Operation 536 'zext' 'zext_ln22_55' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_29 : Operation 537 [1/1] (0.00ns)   --->   "%a_addr_54 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_55" [mm_mult.cc:22]   --->   Operation 537 'getelementptr' 'a_addr_54' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_29 : Operation 538 [2/2] (3.25ns)   --->   "%a_load_54 = load i32* %a_addr_54, align 4" [mm_mult.cc:22]   --->   Operation 538 'load' 'a_load_54' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 539 [1/1] (1.81ns)   --->   "%add_ln22_51 = add i14 %phi_mul, 55" [mm_mult.cc:22]   --->   Operation 539 'add' 'add_ln22_51' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln22_56 = zext i14 %add_ln22_51 to i64" [mm_mult.cc:22]   --->   Operation 540 'zext' 'zext_ln22_56' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_29 : Operation 541 [1/1] (0.00ns)   --->   "%a_addr_55 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_56" [mm_mult.cc:22]   --->   Operation 541 'getelementptr' 'a_addr_55' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_29 : Operation 542 [2/2] (3.25ns)   --->   "%a_load_55 = load i32* %a_addr_55, align 4" [mm_mult.cc:22]   --->   Operation 542 'load' 'a_load_55' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 30 <SV = 29> <Delay = 6.50>
ST_30 : Operation 543 [1/1] (0.00ns)   --->   "%a_buff_4_addr = getelementptr [100 x i64]* %a_buff_4, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 543 'getelementptr' 'a_buff_4_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_30 : Operation 544 [1/1] (0.00ns)   --->   "%a_buff_5_addr = getelementptr [100 x i64]* %a_buff_5, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 544 'getelementptr' 'a_buff_5_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_30 : Operation 545 [1/2] (3.25ns)   --->   "%a_load_54 = load i32* %a_addr_54, align 4" [mm_mult.cc:22]   --->   Operation 545 'load' 'a_load_54' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_54, i32 %a_load_4)" [mm_mult.cc:22]   --->   Operation 546 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_30 : Operation 547 [1/1] (3.25ns)   --->   "store i64 %tmp_4, i64* %a_buff_4_addr, align 8" [mm_mult.cc:22]   --->   Operation 547 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 548 [1/2] (3.25ns)   --->   "%a_load_55 = load i32* %a_addr_55, align 4" [mm_mult.cc:22]   --->   Operation 548 'load' 'a_load_55' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_55, i32 %a_load_5)" [mm_mult.cc:22]   --->   Operation 549 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_30 : Operation 550 [1/1] (3.25ns)   --->   "store i64 %tmp_5, i64* %a_buff_5_addr, align 8" [mm_mult.cc:22]   --->   Operation 550 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 551 [1/1] (1.81ns)   --->   "%add_ln22_52 = add i14 %phi_mul, 56" [mm_mult.cc:22]   --->   Operation 551 'add' 'add_ln22_52' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln22_57 = zext i14 %add_ln22_52 to i64" [mm_mult.cc:22]   --->   Operation 552 'zext' 'zext_ln22_57' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_30 : Operation 553 [1/1] (0.00ns)   --->   "%a_addr_56 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_57" [mm_mult.cc:22]   --->   Operation 553 'getelementptr' 'a_addr_56' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_30 : Operation 554 [2/2] (3.25ns)   --->   "%a_load_56 = load i32* %a_addr_56, align 4" [mm_mult.cc:22]   --->   Operation 554 'load' 'a_load_56' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 555 [1/1] (1.81ns)   --->   "%add_ln22_53 = add i14 %phi_mul, 57" [mm_mult.cc:22]   --->   Operation 555 'add' 'add_ln22_53' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln22_58 = zext i14 %add_ln22_53 to i64" [mm_mult.cc:22]   --->   Operation 556 'zext' 'zext_ln22_58' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_30 : Operation 557 [1/1] (0.00ns)   --->   "%a_addr_57 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_58" [mm_mult.cc:22]   --->   Operation 557 'getelementptr' 'a_addr_57' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_30 : Operation 558 [2/2] (3.25ns)   --->   "%a_load_57 = load i32* %a_addr_57, align 4" [mm_mult.cc:22]   --->   Operation 558 'load' 'a_load_57' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 31 <SV = 30> <Delay = 6.50>
ST_31 : Operation 559 [1/1] (0.00ns)   --->   "%a_buff_6_addr = getelementptr [100 x i64]* %a_buff_6, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 559 'getelementptr' 'a_buff_6_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_31 : Operation 560 [1/1] (0.00ns)   --->   "%a_buff_7_addr = getelementptr [100 x i64]* %a_buff_7, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 560 'getelementptr' 'a_buff_7_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_31 : Operation 561 [1/2] (3.25ns)   --->   "%a_load_56 = load i32* %a_addr_56, align 4" [mm_mult.cc:22]   --->   Operation 561 'load' 'a_load_56' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_56, i32 %a_load_6)" [mm_mult.cc:22]   --->   Operation 562 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_31 : Operation 563 [1/1] (3.25ns)   --->   "store i64 %tmp_6, i64* %a_buff_6_addr, align 8" [mm_mult.cc:22]   --->   Operation 563 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 564 [1/2] (3.25ns)   --->   "%a_load_57 = load i32* %a_addr_57, align 4" [mm_mult.cc:22]   --->   Operation 564 'load' 'a_load_57' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_57, i32 %a_load_7)" [mm_mult.cc:22]   --->   Operation 565 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_31 : Operation 566 [1/1] (3.25ns)   --->   "store i64 %tmp_7, i64* %a_buff_7_addr, align 8" [mm_mult.cc:22]   --->   Operation 566 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 567 [1/1] (1.81ns)   --->   "%add_ln22_54 = add i14 %phi_mul, 58" [mm_mult.cc:22]   --->   Operation 567 'add' 'add_ln22_54' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln22_59 = zext i14 %add_ln22_54 to i64" [mm_mult.cc:22]   --->   Operation 568 'zext' 'zext_ln22_59' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_31 : Operation 569 [1/1] (0.00ns)   --->   "%a_addr_58 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_59" [mm_mult.cc:22]   --->   Operation 569 'getelementptr' 'a_addr_58' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_31 : Operation 570 [2/2] (3.25ns)   --->   "%a_load_58 = load i32* %a_addr_58, align 4" [mm_mult.cc:22]   --->   Operation 570 'load' 'a_load_58' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 571 [1/1] (1.81ns)   --->   "%add_ln22_55 = add i14 %phi_mul, 59" [mm_mult.cc:22]   --->   Operation 571 'add' 'add_ln22_55' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln22_60 = zext i14 %add_ln22_55 to i64" [mm_mult.cc:22]   --->   Operation 572 'zext' 'zext_ln22_60' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_31 : Operation 573 [1/1] (0.00ns)   --->   "%a_addr_59 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_60" [mm_mult.cc:22]   --->   Operation 573 'getelementptr' 'a_addr_59' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_31 : Operation 574 [2/2] (3.25ns)   --->   "%a_load_59 = load i32* %a_addr_59, align 4" [mm_mult.cc:22]   --->   Operation 574 'load' 'a_load_59' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 32 <SV = 31> <Delay = 6.50>
ST_32 : Operation 575 [1/1] (0.00ns)   --->   "%a_buff_8_addr = getelementptr [100 x i64]* %a_buff_8, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 575 'getelementptr' 'a_buff_8_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_32 : Operation 576 [1/1] (0.00ns)   --->   "%a_buff_9_addr = getelementptr [100 x i64]* %a_buff_9, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 576 'getelementptr' 'a_buff_9_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_32 : Operation 577 [1/2] (3.25ns)   --->   "%a_load_58 = load i32* %a_addr_58, align 4" [mm_mult.cc:22]   --->   Operation 577 'load' 'a_load_58' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_58, i32 %a_load_8)" [mm_mult.cc:22]   --->   Operation 578 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_32 : Operation 579 [1/1] (3.25ns)   --->   "store i64 %tmp_8, i64* %a_buff_8_addr, align 8" [mm_mult.cc:22]   --->   Operation 579 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 580 [1/2] (3.25ns)   --->   "%a_load_59 = load i32* %a_addr_59, align 4" [mm_mult.cc:22]   --->   Operation 580 'load' 'a_load_59' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_59, i32 %a_load_9)" [mm_mult.cc:22]   --->   Operation 581 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_32 : Operation 582 [1/1] (3.25ns)   --->   "store i64 %tmp_9, i64* %a_buff_9_addr, align 8" [mm_mult.cc:22]   --->   Operation 582 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 583 [1/1] (1.81ns)   --->   "%add_ln22_56 = add i14 %phi_mul, 60" [mm_mult.cc:22]   --->   Operation 583 'add' 'add_ln22_56' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln22_61 = zext i14 %add_ln22_56 to i64" [mm_mult.cc:22]   --->   Operation 584 'zext' 'zext_ln22_61' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_32 : Operation 585 [1/1] (0.00ns)   --->   "%a_addr_60 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_61" [mm_mult.cc:22]   --->   Operation 585 'getelementptr' 'a_addr_60' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_32 : Operation 586 [2/2] (3.25ns)   --->   "%a_load_60 = load i32* %a_addr_60, align 4" [mm_mult.cc:22]   --->   Operation 586 'load' 'a_load_60' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 587 [1/1] (1.81ns)   --->   "%add_ln22_57 = add i14 %phi_mul, 61" [mm_mult.cc:22]   --->   Operation 587 'add' 'add_ln22_57' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln22_62 = zext i14 %add_ln22_57 to i64" [mm_mult.cc:22]   --->   Operation 588 'zext' 'zext_ln22_62' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_32 : Operation 589 [1/1] (0.00ns)   --->   "%a_addr_61 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_62" [mm_mult.cc:22]   --->   Operation 589 'getelementptr' 'a_addr_61' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_32 : Operation 590 [2/2] (3.25ns)   --->   "%a_load_61 = load i32* %a_addr_61, align 4" [mm_mult.cc:22]   --->   Operation 590 'load' 'a_load_61' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 33 <SV = 32> <Delay = 6.50>
ST_33 : Operation 591 [1/1] (0.00ns)   --->   "%a_buff_10_addr = getelementptr [100 x i64]* %a_buff_10, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 591 'getelementptr' 'a_buff_10_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_33 : Operation 592 [1/1] (0.00ns)   --->   "%a_buff_11_addr = getelementptr [100 x i64]* %a_buff_11, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 592 'getelementptr' 'a_buff_11_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_33 : Operation 593 [1/2] (3.25ns)   --->   "%a_load_60 = load i32* %a_addr_60, align 4" [mm_mult.cc:22]   --->   Operation 593 'load' 'a_load_60' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_60, i32 %a_load_10)" [mm_mult.cc:22]   --->   Operation 594 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_33 : Operation 595 [1/1] (3.25ns)   --->   "store i64 %tmp_10, i64* %a_buff_10_addr, align 8" [mm_mult.cc:22]   --->   Operation 595 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 596 [1/2] (3.25ns)   --->   "%a_load_61 = load i32* %a_addr_61, align 4" [mm_mult.cc:22]   --->   Operation 596 'load' 'a_load_61' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_61, i32 %a_load_11)" [mm_mult.cc:22]   --->   Operation 597 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_33 : Operation 598 [1/1] (3.25ns)   --->   "store i64 %tmp_11, i64* %a_buff_11_addr, align 8" [mm_mult.cc:22]   --->   Operation 598 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 599 [1/1] (1.81ns)   --->   "%add_ln22_58 = add i14 %phi_mul, 62" [mm_mult.cc:22]   --->   Operation 599 'add' 'add_ln22_58' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln22_63 = zext i14 %add_ln22_58 to i64" [mm_mult.cc:22]   --->   Operation 600 'zext' 'zext_ln22_63' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_33 : Operation 601 [1/1] (0.00ns)   --->   "%a_addr_62 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_63" [mm_mult.cc:22]   --->   Operation 601 'getelementptr' 'a_addr_62' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_33 : Operation 602 [2/2] (3.25ns)   --->   "%a_load_62 = load i32* %a_addr_62, align 4" [mm_mult.cc:22]   --->   Operation 602 'load' 'a_load_62' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 603 [1/1] (1.81ns)   --->   "%add_ln22_59 = add i14 %phi_mul, 63" [mm_mult.cc:22]   --->   Operation 603 'add' 'add_ln22_59' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln22_64 = zext i14 %add_ln22_59 to i64" [mm_mult.cc:22]   --->   Operation 604 'zext' 'zext_ln22_64' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_33 : Operation 605 [1/1] (0.00ns)   --->   "%a_addr_63 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_64" [mm_mult.cc:22]   --->   Operation 605 'getelementptr' 'a_addr_63' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_33 : Operation 606 [2/2] (3.25ns)   --->   "%a_load_63 = load i32* %a_addr_63, align 4" [mm_mult.cc:22]   --->   Operation 606 'load' 'a_load_63' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 34 <SV = 33> <Delay = 6.50>
ST_34 : Operation 607 [1/1] (0.00ns)   --->   "%a_buff_12_addr = getelementptr [100 x i64]* %a_buff_12, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 607 'getelementptr' 'a_buff_12_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_34 : Operation 608 [1/1] (0.00ns)   --->   "%a_buff_13_addr = getelementptr [100 x i64]* %a_buff_13, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 608 'getelementptr' 'a_buff_13_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_34 : Operation 609 [1/2] (3.25ns)   --->   "%a_load_62 = load i32* %a_addr_62, align 4" [mm_mult.cc:22]   --->   Operation 609 'load' 'a_load_62' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_12 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_62, i32 %a_load_12)" [mm_mult.cc:22]   --->   Operation 610 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_34 : Operation 611 [1/1] (3.25ns)   --->   "store i64 %tmp_12, i64* %a_buff_12_addr, align 8" [mm_mult.cc:22]   --->   Operation 611 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 612 [1/2] (3.25ns)   --->   "%a_load_63 = load i32* %a_addr_63, align 4" [mm_mult.cc:22]   --->   Operation 612 'load' 'a_load_63' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_63, i32 %a_load_13)" [mm_mult.cc:22]   --->   Operation 613 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_34 : Operation 614 [1/1] (3.25ns)   --->   "store i64 %tmp_13, i64* %a_buff_13_addr, align 8" [mm_mult.cc:22]   --->   Operation 614 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 615 [1/1] (1.81ns)   --->   "%add_ln22_60 = add i14 %phi_mul, 64" [mm_mult.cc:22]   --->   Operation 615 'add' 'add_ln22_60' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln22_65 = zext i14 %add_ln22_60 to i64" [mm_mult.cc:22]   --->   Operation 616 'zext' 'zext_ln22_65' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_34 : Operation 617 [1/1] (0.00ns)   --->   "%a_addr_64 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_65" [mm_mult.cc:22]   --->   Operation 617 'getelementptr' 'a_addr_64' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_34 : Operation 618 [2/2] (3.25ns)   --->   "%a_load_64 = load i32* %a_addr_64, align 4" [mm_mult.cc:22]   --->   Operation 618 'load' 'a_load_64' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 619 [1/1] (1.81ns)   --->   "%add_ln22_61 = add i14 %phi_mul, 65" [mm_mult.cc:22]   --->   Operation 619 'add' 'add_ln22_61' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln22_66 = zext i14 %add_ln22_61 to i64" [mm_mult.cc:22]   --->   Operation 620 'zext' 'zext_ln22_66' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_34 : Operation 621 [1/1] (0.00ns)   --->   "%a_addr_65 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_66" [mm_mult.cc:22]   --->   Operation 621 'getelementptr' 'a_addr_65' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_34 : Operation 622 [2/2] (3.25ns)   --->   "%a_load_65 = load i32* %a_addr_65, align 4" [mm_mult.cc:22]   --->   Operation 622 'load' 'a_load_65' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 35 <SV = 34> <Delay = 6.50>
ST_35 : Operation 623 [1/1] (0.00ns)   --->   "%a_buff_14_addr = getelementptr [100 x i64]* %a_buff_14, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 623 'getelementptr' 'a_buff_14_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_35 : Operation 624 [1/1] (0.00ns)   --->   "%a_buff_15_addr = getelementptr [100 x i64]* %a_buff_15, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 624 'getelementptr' 'a_buff_15_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_35 : Operation 625 [1/2] (3.25ns)   --->   "%a_load_64 = load i32* %a_addr_64, align 4" [mm_mult.cc:22]   --->   Operation 625 'load' 'a_load_64' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_64, i32 %a_load_14)" [mm_mult.cc:22]   --->   Operation 626 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_35 : Operation 627 [1/1] (3.25ns)   --->   "store i64 %tmp_14, i64* %a_buff_14_addr, align 8" [mm_mult.cc:22]   --->   Operation 627 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 628 [1/2] (3.25ns)   --->   "%a_load_65 = load i32* %a_addr_65, align 4" [mm_mult.cc:22]   --->   Operation 628 'load' 'a_load_65' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_65, i32 %a_load_15)" [mm_mult.cc:22]   --->   Operation 629 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_35 : Operation 630 [1/1] (3.25ns)   --->   "store i64 %tmp_15, i64* %a_buff_15_addr, align 8" [mm_mult.cc:22]   --->   Operation 630 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 631 [1/1] (1.81ns)   --->   "%add_ln22_62 = add i14 %phi_mul, 66" [mm_mult.cc:22]   --->   Operation 631 'add' 'add_ln22_62' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln22_67 = zext i14 %add_ln22_62 to i64" [mm_mult.cc:22]   --->   Operation 632 'zext' 'zext_ln22_67' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_35 : Operation 633 [1/1] (0.00ns)   --->   "%a_addr_66 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_67" [mm_mult.cc:22]   --->   Operation 633 'getelementptr' 'a_addr_66' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_35 : Operation 634 [2/2] (3.25ns)   --->   "%a_load_66 = load i32* %a_addr_66, align 4" [mm_mult.cc:22]   --->   Operation 634 'load' 'a_load_66' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 635 [1/1] (1.81ns)   --->   "%add_ln22_63 = add i14 %phi_mul, 67" [mm_mult.cc:22]   --->   Operation 635 'add' 'add_ln22_63' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln22_68 = zext i14 %add_ln22_63 to i64" [mm_mult.cc:22]   --->   Operation 636 'zext' 'zext_ln22_68' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_35 : Operation 637 [1/1] (0.00ns)   --->   "%a_addr_67 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_68" [mm_mult.cc:22]   --->   Operation 637 'getelementptr' 'a_addr_67' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_35 : Operation 638 [2/2] (3.25ns)   --->   "%a_load_67 = load i32* %a_addr_67, align 4" [mm_mult.cc:22]   --->   Operation 638 'load' 'a_load_67' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 36 <SV = 35> <Delay = 6.50>
ST_36 : Operation 639 [1/1] (0.00ns)   --->   "%a_buff_16_addr = getelementptr [100 x i64]* %a_buff_16, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 639 'getelementptr' 'a_buff_16_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_36 : Operation 640 [1/1] (0.00ns)   --->   "%a_buff_17_addr = getelementptr [100 x i64]* %a_buff_17, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 640 'getelementptr' 'a_buff_17_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_36 : Operation 641 [1/2] (3.25ns)   --->   "%a_load_66 = load i32* %a_addr_66, align 4" [mm_mult.cc:22]   --->   Operation 641 'load' 'a_load_66' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_16 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_66, i32 %a_load_16)" [mm_mult.cc:22]   --->   Operation 642 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_36 : Operation 643 [1/1] (3.25ns)   --->   "store i64 %tmp_16, i64* %a_buff_16_addr, align 8" [mm_mult.cc:22]   --->   Operation 643 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 644 [1/2] (3.25ns)   --->   "%a_load_67 = load i32* %a_addr_67, align 4" [mm_mult.cc:22]   --->   Operation 644 'load' 'a_load_67' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_67, i32 %a_load_17)" [mm_mult.cc:22]   --->   Operation 645 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_36 : Operation 646 [1/1] (3.25ns)   --->   "store i64 %tmp_17, i64* %a_buff_17_addr, align 8" [mm_mult.cc:22]   --->   Operation 646 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 647 [1/1] (1.81ns)   --->   "%add_ln22_64 = add i14 %phi_mul, 68" [mm_mult.cc:22]   --->   Operation 647 'add' 'add_ln22_64' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln22_69 = zext i14 %add_ln22_64 to i64" [mm_mult.cc:22]   --->   Operation 648 'zext' 'zext_ln22_69' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_36 : Operation 649 [1/1] (0.00ns)   --->   "%a_addr_68 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_69" [mm_mult.cc:22]   --->   Operation 649 'getelementptr' 'a_addr_68' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_36 : Operation 650 [2/2] (3.25ns)   --->   "%a_load_68 = load i32* %a_addr_68, align 4" [mm_mult.cc:22]   --->   Operation 650 'load' 'a_load_68' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 651 [1/1] (1.81ns)   --->   "%add_ln22_65 = add i14 %phi_mul, 69" [mm_mult.cc:22]   --->   Operation 651 'add' 'add_ln22_65' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln22_70 = zext i14 %add_ln22_65 to i64" [mm_mult.cc:22]   --->   Operation 652 'zext' 'zext_ln22_70' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_36 : Operation 653 [1/1] (0.00ns)   --->   "%a_addr_69 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_70" [mm_mult.cc:22]   --->   Operation 653 'getelementptr' 'a_addr_69' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_36 : Operation 654 [2/2] (3.25ns)   --->   "%a_load_69 = load i32* %a_addr_69, align 4" [mm_mult.cc:22]   --->   Operation 654 'load' 'a_load_69' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 37 <SV = 36> <Delay = 6.50>
ST_37 : Operation 655 [1/1] (0.00ns)   --->   "%a_buff_18_addr = getelementptr [100 x i64]* %a_buff_18, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 655 'getelementptr' 'a_buff_18_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_37 : Operation 656 [1/1] (0.00ns)   --->   "%a_buff_19_addr = getelementptr [100 x i64]* %a_buff_19, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 656 'getelementptr' 'a_buff_19_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_37 : Operation 657 [1/2] (3.25ns)   --->   "%a_load_68 = load i32* %a_addr_68, align 4" [mm_mult.cc:22]   --->   Operation 657 'load' 'a_load_68' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_18 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_68, i32 %a_load_18)" [mm_mult.cc:22]   --->   Operation 658 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_37 : Operation 659 [1/1] (3.25ns)   --->   "store i64 %tmp_18, i64* %a_buff_18_addr, align 8" [mm_mult.cc:22]   --->   Operation 659 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 660 [1/2] (3.25ns)   --->   "%a_load_69 = load i32* %a_addr_69, align 4" [mm_mult.cc:22]   --->   Operation 660 'load' 'a_load_69' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_69, i32 %a_load_19)" [mm_mult.cc:22]   --->   Operation 661 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_37 : Operation 662 [1/1] (3.25ns)   --->   "store i64 %tmp_19, i64* %a_buff_19_addr, align 8" [mm_mult.cc:22]   --->   Operation 662 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 663 [1/1] (1.81ns)   --->   "%add_ln22_66 = add i14 %phi_mul, 70" [mm_mult.cc:22]   --->   Operation 663 'add' 'add_ln22_66' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln22_71 = zext i14 %add_ln22_66 to i64" [mm_mult.cc:22]   --->   Operation 664 'zext' 'zext_ln22_71' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_37 : Operation 665 [1/1] (0.00ns)   --->   "%a_addr_70 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_71" [mm_mult.cc:22]   --->   Operation 665 'getelementptr' 'a_addr_70' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_37 : Operation 666 [2/2] (3.25ns)   --->   "%a_load_70 = load i32* %a_addr_70, align 4" [mm_mult.cc:22]   --->   Operation 666 'load' 'a_load_70' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 667 [1/1] (1.81ns)   --->   "%add_ln22_67 = add i14 %phi_mul, 71" [mm_mult.cc:22]   --->   Operation 667 'add' 'add_ln22_67' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln22_72 = zext i14 %add_ln22_67 to i64" [mm_mult.cc:22]   --->   Operation 668 'zext' 'zext_ln22_72' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_37 : Operation 669 [1/1] (0.00ns)   --->   "%a_addr_71 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_72" [mm_mult.cc:22]   --->   Operation 669 'getelementptr' 'a_addr_71' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_37 : Operation 670 [2/2] (3.25ns)   --->   "%a_load_71 = load i32* %a_addr_71, align 4" [mm_mult.cc:22]   --->   Operation 670 'load' 'a_load_71' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 38 <SV = 37> <Delay = 6.50>
ST_38 : Operation 671 [1/1] (0.00ns)   --->   "%a_buff_20_addr = getelementptr [100 x i64]* %a_buff_20, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 671 'getelementptr' 'a_buff_20_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_38 : Operation 672 [1/1] (0.00ns)   --->   "%a_buff_21_addr = getelementptr [100 x i64]* %a_buff_21, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 672 'getelementptr' 'a_buff_21_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_38 : Operation 673 [1/2] (3.25ns)   --->   "%a_load_70 = load i32* %a_addr_70, align 4" [mm_mult.cc:22]   --->   Operation 673 'load' 'a_load_70' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_20 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_70, i32 %a_load_20)" [mm_mult.cc:22]   --->   Operation 674 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_38 : Operation 675 [1/1] (3.25ns)   --->   "store i64 %tmp_20, i64* %a_buff_20_addr, align 8" [mm_mult.cc:22]   --->   Operation 675 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 676 [1/2] (3.25ns)   --->   "%a_load_71 = load i32* %a_addr_71, align 4" [mm_mult.cc:22]   --->   Operation 676 'load' 'a_load_71' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_71, i32 %a_load_21)" [mm_mult.cc:22]   --->   Operation 677 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_38 : Operation 678 [1/1] (3.25ns)   --->   "store i64 %tmp_21, i64* %a_buff_21_addr, align 8" [mm_mult.cc:22]   --->   Operation 678 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 679 [1/1] (1.81ns)   --->   "%add_ln22_68 = add i14 %phi_mul, 72" [mm_mult.cc:22]   --->   Operation 679 'add' 'add_ln22_68' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln22_73 = zext i14 %add_ln22_68 to i64" [mm_mult.cc:22]   --->   Operation 680 'zext' 'zext_ln22_73' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_38 : Operation 681 [1/1] (0.00ns)   --->   "%a_addr_72 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_73" [mm_mult.cc:22]   --->   Operation 681 'getelementptr' 'a_addr_72' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_38 : Operation 682 [2/2] (3.25ns)   --->   "%a_load_72 = load i32* %a_addr_72, align 4" [mm_mult.cc:22]   --->   Operation 682 'load' 'a_load_72' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 683 [1/1] (1.81ns)   --->   "%add_ln22_69 = add i14 %phi_mul, 73" [mm_mult.cc:22]   --->   Operation 683 'add' 'add_ln22_69' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln22_74 = zext i14 %add_ln22_69 to i64" [mm_mult.cc:22]   --->   Operation 684 'zext' 'zext_ln22_74' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_38 : Operation 685 [1/1] (0.00ns)   --->   "%a_addr_73 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_74" [mm_mult.cc:22]   --->   Operation 685 'getelementptr' 'a_addr_73' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_38 : Operation 686 [2/2] (3.25ns)   --->   "%a_load_73 = load i32* %a_addr_73, align 4" [mm_mult.cc:22]   --->   Operation 686 'load' 'a_load_73' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 39 <SV = 38> <Delay = 6.50>
ST_39 : Operation 687 [1/1] (0.00ns)   --->   "%a_buff_22_addr = getelementptr [100 x i64]* %a_buff_22, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 687 'getelementptr' 'a_buff_22_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_39 : Operation 688 [1/1] (0.00ns)   --->   "%a_buff_23_addr = getelementptr [100 x i64]* %a_buff_23, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 688 'getelementptr' 'a_buff_23_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_39 : Operation 689 [1/2] (3.25ns)   --->   "%a_load_72 = load i32* %a_addr_72, align 4" [mm_mult.cc:22]   --->   Operation 689 'load' 'a_load_72' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_22 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_72, i32 %a_load_22)" [mm_mult.cc:22]   --->   Operation 690 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_39 : Operation 691 [1/1] (3.25ns)   --->   "store i64 %tmp_22, i64* %a_buff_22_addr, align 8" [mm_mult.cc:22]   --->   Operation 691 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 692 [1/2] (3.25ns)   --->   "%a_load_73 = load i32* %a_addr_73, align 4" [mm_mult.cc:22]   --->   Operation 692 'load' 'a_load_73' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_23 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_73, i32 %a_load_23)" [mm_mult.cc:22]   --->   Operation 693 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_39 : Operation 694 [1/1] (3.25ns)   --->   "store i64 %tmp_23, i64* %a_buff_23_addr, align 8" [mm_mult.cc:22]   --->   Operation 694 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 695 [1/1] (1.81ns)   --->   "%add_ln22_70 = add i14 %phi_mul, 74" [mm_mult.cc:22]   --->   Operation 695 'add' 'add_ln22_70' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln22_75 = zext i14 %add_ln22_70 to i64" [mm_mult.cc:22]   --->   Operation 696 'zext' 'zext_ln22_75' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_39 : Operation 697 [1/1] (0.00ns)   --->   "%a_addr_74 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_75" [mm_mult.cc:22]   --->   Operation 697 'getelementptr' 'a_addr_74' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_39 : Operation 698 [2/2] (3.25ns)   --->   "%a_load_74 = load i32* %a_addr_74, align 4" [mm_mult.cc:22]   --->   Operation 698 'load' 'a_load_74' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 699 [1/1] (1.81ns)   --->   "%add_ln22_71 = add i14 %phi_mul, 75" [mm_mult.cc:22]   --->   Operation 699 'add' 'add_ln22_71' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln22_76 = zext i14 %add_ln22_71 to i64" [mm_mult.cc:22]   --->   Operation 700 'zext' 'zext_ln22_76' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_39 : Operation 701 [1/1] (0.00ns)   --->   "%a_addr_75 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_76" [mm_mult.cc:22]   --->   Operation 701 'getelementptr' 'a_addr_75' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_39 : Operation 702 [2/2] (3.25ns)   --->   "%a_load_75 = load i32* %a_addr_75, align 4" [mm_mult.cc:22]   --->   Operation 702 'load' 'a_load_75' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 40 <SV = 39> <Delay = 6.50>
ST_40 : Operation 703 [1/1] (0.00ns)   --->   "%a_buff_24_addr = getelementptr [100 x i64]* %a_buff_24, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 703 'getelementptr' 'a_buff_24_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_40 : Operation 704 [1/1] (0.00ns)   --->   "%a_buff_25_addr = getelementptr [100 x i64]* %a_buff_25, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 704 'getelementptr' 'a_buff_25_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_40 : Operation 705 [1/2] (3.25ns)   --->   "%a_load_74 = load i32* %a_addr_74, align 4" [mm_mult.cc:22]   --->   Operation 705 'load' 'a_load_74' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_24 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_74, i32 %a_load_24)" [mm_mult.cc:22]   --->   Operation 706 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_40 : Operation 707 [1/1] (3.25ns)   --->   "store i64 %tmp_24, i64* %a_buff_24_addr, align 8" [mm_mult.cc:22]   --->   Operation 707 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 708 [1/2] (3.25ns)   --->   "%a_load_75 = load i32* %a_addr_75, align 4" [mm_mult.cc:22]   --->   Operation 708 'load' 'a_load_75' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_75, i32 %a_load_25)" [mm_mult.cc:22]   --->   Operation 709 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_40 : Operation 710 [1/1] (3.25ns)   --->   "store i64 %tmp_25, i64* %a_buff_25_addr, align 8" [mm_mult.cc:22]   --->   Operation 710 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 711 [1/1] (1.81ns)   --->   "%add_ln22_72 = add i14 %phi_mul, 76" [mm_mult.cc:22]   --->   Operation 711 'add' 'add_ln22_72' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln22_77 = zext i14 %add_ln22_72 to i64" [mm_mult.cc:22]   --->   Operation 712 'zext' 'zext_ln22_77' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_40 : Operation 713 [1/1] (0.00ns)   --->   "%a_addr_76 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_77" [mm_mult.cc:22]   --->   Operation 713 'getelementptr' 'a_addr_76' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_40 : Operation 714 [2/2] (3.25ns)   --->   "%a_load_76 = load i32* %a_addr_76, align 4" [mm_mult.cc:22]   --->   Operation 714 'load' 'a_load_76' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 715 [1/1] (1.81ns)   --->   "%add_ln22_73 = add i14 %phi_mul, 77" [mm_mult.cc:22]   --->   Operation 715 'add' 'add_ln22_73' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln22_78 = zext i14 %add_ln22_73 to i64" [mm_mult.cc:22]   --->   Operation 716 'zext' 'zext_ln22_78' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_40 : Operation 717 [1/1] (0.00ns)   --->   "%a_addr_77 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_78" [mm_mult.cc:22]   --->   Operation 717 'getelementptr' 'a_addr_77' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_40 : Operation 718 [2/2] (3.25ns)   --->   "%a_load_77 = load i32* %a_addr_77, align 4" [mm_mult.cc:22]   --->   Operation 718 'load' 'a_load_77' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 41 <SV = 40> <Delay = 6.50>
ST_41 : Operation 719 [1/1] (0.00ns)   --->   "%a_buff_26_addr = getelementptr [100 x i64]* %a_buff_26, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 719 'getelementptr' 'a_buff_26_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_41 : Operation 720 [1/1] (0.00ns)   --->   "%a_buff_27_addr = getelementptr [100 x i64]* %a_buff_27, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 720 'getelementptr' 'a_buff_27_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_41 : Operation 721 [1/2] (3.25ns)   --->   "%a_load_76 = load i32* %a_addr_76, align 4" [mm_mult.cc:22]   --->   Operation 721 'load' 'a_load_76' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_26 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_76, i32 %a_load_26)" [mm_mult.cc:22]   --->   Operation 722 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_41 : Operation 723 [1/1] (3.25ns)   --->   "store i64 %tmp_26, i64* %a_buff_26_addr, align 8" [mm_mult.cc:22]   --->   Operation 723 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 724 [1/2] (3.25ns)   --->   "%a_load_77 = load i32* %a_addr_77, align 4" [mm_mult.cc:22]   --->   Operation 724 'load' 'a_load_77' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_27 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_77, i32 %a_load_27)" [mm_mult.cc:22]   --->   Operation 725 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_41 : Operation 726 [1/1] (3.25ns)   --->   "store i64 %tmp_27, i64* %a_buff_27_addr, align 8" [mm_mult.cc:22]   --->   Operation 726 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 727 [1/1] (1.81ns)   --->   "%add_ln22_74 = add i14 %phi_mul, 78" [mm_mult.cc:22]   --->   Operation 727 'add' 'add_ln22_74' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln22_79 = zext i14 %add_ln22_74 to i64" [mm_mult.cc:22]   --->   Operation 728 'zext' 'zext_ln22_79' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_41 : Operation 729 [1/1] (0.00ns)   --->   "%a_addr_78 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_79" [mm_mult.cc:22]   --->   Operation 729 'getelementptr' 'a_addr_78' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_41 : Operation 730 [2/2] (3.25ns)   --->   "%a_load_78 = load i32* %a_addr_78, align 4" [mm_mult.cc:22]   --->   Operation 730 'load' 'a_load_78' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 731 [1/1] (1.81ns)   --->   "%add_ln22_75 = add i14 %phi_mul, 79" [mm_mult.cc:22]   --->   Operation 731 'add' 'add_ln22_75' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln22_80 = zext i14 %add_ln22_75 to i64" [mm_mult.cc:22]   --->   Operation 732 'zext' 'zext_ln22_80' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_41 : Operation 733 [1/1] (0.00ns)   --->   "%a_addr_79 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_80" [mm_mult.cc:22]   --->   Operation 733 'getelementptr' 'a_addr_79' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_41 : Operation 734 [2/2] (3.25ns)   --->   "%a_load_79 = load i32* %a_addr_79, align 4" [mm_mult.cc:22]   --->   Operation 734 'load' 'a_load_79' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 42 <SV = 41> <Delay = 6.50>
ST_42 : Operation 735 [1/1] (0.00ns)   --->   "%a_buff_28_addr = getelementptr [100 x i64]* %a_buff_28, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 735 'getelementptr' 'a_buff_28_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_42 : Operation 736 [1/1] (0.00ns)   --->   "%a_buff_29_addr = getelementptr [100 x i64]* %a_buff_29, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 736 'getelementptr' 'a_buff_29_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_42 : Operation 737 [1/2] (3.25ns)   --->   "%a_load_78 = load i32* %a_addr_78, align 4" [mm_mult.cc:22]   --->   Operation 737 'load' 'a_load_78' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_28 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_78, i32 %a_load_28)" [mm_mult.cc:22]   --->   Operation 738 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_42 : Operation 739 [1/1] (3.25ns)   --->   "store i64 %tmp_28, i64* %a_buff_28_addr, align 8" [mm_mult.cc:22]   --->   Operation 739 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 740 [1/2] (3.25ns)   --->   "%a_load_79 = load i32* %a_addr_79, align 4" [mm_mult.cc:22]   --->   Operation 740 'load' 'a_load_79' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_29 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_79, i32 %a_load_29)" [mm_mult.cc:22]   --->   Operation 741 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_42 : Operation 742 [1/1] (3.25ns)   --->   "store i64 %tmp_29, i64* %a_buff_29_addr, align 8" [mm_mult.cc:22]   --->   Operation 742 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 743 [1/1] (1.81ns)   --->   "%add_ln22_76 = add i14 %phi_mul, 80" [mm_mult.cc:22]   --->   Operation 743 'add' 'add_ln22_76' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln22_81 = zext i14 %add_ln22_76 to i64" [mm_mult.cc:22]   --->   Operation 744 'zext' 'zext_ln22_81' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_42 : Operation 745 [1/1] (0.00ns)   --->   "%a_addr_80 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_81" [mm_mult.cc:22]   --->   Operation 745 'getelementptr' 'a_addr_80' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_42 : Operation 746 [2/2] (3.25ns)   --->   "%a_load_80 = load i32* %a_addr_80, align 4" [mm_mult.cc:22]   --->   Operation 746 'load' 'a_load_80' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 747 [1/1] (1.81ns)   --->   "%add_ln22_77 = add i14 %phi_mul, 81" [mm_mult.cc:22]   --->   Operation 747 'add' 'add_ln22_77' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln22_82 = zext i14 %add_ln22_77 to i64" [mm_mult.cc:22]   --->   Operation 748 'zext' 'zext_ln22_82' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_42 : Operation 749 [1/1] (0.00ns)   --->   "%a_addr_81 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_82" [mm_mult.cc:22]   --->   Operation 749 'getelementptr' 'a_addr_81' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_42 : Operation 750 [2/2] (3.25ns)   --->   "%a_load_81 = load i32* %a_addr_81, align 4" [mm_mult.cc:22]   --->   Operation 750 'load' 'a_load_81' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 43 <SV = 42> <Delay = 6.50>
ST_43 : Operation 751 [1/1] (0.00ns)   --->   "%a_buff_30_addr = getelementptr [100 x i64]* %a_buff_30, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 751 'getelementptr' 'a_buff_30_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_43 : Operation 752 [1/1] (0.00ns)   --->   "%a_buff_31_addr = getelementptr [100 x i64]* %a_buff_31, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 752 'getelementptr' 'a_buff_31_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_43 : Operation 753 [1/2] (3.25ns)   --->   "%a_load_80 = load i32* %a_addr_80, align 4" [mm_mult.cc:22]   --->   Operation 753 'load' 'a_load_80' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_80, i32 %a_load_30)" [mm_mult.cc:22]   --->   Operation 754 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_43 : Operation 755 [1/1] (3.25ns)   --->   "store i64 %tmp_30, i64* %a_buff_30_addr, align 8" [mm_mult.cc:22]   --->   Operation 755 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 756 [1/2] (3.25ns)   --->   "%a_load_81 = load i32* %a_addr_81, align 4" [mm_mult.cc:22]   --->   Operation 756 'load' 'a_load_81' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_31 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_81, i32 %a_load_31)" [mm_mult.cc:22]   --->   Operation 757 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_43 : Operation 758 [1/1] (3.25ns)   --->   "store i64 %tmp_31, i64* %a_buff_31_addr, align 8" [mm_mult.cc:22]   --->   Operation 758 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 759 [1/1] (1.81ns)   --->   "%add_ln22_78 = add i14 %phi_mul, 82" [mm_mult.cc:22]   --->   Operation 759 'add' 'add_ln22_78' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln22_83 = zext i14 %add_ln22_78 to i64" [mm_mult.cc:22]   --->   Operation 760 'zext' 'zext_ln22_83' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_43 : Operation 761 [1/1] (0.00ns)   --->   "%a_addr_82 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_83" [mm_mult.cc:22]   --->   Operation 761 'getelementptr' 'a_addr_82' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_43 : Operation 762 [2/2] (3.25ns)   --->   "%a_load_82 = load i32* %a_addr_82, align 4" [mm_mult.cc:22]   --->   Operation 762 'load' 'a_load_82' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 763 [1/1] (1.81ns)   --->   "%add_ln22_79 = add i14 %phi_mul, 83" [mm_mult.cc:22]   --->   Operation 763 'add' 'add_ln22_79' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln22_84 = zext i14 %add_ln22_79 to i64" [mm_mult.cc:22]   --->   Operation 764 'zext' 'zext_ln22_84' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_43 : Operation 765 [1/1] (0.00ns)   --->   "%a_addr_83 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_84" [mm_mult.cc:22]   --->   Operation 765 'getelementptr' 'a_addr_83' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_43 : Operation 766 [2/2] (3.25ns)   --->   "%a_load_83 = load i32* %a_addr_83, align 4" [mm_mult.cc:22]   --->   Operation 766 'load' 'a_load_83' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 44 <SV = 43> <Delay = 6.50>
ST_44 : Operation 767 [1/1] (0.00ns)   --->   "%a_buff_32_addr = getelementptr [100 x i64]* %a_buff_32, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 767 'getelementptr' 'a_buff_32_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_44 : Operation 768 [1/1] (0.00ns)   --->   "%a_buff_33_addr = getelementptr [100 x i64]* %a_buff_33, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 768 'getelementptr' 'a_buff_33_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_44 : Operation 769 [1/2] (3.25ns)   --->   "%a_load_82 = load i32* %a_addr_82, align 4" [mm_mult.cc:22]   --->   Operation 769 'load' 'a_load_82' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_32 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_82, i32 %a_load_32)" [mm_mult.cc:22]   --->   Operation 770 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_44 : Operation 771 [1/1] (3.25ns)   --->   "store i64 %tmp_32, i64* %a_buff_32_addr, align 8" [mm_mult.cc:22]   --->   Operation 771 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 772 [1/2] (3.25ns)   --->   "%a_load_83 = load i32* %a_addr_83, align 4" [mm_mult.cc:22]   --->   Operation 772 'load' 'a_load_83' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_83, i32 %a_load_33)" [mm_mult.cc:22]   --->   Operation 773 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_44 : Operation 774 [1/1] (3.25ns)   --->   "store i64 %tmp_33, i64* %a_buff_33_addr, align 8" [mm_mult.cc:22]   --->   Operation 774 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 775 [1/1] (1.81ns)   --->   "%add_ln22_80 = add i14 %phi_mul, 84" [mm_mult.cc:22]   --->   Operation 775 'add' 'add_ln22_80' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln22_85 = zext i14 %add_ln22_80 to i64" [mm_mult.cc:22]   --->   Operation 776 'zext' 'zext_ln22_85' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_44 : Operation 777 [1/1] (0.00ns)   --->   "%a_addr_84 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_85" [mm_mult.cc:22]   --->   Operation 777 'getelementptr' 'a_addr_84' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_44 : Operation 778 [2/2] (3.25ns)   --->   "%a_load_84 = load i32* %a_addr_84, align 4" [mm_mult.cc:22]   --->   Operation 778 'load' 'a_load_84' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 779 [1/1] (1.81ns)   --->   "%add_ln22_81 = add i14 %phi_mul, 85" [mm_mult.cc:22]   --->   Operation 779 'add' 'add_ln22_81' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln22_86 = zext i14 %add_ln22_81 to i64" [mm_mult.cc:22]   --->   Operation 780 'zext' 'zext_ln22_86' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_44 : Operation 781 [1/1] (0.00ns)   --->   "%a_addr_85 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_86" [mm_mult.cc:22]   --->   Operation 781 'getelementptr' 'a_addr_85' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_44 : Operation 782 [2/2] (3.25ns)   --->   "%a_load_85 = load i32* %a_addr_85, align 4" [mm_mult.cc:22]   --->   Operation 782 'load' 'a_load_85' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 45 <SV = 44> <Delay = 6.50>
ST_45 : Operation 783 [1/1] (0.00ns)   --->   "%a_buff_34_addr = getelementptr [100 x i64]* %a_buff_34, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 783 'getelementptr' 'a_buff_34_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_45 : Operation 784 [1/1] (0.00ns)   --->   "%a_buff_35_addr = getelementptr [100 x i64]* %a_buff_35, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 784 'getelementptr' 'a_buff_35_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_45 : Operation 785 [1/2] (3.25ns)   --->   "%a_load_84 = load i32* %a_addr_84, align 4" [mm_mult.cc:22]   --->   Operation 785 'load' 'a_load_84' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_34 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_84, i32 %a_load_34)" [mm_mult.cc:22]   --->   Operation 786 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_45 : Operation 787 [1/1] (3.25ns)   --->   "store i64 %tmp_34, i64* %a_buff_34_addr, align 8" [mm_mult.cc:22]   --->   Operation 787 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 788 [1/2] (3.25ns)   --->   "%a_load_85 = load i32* %a_addr_85, align 4" [mm_mult.cc:22]   --->   Operation 788 'load' 'a_load_85' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_35 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_85, i32 %a_load_35)" [mm_mult.cc:22]   --->   Operation 789 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_45 : Operation 790 [1/1] (3.25ns)   --->   "store i64 %tmp_35, i64* %a_buff_35_addr, align 8" [mm_mult.cc:22]   --->   Operation 790 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 791 [1/1] (1.81ns)   --->   "%add_ln22_82 = add i14 %phi_mul, 86" [mm_mult.cc:22]   --->   Operation 791 'add' 'add_ln22_82' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln22_87 = zext i14 %add_ln22_82 to i64" [mm_mult.cc:22]   --->   Operation 792 'zext' 'zext_ln22_87' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_45 : Operation 793 [1/1] (0.00ns)   --->   "%a_addr_86 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_87" [mm_mult.cc:22]   --->   Operation 793 'getelementptr' 'a_addr_86' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_45 : Operation 794 [2/2] (3.25ns)   --->   "%a_load_86 = load i32* %a_addr_86, align 4" [mm_mult.cc:22]   --->   Operation 794 'load' 'a_load_86' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 795 [1/1] (1.81ns)   --->   "%add_ln22_83 = add i14 %phi_mul, 87" [mm_mult.cc:22]   --->   Operation 795 'add' 'add_ln22_83' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln22_88 = zext i14 %add_ln22_83 to i64" [mm_mult.cc:22]   --->   Operation 796 'zext' 'zext_ln22_88' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_45 : Operation 797 [1/1] (0.00ns)   --->   "%a_addr_87 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_88" [mm_mult.cc:22]   --->   Operation 797 'getelementptr' 'a_addr_87' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_45 : Operation 798 [2/2] (3.25ns)   --->   "%a_load_87 = load i32* %a_addr_87, align 4" [mm_mult.cc:22]   --->   Operation 798 'load' 'a_load_87' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 46 <SV = 45> <Delay = 6.50>
ST_46 : Operation 799 [1/1] (0.00ns)   --->   "%a_buff_36_addr = getelementptr [100 x i64]* %a_buff_36, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 799 'getelementptr' 'a_buff_36_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_46 : Operation 800 [1/1] (0.00ns)   --->   "%a_buff_37_addr = getelementptr [100 x i64]* %a_buff_37, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 800 'getelementptr' 'a_buff_37_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_46 : Operation 801 [1/2] (3.25ns)   --->   "%a_load_86 = load i32* %a_addr_86, align 4" [mm_mult.cc:22]   --->   Operation 801 'load' 'a_load_86' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_36 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_86, i32 %a_load_36)" [mm_mult.cc:22]   --->   Operation 802 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_46 : Operation 803 [1/1] (3.25ns)   --->   "store i64 %tmp_36, i64* %a_buff_36_addr, align 8" [mm_mult.cc:22]   --->   Operation 803 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 804 [1/2] (3.25ns)   --->   "%a_load_87 = load i32* %a_addr_87, align 4" [mm_mult.cc:22]   --->   Operation 804 'load' 'a_load_87' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 805 [1/1] (0.00ns)   --->   "%tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_87, i32 %a_load_37)" [mm_mult.cc:22]   --->   Operation 805 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_46 : Operation 806 [1/1] (3.25ns)   --->   "store i64 %tmp_37, i64* %a_buff_37_addr, align 8" [mm_mult.cc:22]   --->   Operation 806 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 807 [1/1] (1.81ns)   --->   "%add_ln22_84 = add i14 %phi_mul, 88" [mm_mult.cc:22]   --->   Operation 807 'add' 'add_ln22_84' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln22_89 = zext i14 %add_ln22_84 to i64" [mm_mult.cc:22]   --->   Operation 808 'zext' 'zext_ln22_89' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_46 : Operation 809 [1/1] (0.00ns)   --->   "%a_addr_88 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_89" [mm_mult.cc:22]   --->   Operation 809 'getelementptr' 'a_addr_88' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_46 : Operation 810 [2/2] (3.25ns)   --->   "%a_load_88 = load i32* %a_addr_88, align 4" [mm_mult.cc:22]   --->   Operation 810 'load' 'a_load_88' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 811 [1/1] (1.81ns)   --->   "%add_ln22_85 = add i14 %phi_mul, 89" [mm_mult.cc:22]   --->   Operation 811 'add' 'add_ln22_85' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln22_90 = zext i14 %add_ln22_85 to i64" [mm_mult.cc:22]   --->   Operation 812 'zext' 'zext_ln22_90' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_46 : Operation 813 [1/1] (0.00ns)   --->   "%a_addr_89 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_90" [mm_mult.cc:22]   --->   Operation 813 'getelementptr' 'a_addr_89' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_46 : Operation 814 [2/2] (3.25ns)   --->   "%a_load_89 = load i32* %a_addr_89, align 4" [mm_mult.cc:22]   --->   Operation 814 'load' 'a_load_89' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 47 <SV = 46> <Delay = 6.50>
ST_47 : Operation 815 [1/1] (0.00ns)   --->   "%a_buff_38_addr = getelementptr [100 x i64]* %a_buff_38, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 815 'getelementptr' 'a_buff_38_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_47 : Operation 816 [1/1] (0.00ns)   --->   "%a_buff_39_addr = getelementptr [100 x i64]* %a_buff_39, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 816 'getelementptr' 'a_buff_39_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_47 : Operation 817 [1/2] (3.25ns)   --->   "%a_load_88 = load i32* %a_addr_88, align 4" [mm_mult.cc:22]   --->   Operation 817 'load' 'a_load_88' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_38 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_88, i32 %a_load_38)" [mm_mult.cc:22]   --->   Operation 818 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_47 : Operation 819 [1/1] (3.25ns)   --->   "store i64 %tmp_38, i64* %a_buff_38_addr, align 8" [mm_mult.cc:22]   --->   Operation 819 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 820 [1/2] (3.25ns)   --->   "%a_load_89 = load i32* %a_addr_89, align 4" [mm_mult.cc:22]   --->   Operation 820 'load' 'a_load_89' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_89, i32 %a_load_39)" [mm_mult.cc:22]   --->   Operation 821 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_47 : Operation 822 [1/1] (3.25ns)   --->   "store i64 %tmp_39, i64* %a_buff_39_addr, align 8" [mm_mult.cc:22]   --->   Operation 822 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 823 [1/1] (1.81ns)   --->   "%add_ln22_86 = add i14 %phi_mul, 90" [mm_mult.cc:22]   --->   Operation 823 'add' 'add_ln22_86' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln22_91 = zext i14 %add_ln22_86 to i64" [mm_mult.cc:22]   --->   Operation 824 'zext' 'zext_ln22_91' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_47 : Operation 825 [1/1] (0.00ns)   --->   "%a_addr_90 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_91" [mm_mult.cc:22]   --->   Operation 825 'getelementptr' 'a_addr_90' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_47 : Operation 826 [2/2] (3.25ns)   --->   "%a_load_90 = load i32* %a_addr_90, align 4" [mm_mult.cc:22]   --->   Operation 826 'load' 'a_load_90' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 827 [1/1] (1.81ns)   --->   "%add_ln22_87 = add i14 %phi_mul, 91" [mm_mult.cc:22]   --->   Operation 827 'add' 'add_ln22_87' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln22_92 = zext i14 %add_ln22_87 to i64" [mm_mult.cc:22]   --->   Operation 828 'zext' 'zext_ln22_92' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_47 : Operation 829 [1/1] (0.00ns)   --->   "%a_addr_91 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_92" [mm_mult.cc:22]   --->   Operation 829 'getelementptr' 'a_addr_91' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_47 : Operation 830 [2/2] (3.25ns)   --->   "%a_load_91 = load i32* %a_addr_91, align 4" [mm_mult.cc:22]   --->   Operation 830 'load' 'a_load_91' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 48 <SV = 47> <Delay = 6.50>
ST_48 : Operation 831 [1/1] (0.00ns)   --->   "%a_buff_40_addr = getelementptr [100 x i64]* %a_buff_40, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 831 'getelementptr' 'a_buff_40_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_48 : Operation 832 [1/1] (0.00ns)   --->   "%a_buff_41_addr = getelementptr [100 x i64]* %a_buff_41, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 832 'getelementptr' 'a_buff_41_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_48 : Operation 833 [1/2] (3.25ns)   --->   "%a_load_90 = load i32* %a_addr_90, align 4" [mm_mult.cc:22]   --->   Operation 833 'load' 'a_load_90' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_40 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_90, i32 %a_load_40)" [mm_mult.cc:22]   --->   Operation 834 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_48 : Operation 835 [1/1] (3.25ns)   --->   "store i64 %tmp_40, i64* %a_buff_40_addr, align 8" [mm_mult.cc:22]   --->   Operation 835 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 836 [1/2] (3.25ns)   --->   "%a_load_91 = load i32* %a_addr_91, align 4" [mm_mult.cc:22]   --->   Operation 836 'load' 'a_load_91' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_41 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_91, i32 %a_load_41)" [mm_mult.cc:22]   --->   Operation 837 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_48 : Operation 838 [1/1] (3.25ns)   --->   "store i64 %tmp_41, i64* %a_buff_41_addr, align 8" [mm_mult.cc:22]   --->   Operation 838 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 839 [1/1] (1.81ns)   --->   "%add_ln22_88 = add i14 %phi_mul, 92" [mm_mult.cc:22]   --->   Operation 839 'add' 'add_ln22_88' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln22_93 = zext i14 %add_ln22_88 to i64" [mm_mult.cc:22]   --->   Operation 840 'zext' 'zext_ln22_93' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_48 : Operation 841 [1/1] (0.00ns)   --->   "%a_addr_92 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_93" [mm_mult.cc:22]   --->   Operation 841 'getelementptr' 'a_addr_92' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_48 : Operation 842 [2/2] (3.25ns)   --->   "%a_load_92 = load i32* %a_addr_92, align 4" [mm_mult.cc:22]   --->   Operation 842 'load' 'a_load_92' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 843 [1/1] (1.81ns)   --->   "%add_ln22_89 = add i14 %phi_mul, 93" [mm_mult.cc:22]   --->   Operation 843 'add' 'add_ln22_89' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln22_94 = zext i14 %add_ln22_89 to i64" [mm_mult.cc:22]   --->   Operation 844 'zext' 'zext_ln22_94' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_48 : Operation 845 [1/1] (0.00ns)   --->   "%a_addr_93 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_94" [mm_mult.cc:22]   --->   Operation 845 'getelementptr' 'a_addr_93' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_48 : Operation 846 [2/2] (3.25ns)   --->   "%a_load_93 = load i32* %a_addr_93, align 4" [mm_mult.cc:22]   --->   Operation 846 'load' 'a_load_93' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 49 <SV = 48> <Delay = 6.50>
ST_49 : Operation 847 [1/1] (0.00ns)   --->   "%a_buff_42_addr = getelementptr [100 x i64]* %a_buff_42, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 847 'getelementptr' 'a_buff_42_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_49 : Operation 848 [1/1] (0.00ns)   --->   "%a_buff_43_addr = getelementptr [100 x i64]* %a_buff_43, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 848 'getelementptr' 'a_buff_43_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_49 : Operation 849 [1/2] (3.25ns)   --->   "%a_load_92 = load i32* %a_addr_92, align 4" [mm_mult.cc:22]   --->   Operation 849 'load' 'a_load_92' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_42 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_92, i32 %a_load_42)" [mm_mult.cc:22]   --->   Operation 850 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_49 : Operation 851 [1/1] (3.25ns)   --->   "store i64 %tmp_42, i64* %a_buff_42_addr, align 8" [mm_mult.cc:22]   --->   Operation 851 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 852 [1/2] (3.25ns)   --->   "%a_load_93 = load i32* %a_addr_93, align 4" [mm_mult.cc:22]   --->   Operation 852 'load' 'a_load_93' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_43 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_93, i32 %a_load_43)" [mm_mult.cc:22]   --->   Operation 853 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_49 : Operation 854 [1/1] (3.25ns)   --->   "store i64 %tmp_43, i64* %a_buff_43_addr, align 8" [mm_mult.cc:22]   --->   Operation 854 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 855 [1/1] (1.81ns)   --->   "%add_ln22_90 = add i14 %phi_mul, 94" [mm_mult.cc:22]   --->   Operation 855 'add' 'add_ln22_90' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln22_95 = zext i14 %add_ln22_90 to i64" [mm_mult.cc:22]   --->   Operation 856 'zext' 'zext_ln22_95' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_49 : Operation 857 [1/1] (0.00ns)   --->   "%a_addr_94 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_95" [mm_mult.cc:22]   --->   Operation 857 'getelementptr' 'a_addr_94' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_49 : Operation 858 [2/2] (3.25ns)   --->   "%a_load_94 = load i32* %a_addr_94, align 4" [mm_mult.cc:22]   --->   Operation 858 'load' 'a_load_94' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 859 [1/1] (1.81ns)   --->   "%add_ln22_91 = add i14 %phi_mul, 95" [mm_mult.cc:22]   --->   Operation 859 'add' 'add_ln22_91' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln22_96 = zext i14 %add_ln22_91 to i64" [mm_mult.cc:22]   --->   Operation 860 'zext' 'zext_ln22_96' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_49 : Operation 861 [1/1] (0.00ns)   --->   "%a_addr_95 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_96" [mm_mult.cc:22]   --->   Operation 861 'getelementptr' 'a_addr_95' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_49 : Operation 862 [2/2] (3.25ns)   --->   "%a_load_95 = load i32* %a_addr_95, align 4" [mm_mult.cc:22]   --->   Operation 862 'load' 'a_load_95' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 50 <SV = 49> <Delay = 6.50>
ST_50 : Operation 863 [1/1] (0.00ns)   --->   "%a_buff_44_addr = getelementptr [100 x i64]* %a_buff_44, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 863 'getelementptr' 'a_buff_44_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_50 : Operation 864 [1/1] (0.00ns)   --->   "%a_buff_45_addr = getelementptr [100 x i64]* %a_buff_45, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 864 'getelementptr' 'a_buff_45_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_50 : Operation 865 [1/2] (3.25ns)   --->   "%a_load_94 = load i32* %a_addr_94, align 4" [mm_mult.cc:22]   --->   Operation 865 'load' 'a_load_94' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_44 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_94, i32 %a_load_44)" [mm_mult.cc:22]   --->   Operation 866 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_50 : Operation 867 [1/1] (3.25ns)   --->   "store i64 %tmp_44, i64* %a_buff_44_addr, align 8" [mm_mult.cc:22]   --->   Operation 867 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 868 [1/2] (3.25ns)   --->   "%a_load_95 = load i32* %a_addr_95, align 4" [mm_mult.cc:22]   --->   Operation 868 'load' 'a_load_95' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 869 [1/1] (0.00ns)   --->   "%tmp_45 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_95, i32 %a_load_45)" [mm_mult.cc:22]   --->   Operation 869 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_50 : Operation 870 [1/1] (3.25ns)   --->   "store i64 %tmp_45, i64* %a_buff_45_addr, align 8" [mm_mult.cc:22]   --->   Operation 870 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 871 [1/1] (1.81ns)   --->   "%add_ln22_92 = add i14 %phi_mul, 96" [mm_mult.cc:22]   --->   Operation 871 'add' 'add_ln22_92' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln22_97 = zext i14 %add_ln22_92 to i64" [mm_mult.cc:22]   --->   Operation 872 'zext' 'zext_ln22_97' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_50 : Operation 873 [1/1] (0.00ns)   --->   "%a_addr_96 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_97" [mm_mult.cc:22]   --->   Operation 873 'getelementptr' 'a_addr_96' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_50 : Operation 874 [2/2] (3.25ns)   --->   "%a_load_96 = load i32* %a_addr_96, align 4" [mm_mult.cc:22]   --->   Operation 874 'load' 'a_load_96' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 875 [1/1] (1.81ns)   --->   "%add_ln22_93 = add i14 %phi_mul, 97" [mm_mult.cc:22]   --->   Operation 875 'add' 'add_ln22_93' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln22_98 = zext i14 %add_ln22_93 to i64" [mm_mult.cc:22]   --->   Operation 876 'zext' 'zext_ln22_98' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_50 : Operation 877 [1/1] (0.00ns)   --->   "%a_addr_97 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_98" [mm_mult.cc:22]   --->   Operation 877 'getelementptr' 'a_addr_97' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_50 : Operation 878 [2/2] (3.25ns)   --->   "%a_load_97 = load i32* %a_addr_97, align 4" [mm_mult.cc:22]   --->   Operation 878 'load' 'a_load_97' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 51 <SV = 50> <Delay = 6.50>
ST_51 : Operation 879 [1/1] (1.81ns)   --->   "%add_ln22_96 = add i14 %phi_mul, 100" [mm_mult.cc:22]   --->   Operation 879 'add' 'add_ln22_96' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 880 [1/1] (0.00ns)   --->   "%a_buff_46_addr = getelementptr [100 x i64]* %a_buff_46, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 880 'getelementptr' 'a_buff_46_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_51 : Operation 881 [1/1] (0.00ns)   --->   "%a_buff_47_addr = getelementptr [100 x i64]* %a_buff_47, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 881 'getelementptr' 'a_buff_47_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_51 : Operation 882 [1/2] (3.25ns)   --->   "%a_load_96 = load i32* %a_addr_96, align 4" [mm_mult.cc:22]   --->   Operation 882 'load' 'a_load_96' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_46 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_96, i32 %a_load_46)" [mm_mult.cc:22]   --->   Operation 883 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_51 : Operation 884 [1/1] (3.25ns)   --->   "store i64 %tmp_46, i64* %a_buff_46_addr, align 8" [mm_mult.cc:22]   --->   Operation 884 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 885 [1/2] (3.25ns)   --->   "%a_load_97 = load i32* %a_addr_97, align 4" [mm_mult.cc:22]   --->   Operation 885 'load' 'a_load_97' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_47 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_97, i32 %a_load_47)" [mm_mult.cc:22]   --->   Operation 886 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_51 : Operation 887 [1/1] (3.25ns)   --->   "store i64 %tmp_47, i64* %a_buff_47_addr, align 8" [mm_mult.cc:22]   --->   Operation 887 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 888 [1/1] (1.81ns)   --->   "%add_ln22_94 = add i14 %phi_mul, 98" [mm_mult.cc:22]   --->   Operation 888 'add' 'add_ln22_94' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln22_99 = zext i14 %add_ln22_94 to i64" [mm_mult.cc:22]   --->   Operation 889 'zext' 'zext_ln22_99' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_51 : Operation 890 [1/1] (0.00ns)   --->   "%a_addr_98 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_99" [mm_mult.cc:22]   --->   Operation 890 'getelementptr' 'a_addr_98' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_51 : Operation 891 [2/2] (3.25ns)   --->   "%a_load_98 = load i32* %a_addr_98, align 4" [mm_mult.cc:22]   --->   Operation 891 'load' 'a_load_98' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 892 [1/1] (1.81ns)   --->   "%add_ln22_95 = add i14 %phi_mul, 99" [mm_mult.cc:22]   --->   Operation 892 'add' 'add_ln22_95' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln22_100 = zext i14 %add_ln22_95 to i64" [mm_mult.cc:22]   --->   Operation 893 'zext' 'zext_ln22_100' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_51 : Operation 894 [1/1] (0.00ns)   --->   "%a_addr_99 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_100" [mm_mult.cc:22]   --->   Operation 894 'getelementptr' 'a_addr_99' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_51 : Operation 895 [2/2] (3.25ns)   --->   "%a_load_99 = load i32* %a_addr_99, align 4" [mm_mult.cc:22]   --->   Operation 895 'load' 'a_load_99' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 52 <SV = 51> <Delay = 6.50>
ST_52 : Operation 896 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [mm_mult.cc:19]   --->   Operation 896 'specregionbegin' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_52 : Operation 897 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mm_mult.cc:20]   --->   Operation 897 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_52 : Operation 898 [1/1] (0.00ns)   --->   "%a_buff_48_addr = getelementptr [100 x i64]* %a_buff_48, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 898 'getelementptr' 'a_buff_48_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_52 : Operation 899 [1/1] (0.00ns)   --->   "%a_buff_49_addr = getelementptr [100 x i64]* %a_buff_49, i64 0, i64 %zext_ln22" [mm_mult.cc:22]   --->   Operation 899 'getelementptr' 'a_buff_49_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_52 : Operation 900 [1/2] (3.25ns)   --->   "%a_load_98 = load i32* %a_addr_98, align 4" [mm_mult.cc:22]   --->   Operation 900 'load' 'a_load_98' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 901 [1/1] (0.00ns)   --->   "%tmp_48 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_98, i32 %a_load_48)" [mm_mult.cc:22]   --->   Operation 901 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_52 : Operation 902 [1/1] (3.25ns)   --->   "store i64 %tmp_48, i64* %a_buff_48_addr, align 8" [mm_mult.cc:22]   --->   Operation 902 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 903 [1/2] (3.25ns)   --->   "%a_load_99 = load i32* %a_addr_99, align 4" [mm_mult.cc:22]   --->   Operation 903 'load' 'a_load_99' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_49 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_99, i32 %a_load_49)" [mm_mult.cc:22]   --->   Operation 904 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_52 : Operation 905 [1/1] (3.25ns)   --->   "store i64 %tmp_49, i64* %a_buff_49_addr, align 8" [mm_mult.cc:22]   --->   Operation 905 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 906 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp) nounwind" [mm_mult.cc:24]   --->   Operation 906 'specregionend' 'empty_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_52 : Operation 907 [1/1] (0.00ns)   --->   "br label %1" [mm_mult.cc:19]   --->   Operation 907 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 53 <SV = 2> <Delay = 1.76>
ST_53 : Operation 908 [1/1] (1.76ns)   --->   "br label %.preheader3" [mm_mult.cc:26]   --->   Operation 908 'br' <Predicate = true> <Delay = 1.76>

State 54 <SV = 3> <Delay = 4.47>
ST_54 : Operation 909 [1/1] (0.00ns)   --->   "%i1_0 = phi i7 [ %i_1, %hls_label_1 ], [ 0, %.preheader3.preheader ]"   --->   Operation 909 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 910 [1/1] (0.00ns)   --->   "%phi_mul101 = phi i14 [ %add_ln29_193, %hls_label_1 ], [ 0, %.preheader3.preheader ]" [mm_mult.cc:29]   --->   Operation 910 'phi' 'phi_mul101' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 911 [1/1] (0.00ns)   --->   "%phi_mul103 = phi i15 [ %add_ln29_194, %hls_label_1 ], [ 0, %.preheader3.preheader ]" [mm_mult.cc:29]   --->   Operation 911 'phi' 'phi_mul103' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 912 [1/1] (1.48ns)   --->   "%icmp_ln26 = icmp eq i7 %i1_0, -28" [mm_mult.cc:26]   --->   Operation 912 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 913 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 913 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 914 [1/1] (1.87ns)   --->   "%i_1 = add i7 %i1_0, 1" [mm_mult.cc:26]   --->   Operation 914 'add' 'i_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 915 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader1.preheader, label %hls_label_1" [mm_mult.cc:26]   --->   Operation 915 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i14 %phi_mul101 to i64" [mm_mult.cc:29]   --->   Operation 916 'zext' 'zext_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 917 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29" [mm_mult.cc:29]   --->   Operation 917 'getelementptr' 'b_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 918 [2/2] (3.25ns)   --->   "%b_load = load i32* %b_addr, align 4" [mm_mult.cc:29]   --->   Operation 918 'load' 'b_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_54 : Operation 919 [1/1] (1.48ns)   --->   "%icmp_ln29 = icmp ult i7 %i1_0, 50" [mm_mult.cc:29]   --->   Operation 919 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 920 [1/1] (1.87ns)   --->   "%add_ln29_96 = add i7 %i1_0, -50" [mm_mult.cc:29]   --->   Operation 920 'add' 'add_ln29_96' <Predicate = (!icmp_ln26)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 921 [1/1] (0.99ns)   --->   "%select_ln29 = select i1 %icmp_ln29, i7 %i1_0, i7 %add_ln29_96" [mm_mult.cc:29]   --->   Operation 921 'select' 'select_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %phi_mul103, i32 13)" [mm_mult.cc:29]   --->   Operation 922 'bitselect' 'tmp_51' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 923 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_51, i5 0)" [mm_mult.cc:29]   --->   Operation 923 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 924 [1/1] (0.00ns)   --->   "%empty_10 = or i6 %shl_ln, 31" [mm_mult.cc:29]   --->   Operation 924 'or' 'empty_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 925 [1/1] (1.42ns)   --->   "%icmp_ln29_1 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 925 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln29_102 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 926 'zext' 'zext_ln29_102' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln29_103 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 927 'zext' 'zext_ln29_103' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%select_ln29_1 = select i1 %icmp_ln29_1, i7 %zext_ln29_102, i7 %zext_ln29_103" [mm_mult.cc:29]   --->   Operation 928 'select' 'select_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%select_ln29_2 = select i1 %icmp_ln29_1, i7 %zext_ln29_103, i7 %zext_ln29_102" [mm_mult.cc:29]   --->   Operation 929 'select' 'select_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%xor_ln29_1 = xor i7 %select_ln29_1, 63" [mm_mult.cc:29]   --->   Operation 930 'xor' 'xor_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%zext_ln29_106 = zext i7 %select_ln29_2 to i64" [mm_mult.cc:29]   --->   Operation 931 'zext' 'zext_ln29_106' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%zext_ln29_107 = zext i7 %xor_ln29_1 to i64" [mm_mult.cc:29]   --->   Operation 932 'zext' 'zext_ln29_107' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%shl_ln29_1 = shl i64 -1, %zext_ln29_106" [mm_mult.cc:29]   --->   Operation 933 'shl' 'shl_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%lshr_ln29 = lshr i64 -1, %zext_ln29_107" [mm_mult.cc:29]   --->   Operation 934 'lshr' 'lshr_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 935 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29 = and i64 %shl_ln29_1, %lshr_ln29" [mm_mult.cc:29]   --->   Operation 935 'and' 'and_ln29' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 936 [1/1] (0.00ns)   --->   "%tmp_53 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_51, i2 0)" [mm_mult.cc:29]   --->   Operation 936 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln29_108 = zext i3 %tmp_53 to i8" [mm_mult.cc:29]   --->   Operation 937 'zext' 'zext_ln29_108' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 938 [1/1] (2.66ns)   --->   "%shl_ln29_2 = shl i8 15, %zext_ln29_108" [mm_mult.cc:29]   --->   Operation 938 'shl' 'shl_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 2.66> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 939 [1/1] (0.00ns)   --->   "%or_ln29 = or i14 %phi_mul101, 1" [mm_mult.cc:29]   --->   Operation 939 'or' 'or_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i14 %or_ln29 to i64" [mm_mult.cc:29]   --->   Operation 940 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 941 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_2" [mm_mult.cc:29]   --->   Operation 941 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 942 [2/2] (3.25ns)   --->   "%b_load_1 = load i32* %b_addr_1, align 4" [mm_mult.cc:29]   --->   Operation 942 'load' 'b_load_1' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_54 : Operation 943 [1/1] (1.42ns)   --->   "%icmp_ln29_2 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 943 'icmp' 'icmp_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln29_109 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 944 'zext' 'zext_ln29_109' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln29_110 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 945 'zext' 'zext_ln29_110' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%select_ln29_5 = select i1 %icmp_ln29_2, i7 %zext_ln29_109, i7 %zext_ln29_110" [mm_mult.cc:29]   --->   Operation 946 'select' 'select_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%select_ln29_6 = select i1 %icmp_ln29_2, i7 %zext_ln29_110, i7 %zext_ln29_109" [mm_mult.cc:29]   --->   Operation 947 'select' 'select_ln29_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%xor_ln29_3 = xor i7 %select_ln29_5, 63" [mm_mult.cc:29]   --->   Operation 948 'xor' 'xor_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%zext_ln29_113 = zext i7 %select_ln29_6 to i64" [mm_mult.cc:29]   --->   Operation 949 'zext' 'zext_ln29_113' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%zext_ln29_114 = zext i7 %xor_ln29_3 to i64" [mm_mult.cc:29]   --->   Operation 950 'zext' 'zext_ln29_114' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%shl_ln29_4 = shl i64 -1, %zext_ln29_113" [mm_mult.cc:29]   --->   Operation 951 'shl' 'shl_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%lshr_ln29_1 = lshr i64 -1, %zext_ln29_114" [mm_mult.cc:29]   --->   Operation 952 'lshr' 'lshr_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 953 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_2 = and i64 %shl_ln29_4, %lshr_ln29_1" [mm_mult.cc:29]   --->   Operation 953 'and' 'and_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 954 [1/1] (1.42ns)   --->   "%icmp_ln29_3 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 954 'icmp' 'icmp_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln29_115 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 955 'zext' 'zext_ln29_115' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln29_116 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 956 'zext' 'zext_ln29_116' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%select_ln29_9 = select i1 %icmp_ln29_3, i7 %zext_ln29_115, i7 %zext_ln29_116" [mm_mult.cc:29]   --->   Operation 957 'select' 'select_ln29_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%select_ln29_10 = select i1 %icmp_ln29_3, i7 %zext_ln29_116, i7 %zext_ln29_115" [mm_mult.cc:29]   --->   Operation 958 'select' 'select_ln29_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%xor_ln29_5 = xor i7 %select_ln29_9, 63" [mm_mult.cc:29]   --->   Operation 959 'xor' 'xor_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%zext_ln29_119 = zext i7 %select_ln29_10 to i64" [mm_mult.cc:29]   --->   Operation 960 'zext' 'zext_ln29_119' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%zext_ln29_120 = zext i7 %xor_ln29_5 to i64" [mm_mult.cc:29]   --->   Operation 961 'zext' 'zext_ln29_120' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%shl_ln29_6 = shl i64 -1, %zext_ln29_119" [mm_mult.cc:29]   --->   Operation 962 'shl' 'shl_ln29_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%lshr_ln29_2 = lshr i64 -1, %zext_ln29_120" [mm_mult.cc:29]   --->   Operation 963 'lshr' 'lshr_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 964 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_4 = and i64 %shl_ln29_6, %lshr_ln29_2" [mm_mult.cc:29]   --->   Operation 964 'and' 'and_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 965 [1/1] (1.42ns)   --->   "%icmp_ln29_4 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 965 'icmp' 'icmp_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln29_121 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 966 'zext' 'zext_ln29_121' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln29_122 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 967 'zext' 'zext_ln29_122' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%select_ln29_13 = select i1 %icmp_ln29_4, i7 %zext_ln29_121, i7 %zext_ln29_122" [mm_mult.cc:29]   --->   Operation 968 'select' 'select_ln29_13' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%select_ln29_14 = select i1 %icmp_ln29_4, i7 %zext_ln29_122, i7 %zext_ln29_121" [mm_mult.cc:29]   --->   Operation 969 'select' 'select_ln29_14' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%xor_ln29_7 = xor i7 %select_ln29_13, 63" [mm_mult.cc:29]   --->   Operation 970 'xor' 'xor_ln29_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%zext_ln29_125 = zext i7 %select_ln29_14 to i64" [mm_mult.cc:29]   --->   Operation 971 'zext' 'zext_ln29_125' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%zext_ln29_126 = zext i7 %xor_ln29_7 to i64" [mm_mult.cc:29]   --->   Operation 972 'zext' 'zext_ln29_126' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%shl_ln29_8 = shl i64 -1, %zext_ln29_125" [mm_mult.cc:29]   --->   Operation 973 'shl' 'shl_ln29_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%lshr_ln29_3 = lshr i64 -1, %zext_ln29_126" [mm_mult.cc:29]   --->   Operation 974 'lshr' 'lshr_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 975 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_6 = and i64 %shl_ln29_8, %lshr_ln29_3" [mm_mult.cc:29]   --->   Operation 975 'and' 'and_ln29_6' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 976 [1/1] (1.42ns)   --->   "%icmp_ln29_5 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 976 'icmp' 'icmp_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln29_127 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 977 'zext' 'zext_ln29_127' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln29_128 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 978 'zext' 'zext_ln29_128' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_8)   --->   "%select_ln29_17 = select i1 %icmp_ln29_5, i7 %zext_ln29_127, i7 %zext_ln29_128" [mm_mult.cc:29]   --->   Operation 979 'select' 'select_ln29_17' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_8)   --->   "%select_ln29_18 = select i1 %icmp_ln29_5, i7 %zext_ln29_128, i7 %zext_ln29_127" [mm_mult.cc:29]   --->   Operation 980 'select' 'select_ln29_18' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_8)   --->   "%xor_ln29_9 = xor i7 %select_ln29_17, 63" [mm_mult.cc:29]   --->   Operation 981 'xor' 'xor_ln29_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_8)   --->   "%zext_ln29_131 = zext i7 %select_ln29_18 to i64" [mm_mult.cc:29]   --->   Operation 982 'zext' 'zext_ln29_131' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_8)   --->   "%zext_ln29_132 = zext i7 %xor_ln29_9 to i64" [mm_mult.cc:29]   --->   Operation 983 'zext' 'zext_ln29_132' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_8)   --->   "%shl_ln29_10 = shl i64 -1, %zext_ln29_131" [mm_mult.cc:29]   --->   Operation 984 'shl' 'shl_ln29_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_8)   --->   "%lshr_ln29_4 = lshr i64 -1, %zext_ln29_132" [mm_mult.cc:29]   --->   Operation 985 'lshr' 'lshr_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 986 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_8 = and i64 %shl_ln29_10, %lshr_ln29_4" [mm_mult.cc:29]   --->   Operation 986 'and' 'and_ln29_8' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 987 [1/1] (1.42ns)   --->   "%icmp_ln29_6 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 987 'icmp' 'icmp_ln29_6' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 988 [1/1] (0.00ns)   --->   "%zext_ln29_133 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 988 'zext' 'zext_ln29_133' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln29_134 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 989 'zext' 'zext_ln29_134' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_10)   --->   "%select_ln29_21 = select i1 %icmp_ln29_6, i7 %zext_ln29_133, i7 %zext_ln29_134" [mm_mult.cc:29]   --->   Operation 990 'select' 'select_ln29_21' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_10)   --->   "%select_ln29_22 = select i1 %icmp_ln29_6, i7 %zext_ln29_134, i7 %zext_ln29_133" [mm_mult.cc:29]   --->   Operation 991 'select' 'select_ln29_22' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_10)   --->   "%xor_ln29_11 = xor i7 %select_ln29_21, 63" [mm_mult.cc:29]   --->   Operation 992 'xor' 'xor_ln29_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_10)   --->   "%zext_ln29_137 = zext i7 %select_ln29_22 to i64" [mm_mult.cc:29]   --->   Operation 993 'zext' 'zext_ln29_137' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_10)   --->   "%zext_ln29_138 = zext i7 %xor_ln29_11 to i64" [mm_mult.cc:29]   --->   Operation 994 'zext' 'zext_ln29_138' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_10)   --->   "%shl_ln29_12 = shl i64 -1, %zext_ln29_137" [mm_mult.cc:29]   --->   Operation 995 'shl' 'shl_ln29_12' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_10)   --->   "%lshr_ln29_5 = lshr i64 -1, %zext_ln29_138" [mm_mult.cc:29]   --->   Operation 996 'lshr' 'lshr_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 997 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_10 = and i64 %shl_ln29_12, %lshr_ln29_5" [mm_mult.cc:29]   --->   Operation 997 'and' 'and_ln29_10' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 998 [1/1] (1.42ns)   --->   "%icmp_ln29_7 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 998 'icmp' 'icmp_ln29_7' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln29_139 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 999 'zext' 'zext_ln29_139' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1000 [1/1] (0.00ns)   --->   "%zext_ln29_140 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1000 'zext' 'zext_ln29_140' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_12)   --->   "%select_ln29_25 = select i1 %icmp_ln29_7, i7 %zext_ln29_139, i7 %zext_ln29_140" [mm_mult.cc:29]   --->   Operation 1001 'select' 'select_ln29_25' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_12)   --->   "%select_ln29_26 = select i1 %icmp_ln29_7, i7 %zext_ln29_140, i7 %zext_ln29_139" [mm_mult.cc:29]   --->   Operation 1002 'select' 'select_ln29_26' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_12)   --->   "%xor_ln29_13 = xor i7 %select_ln29_25, 63" [mm_mult.cc:29]   --->   Operation 1003 'xor' 'xor_ln29_13' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_12)   --->   "%zext_ln29_143 = zext i7 %select_ln29_26 to i64" [mm_mult.cc:29]   --->   Operation 1004 'zext' 'zext_ln29_143' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_12)   --->   "%zext_ln29_144 = zext i7 %xor_ln29_13 to i64" [mm_mult.cc:29]   --->   Operation 1005 'zext' 'zext_ln29_144' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_12)   --->   "%shl_ln29_14 = shl i64 -1, %zext_ln29_143" [mm_mult.cc:29]   --->   Operation 1006 'shl' 'shl_ln29_14' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_12)   --->   "%lshr_ln29_6 = lshr i64 -1, %zext_ln29_144" [mm_mult.cc:29]   --->   Operation 1007 'lshr' 'lshr_ln29_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1008 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_12 = and i64 %shl_ln29_14, %lshr_ln29_6" [mm_mult.cc:29]   --->   Operation 1008 'and' 'and_ln29_12' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1009 [1/1] (1.42ns)   --->   "%icmp_ln29_8 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1009 'icmp' 'icmp_ln29_8' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln29_145 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1010 'zext' 'zext_ln29_145' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln29_146 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1011 'zext' 'zext_ln29_146' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_14)   --->   "%select_ln29_29 = select i1 %icmp_ln29_8, i7 %zext_ln29_145, i7 %zext_ln29_146" [mm_mult.cc:29]   --->   Operation 1012 'select' 'select_ln29_29' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_14)   --->   "%select_ln29_30 = select i1 %icmp_ln29_8, i7 %zext_ln29_146, i7 %zext_ln29_145" [mm_mult.cc:29]   --->   Operation 1013 'select' 'select_ln29_30' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_14)   --->   "%xor_ln29_15 = xor i7 %select_ln29_29, 63" [mm_mult.cc:29]   --->   Operation 1014 'xor' 'xor_ln29_15' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_14)   --->   "%zext_ln29_149 = zext i7 %select_ln29_30 to i64" [mm_mult.cc:29]   --->   Operation 1015 'zext' 'zext_ln29_149' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_14)   --->   "%zext_ln29_150 = zext i7 %xor_ln29_15 to i64" [mm_mult.cc:29]   --->   Operation 1016 'zext' 'zext_ln29_150' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_14)   --->   "%shl_ln29_16 = shl i64 -1, %zext_ln29_149" [mm_mult.cc:29]   --->   Operation 1017 'shl' 'shl_ln29_16' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_14)   --->   "%lshr_ln29_7 = lshr i64 -1, %zext_ln29_150" [mm_mult.cc:29]   --->   Operation 1018 'lshr' 'lshr_ln29_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1019 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_14 = and i64 %shl_ln29_16, %lshr_ln29_7" [mm_mult.cc:29]   --->   Operation 1019 'and' 'and_ln29_14' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1020 [1/1] (1.42ns)   --->   "%icmp_ln29_9 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1020 'icmp' 'icmp_ln29_9' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln29_151 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1021 'zext' 'zext_ln29_151' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1022 [1/1] (0.00ns)   --->   "%zext_ln29_152 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1022 'zext' 'zext_ln29_152' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%select_ln29_33 = select i1 %icmp_ln29_9, i7 %zext_ln29_151, i7 %zext_ln29_152" [mm_mult.cc:29]   --->   Operation 1023 'select' 'select_ln29_33' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%select_ln29_34 = select i1 %icmp_ln29_9, i7 %zext_ln29_152, i7 %zext_ln29_151" [mm_mult.cc:29]   --->   Operation 1024 'select' 'select_ln29_34' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%xor_ln29_17 = xor i7 %select_ln29_33, 63" [mm_mult.cc:29]   --->   Operation 1025 'xor' 'xor_ln29_17' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%zext_ln29_155 = zext i7 %select_ln29_34 to i64" [mm_mult.cc:29]   --->   Operation 1026 'zext' 'zext_ln29_155' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%zext_ln29_156 = zext i7 %xor_ln29_17 to i64" [mm_mult.cc:29]   --->   Operation 1027 'zext' 'zext_ln29_156' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%shl_ln29_18 = shl i64 -1, %zext_ln29_155" [mm_mult.cc:29]   --->   Operation 1028 'shl' 'shl_ln29_18' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%lshr_ln29_8 = lshr i64 -1, %zext_ln29_156" [mm_mult.cc:29]   --->   Operation 1029 'lshr' 'lshr_ln29_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1030 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_16 = and i64 %shl_ln29_18, %lshr_ln29_8" [mm_mult.cc:29]   --->   Operation 1030 'and' 'and_ln29_16' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1031 [1/1] (1.42ns)   --->   "%icmp_ln29_10 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1031 'icmp' 'icmp_ln29_10' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1032 [1/1] (0.00ns)   --->   "%zext_ln29_157 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1032 'zext' 'zext_ln29_157' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1033 [1/1] (0.00ns)   --->   "%zext_ln29_158 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1033 'zext' 'zext_ln29_158' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%select_ln29_37 = select i1 %icmp_ln29_10, i7 %zext_ln29_157, i7 %zext_ln29_158" [mm_mult.cc:29]   --->   Operation 1034 'select' 'select_ln29_37' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%select_ln29_38 = select i1 %icmp_ln29_10, i7 %zext_ln29_158, i7 %zext_ln29_157" [mm_mult.cc:29]   --->   Operation 1035 'select' 'select_ln29_38' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%xor_ln29_19 = xor i7 %select_ln29_37, 63" [mm_mult.cc:29]   --->   Operation 1036 'xor' 'xor_ln29_19' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%zext_ln29_161 = zext i7 %select_ln29_38 to i64" [mm_mult.cc:29]   --->   Operation 1037 'zext' 'zext_ln29_161' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%zext_ln29_162 = zext i7 %xor_ln29_19 to i64" [mm_mult.cc:29]   --->   Operation 1038 'zext' 'zext_ln29_162' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%shl_ln29_20 = shl i64 -1, %zext_ln29_161" [mm_mult.cc:29]   --->   Operation 1039 'shl' 'shl_ln29_20' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%lshr_ln29_9 = lshr i64 -1, %zext_ln29_162" [mm_mult.cc:29]   --->   Operation 1040 'lshr' 'lshr_ln29_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1041 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_18 = and i64 %shl_ln29_20, %lshr_ln29_9" [mm_mult.cc:29]   --->   Operation 1041 'and' 'and_ln29_18' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1042 [1/1] (1.42ns)   --->   "%icmp_ln29_11 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1042 'icmp' 'icmp_ln29_11' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1043 [1/1] (0.00ns)   --->   "%zext_ln29_163 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1043 'zext' 'zext_ln29_163' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln29_164 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1044 'zext' 'zext_ln29_164' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%select_ln29_41 = select i1 %icmp_ln29_11, i7 %zext_ln29_163, i7 %zext_ln29_164" [mm_mult.cc:29]   --->   Operation 1045 'select' 'select_ln29_41' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%select_ln29_42 = select i1 %icmp_ln29_11, i7 %zext_ln29_164, i7 %zext_ln29_163" [mm_mult.cc:29]   --->   Operation 1046 'select' 'select_ln29_42' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%xor_ln29_21 = xor i7 %select_ln29_41, 63" [mm_mult.cc:29]   --->   Operation 1047 'xor' 'xor_ln29_21' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%zext_ln29_167 = zext i7 %select_ln29_42 to i64" [mm_mult.cc:29]   --->   Operation 1048 'zext' 'zext_ln29_167' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%zext_ln29_168 = zext i7 %xor_ln29_21 to i64" [mm_mult.cc:29]   --->   Operation 1049 'zext' 'zext_ln29_168' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%shl_ln29_22 = shl i64 -1, %zext_ln29_167" [mm_mult.cc:29]   --->   Operation 1050 'shl' 'shl_ln29_22' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%lshr_ln29_10 = lshr i64 -1, %zext_ln29_168" [mm_mult.cc:29]   --->   Operation 1051 'lshr' 'lshr_ln29_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1052 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_20 = and i64 %shl_ln29_22, %lshr_ln29_10" [mm_mult.cc:29]   --->   Operation 1052 'and' 'and_ln29_20' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1053 [1/1] (1.42ns)   --->   "%icmp_ln29_12 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1053 'icmp' 'icmp_ln29_12' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln29_169 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1054 'zext' 'zext_ln29_169' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln29_170 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1055 'zext' 'zext_ln29_170' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_22)   --->   "%select_ln29_45 = select i1 %icmp_ln29_12, i7 %zext_ln29_169, i7 %zext_ln29_170" [mm_mult.cc:29]   --->   Operation 1056 'select' 'select_ln29_45' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_22)   --->   "%select_ln29_46 = select i1 %icmp_ln29_12, i7 %zext_ln29_170, i7 %zext_ln29_169" [mm_mult.cc:29]   --->   Operation 1057 'select' 'select_ln29_46' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_22)   --->   "%xor_ln29_23 = xor i7 %select_ln29_45, 63" [mm_mult.cc:29]   --->   Operation 1058 'xor' 'xor_ln29_23' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_22)   --->   "%zext_ln29_173 = zext i7 %select_ln29_46 to i64" [mm_mult.cc:29]   --->   Operation 1059 'zext' 'zext_ln29_173' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_22)   --->   "%zext_ln29_174 = zext i7 %xor_ln29_23 to i64" [mm_mult.cc:29]   --->   Operation 1060 'zext' 'zext_ln29_174' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_22)   --->   "%shl_ln29_24 = shl i64 -1, %zext_ln29_173" [mm_mult.cc:29]   --->   Operation 1061 'shl' 'shl_ln29_24' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_22)   --->   "%lshr_ln29_11 = lshr i64 -1, %zext_ln29_174" [mm_mult.cc:29]   --->   Operation 1062 'lshr' 'lshr_ln29_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1063 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_22 = and i64 %shl_ln29_24, %lshr_ln29_11" [mm_mult.cc:29]   --->   Operation 1063 'and' 'and_ln29_22' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1064 [1/1] (1.42ns)   --->   "%icmp_ln29_13 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1064 'icmp' 'icmp_ln29_13' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1065 [1/1] (0.00ns)   --->   "%zext_ln29_175 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1065 'zext' 'zext_ln29_175' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1066 [1/1] (0.00ns)   --->   "%zext_ln29_176 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1066 'zext' 'zext_ln29_176' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_24)   --->   "%select_ln29_49 = select i1 %icmp_ln29_13, i7 %zext_ln29_175, i7 %zext_ln29_176" [mm_mult.cc:29]   --->   Operation 1067 'select' 'select_ln29_49' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_24)   --->   "%select_ln29_50 = select i1 %icmp_ln29_13, i7 %zext_ln29_176, i7 %zext_ln29_175" [mm_mult.cc:29]   --->   Operation 1068 'select' 'select_ln29_50' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_24)   --->   "%xor_ln29_25 = xor i7 %select_ln29_49, 63" [mm_mult.cc:29]   --->   Operation 1069 'xor' 'xor_ln29_25' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_24)   --->   "%zext_ln29_179 = zext i7 %select_ln29_50 to i64" [mm_mult.cc:29]   --->   Operation 1070 'zext' 'zext_ln29_179' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_24)   --->   "%zext_ln29_180 = zext i7 %xor_ln29_25 to i64" [mm_mult.cc:29]   --->   Operation 1071 'zext' 'zext_ln29_180' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_24)   --->   "%shl_ln29_26 = shl i64 -1, %zext_ln29_179" [mm_mult.cc:29]   --->   Operation 1072 'shl' 'shl_ln29_26' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_24)   --->   "%lshr_ln29_12 = lshr i64 -1, %zext_ln29_180" [mm_mult.cc:29]   --->   Operation 1073 'lshr' 'lshr_ln29_12' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1074 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_24 = and i64 %shl_ln29_26, %lshr_ln29_12" [mm_mult.cc:29]   --->   Operation 1074 'and' 'and_ln29_24' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1075 [1/1] (1.42ns)   --->   "%icmp_ln29_14 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1075 'icmp' 'icmp_ln29_14' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1076 [1/1] (0.00ns)   --->   "%zext_ln29_181 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1076 'zext' 'zext_ln29_181' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln29_182 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1077 'zext' 'zext_ln29_182' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_26)   --->   "%select_ln29_53 = select i1 %icmp_ln29_14, i7 %zext_ln29_181, i7 %zext_ln29_182" [mm_mult.cc:29]   --->   Operation 1078 'select' 'select_ln29_53' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_26)   --->   "%select_ln29_54 = select i1 %icmp_ln29_14, i7 %zext_ln29_182, i7 %zext_ln29_181" [mm_mult.cc:29]   --->   Operation 1079 'select' 'select_ln29_54' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_26)   --->   "%xor_ln29_27 = xor i7 %select_ln29_53, 63" [mm_mult.cc:29]   --->   Operation 1080 'xor' 'xor_ln29_27' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_26)   --->   "%zext_ln29_185 = zext i7 %select_ln29_54 to i64" [mm_mult.cc:29]   --->   Operation 1081 'zext' 'zext_ln29_185' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_26)   --->   "%zext_ln29_186 = zext i7 %xor_ln29_27 to i64" [mm_mult.cc:29]   --->   Operation 1082 'zext' 'zext_ln29_186' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_26)   --->   "%shl_ln29_28 = shl i64 -1, %zext_ln29_185" [mm_mult.cc:29]   --->   Operation 1083 'shl' 'shl_ln29_28' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_26)   --->   "%lshr_ln29_13 = lshr i64 -1, %zext_ln29_186" [mm_mult.cc:29]   --->   Operation 1084 'lshr' 'lshr_ln29_13' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1085 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_26 = and i64 %shl_ln29_28, %lshr_ln29_13" [mm_mult.cc:29]   --->   Operation 1085 'and' 'and_ln29_26' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1086 [1/1] (1.42ns)   --->   "%icmp_ln29_15 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1086 'icmp' 'icmp_ln29_15' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln29_187 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1087 'zext' 'zext_ln29_187' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1088 [1/1] (0.00ns)   --->   "%zext_ln29_188 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1088 'zext' 'zext_ln29_188' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_28)   --->   "%select_ln29_57 = select i1 %icmp_ln29_15, i7 %zext_ln29_187, i7 %zext_ln29_188" [mm_mult.cc:29]   --->   Operation 1089 'select' 'select_ln29_57' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_28)   --->   "%select_ln29_58 = select i1 %icmp_ln29_15, i7 %zext_ln29_188, i7 %zext_ln29_187" [mm_mult.cc:29]   --->   Operation 1090 'select' 'select_ln29_58' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_28)   --->   "%xor_ln29_29 = xor i7 %select_ln29_57, 63" [mm_mult.cc:29]   --->   Operation 1091 'xor' 'xor_ln29_29' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_28)   --->   "%zext_ln29_191 = zext i7 %select_ln29_58 to i64" [mm_mult.cc:29]   --->   Operation 1092 'zext' 'zext_ln29_191' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_28)   --->   "%zext_ln29_192 = zext i7 %xor_ln29_29 to i64" [mm_mult.cc:29]   --->   Operation 1093 'zext' 'zext_ln29_192' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_28)   --->   "%shl_ln29_30 = shl i64 -1, %zext_ln29_191" [mm_mult.cc:29]   --->   Operation 1094 'shl' 'shl_ln29_30' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_28)   --->   "%lshr_ln29_14 = lshr i64 -1, %zext_ln29_192" [mm_mult.cc:29]   --->   Operation 1095 'lshr' 'lshr_ln29_14' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1096 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_28 = and i64 %shl_ln29_30, %lshr_ln29_14" [mm_mult.cc:29]   --->   Operation 1096 'and' 'and_ln29_28' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1097 [1/1] (1.42ns)   --->   "%icmp_ln29_16 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1097 'icmp' 'icmp_ln29_16' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln29_193 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1098 'zext' 'zext_ln29_193' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1099 [1/1] (0.00ns)   --->   "%zext_ln29_194 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1099 'zext' 'zext_ln29_194' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%select_ln29_61 = select i1 %icmp_ln29_16, i7 %zext_ln29_193, i7 %zext_ln29_194" [mm_mult.cc:29]   --->   Operation 1100 'select' 'select_ln29_61' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%select_ln29_62 = select i1 %icmp_ln29_16, i7 %zext_ln29_194, i7 %zext_ln29_193" [mm_mult.cc:29]   --->   Operation 1101 'select' 'select_ln29_62' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%xor_ln29_31 = xor i7 %select_ln29_61, 63" [mm_mult.cc:29]   --->   Operation 1102 'xor' 'xor_ln29_31' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%zext_ln29_197 = zext i7 %select_ln29_62 to i64" [mm_mult.cc:29]   --->   Operation 1103 'zext' 'zext_ln29_197' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%zext_ln29_198 = zext i7 %xor_ln29_31 to i64" [mm_mult.cc:29]   --->   Operation 1104 'zext' 'zext_ln29_198' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%shl_ln29_32 = shl i64 -1, %zext_ln29_197" [mm_mult.cc:29]   --->   Operation 1105 'shl' 'shl_ln29_32' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%lshr_ln29_15 = lshr i64 -1, %zext_ln29_198" [mm_mult.cc:29]   --->   Operation 1106 'lshr' 'lshr_ln29_15' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1107 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_30 = and i64 %shl_ln29_32, %lshr_ln29_15" [mm_mult.cc:29]   --->   Operation 1107 'and' 'and_ln29_30' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1108 [1/1] (1.42ns)   --->   "%icmp_ln29_17 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1108 'icmp' 'icmp_ln29_17' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln29_199 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1109 'zext' 'zext_ln29_199' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln29_200 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1110 'zext' 'zext_ln29_200' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%select_ln29_65 = select i1 %icmp_ln29_17, i7 %zext_ln29_199, i7 %zext_ln29_200" [mm_mult.cc:29]   --->   Operation 1111 'select' 'select_ln29_65' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%select_ln29_66 = select i1 %icmp_ln29_17, i7 %zext_ln29_200, i7 %zext_ln29_199" [mm_mult.cc:29]   --->   Operation 1112 'select' 'select_ln29_66' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%xor_ln29_33 = xor i7 %select_ln29_65, 63" [mm_mult.cc:29]   --->   Operation 1113 'xor' 'xor_ln29_33' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%zext_ln29_203 = zext i7 %select_ln29_66 to i64" [mm_mult.cc:29]   --->   Operation 1114 'zext' 'zext_ln29_203' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%zext_ln29_204 = zext i7 %xor_ln29_33 to i64" [mm_mult.cc:29]   --->   Operation 1115 'zext' 'zext_ln29_204' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%shl_ln29_34 = shl i64 -1, %zext_ln29_203" [mm_mult.cc:29]   --->   Operation 1116 'shl' 'shl_ln29_34' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%lshr_ln29_16 = lshr i64 -1, %zext_ln29_204" [mm_mult.cc:29]   --->   Operation 1117 'lshr' 'lshr_ln29_16' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1118 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_32 = and i64 %shl_ln29_34, %lshr_ln29_16" [mm_mult.cc:29]   --->   Operation 1118 'and' 'and_ln29_32' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1119 [1/1] (1.42ns)   --->   "%icmp_ln29_18 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1119 'icmp' 'icmp_ln29_18' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln29_205 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1120 'zext' 'zext_ln29_205' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln29_206 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1121 'zext' 'zext_ln29_206' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%select_ln29_69 = select i1 %icmp_ln29_18, i7 %zext_ln29_205, i7 %zext_ln29_206" [mm_mult.cc:29]   --->   Operation 1122 'select' 'select_ln29_69' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%select_ln29_70 = select i1 %icmp_ln29_18, i7 %zext_ln29_206, i7 %zext_ln29_205" [mm_mult.cc:29]   --->   Operation 1123 'select' 'select_ln29_70' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%xor_ln29_35 = xor i7 %select_ln29_69, 63" [mm_mult.cc:29]   --->   Operation 1124 'xor' 'xor_ln29_35' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%zext_ln29_209 = zext i7 %select_ln29_70 to i64" [mm_mult.cc:29]   --->   Operation 1125 'zext' 'zext_ln29_209' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%zext_ln29_210 = zext i7 %xor_ln29_35 to i64" [mm_mult.cc:29]   --->   Operation 1126 'zext' 'zext_ln29_210' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%shl_ln29_36 = shl i64 -1, %zext_ln29_209" [mm_mult.cc:29]   --->   Operation 1127 'shl' 'shl_ln29_36' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%lshr_ln29_17 = lshr i64 -1, %zext_ln29_210" [mm_mult.cc:29]   --->   Operation 1128 'lshr' 'lshr_ln29_17' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1129 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_34 = and i64 %shl_ln29_36, %lshr_ln29_17" [mm_mult.cc:29]   --->   Operation 1129 'and' 'and_ln29_34' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1130 [1/1] (1.42ns)   --->   "%icmp_ln29_19 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1130 'icmp' 'icmp_ln29_19' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1131 [1/1] (0.00ns)   --->   "%zext_ln29_211 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1131 'zext' 'zext_ln29_211' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1132 [1/1] (0.00ns)   --->   "%zext_ln29_212 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1132 'zext' 'zext_ln29_212' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_36)   --->   "%select_ln29_73 = select i1 %icmp_ln29_19, i7 %zext_ln29_211, i7 %zext_ln29_212" [mm_mult.cc:29]   --->   Operation 1133 'select' 'select_ln29_73' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_36)   --->   "%select_ln29_74 = select i1 %icmp_ln29_19, i7 %zext_ln29_212, i7 %zext_ln29_211" [mm_mult.cc:29]   --->   Operation 1134 'select' 'select_ln29_74' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_36)   --->   "%xor_ln29_37 = xor i7 %select_ln29_73, 63" [mm_mult.cc:29]   --->   Operation 1135 'xor' 'xor_ln29_37' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_36)   --->   "%zext_ln29_215 = zext i7 %select_ln29_74 to i64" [mm_mult.cc:29]   --->   Operation 1136 'zext' 'zext_ln29_215' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_36)   --->   "%zext_ln29_216 = zext i7 %xor_ln29_37 to i64" [mm_mult.cc:29]   --->   Operation 1137 'zext' 'zext_ln29_216' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_36)   --->   "%shl_ln29_38 = shl i64 -1, %zext_ln29_215" [mm_mult.cc:29]   --->   Operation 1138 'shl' 'shl_ln29_38' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_36)   --->   "%lshr_ln29_18 = lshr i64 -1, %zext_ln29_216" [mm_mult.cc:29]   --->   Operation 1139 'lshr' 'lshr_ln29_18' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1140 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_36 = and i64 %shl_ln29_38, %lshr_ln29_18" [mm_mult.cc:29]   --->   Operation 1140 'and' 'and_ln29_36' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1141 [1/1] (1.42ns)   --->   "%icmp_ln29_20 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1141 'icmp' 'icmp_ln29_20' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1142 [1/1] (0.00ns)   --->   "%zext_ln29_217 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1142 'zext' 'zext_ln29_217' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln29_218 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1143 'zext' 'zext_ln29_218' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_38)   --->   "%select_ln29_77 = select i1 %icmp_ln29_20, i7 %zext_ln29_217, i7 %zext_ln29_218" [mm_mult.cc:29]   --->   Operation 1144 'select' 'select_ln29_77' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_38)   --->   "%select_ln29_78 = select i1 %icmp_ln29_20, i7 %zext_ln29_218, i7 %zext_ln29_217" [mm_mult.cc:29]   --->   Operation 1145 'select' 'select_ln29_78' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_38)   --->   "%xor_ln29_39 = xor i7 %select_ln29_77, 63" [mm_mult.cc:29]   --->   Operation 1146 'xor' 'xor_ln29_39' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_38)   --->   "%zext_ln29_221 = zext i7 %select_ln29_78 to i64" [mm_mult.cc:29]   --->   Operation 1147 'zext' 'zext_ln29_221' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_38)   --->   "%zext_ln29_222 = zext i7 %xor_ln29_39 to i64" [mm_mult.cc:29]   --->   Operation 1148 'zext' 'zext_ln29_222' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_38)   --->   "%shl_ln29_40 = shl i64 -1, %zext_ln29_221" [mm_mult.cc:29]   --->   Operation 1149 'shl' 'shl_ln29_40' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_38)   --->   "%lshr_ln29_19 = lshr i64 -1, %zext_ln29_222" [mm_mult.cc:29]   --->   Operation 1150 'lshr' 'lshr_ln29_19' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1151 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_38 = and i64 %shl_ln29_40, %lshr_ln29_19" [mm_mult.cc:29]   --->   Operation 1151 'and' 'and_ln29_38' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1152 [1/1] (1.42ns)   --->   "%icmp_ln29_21 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1152 'icmp' 'icmp_ln29_21' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1153 [1/1] (0.00ns)   --->   "%zext_ln29_223 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1153 'zext' 'zext_ln29_223' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln29_224 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1154 'zext' 'zext_ln29_224' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_40)   --->   "%select_ln29_81 = select i1 %icmp_ln29_21, i7 %zext_ln29_223, i7 %zext_ln29_224" [mm_mult.cc:29]   --->   Operation 1155 'select' 'select_ln29_81' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_40)   --->   "%select_ln29_82 = select i1 %icmp_ln29_21, i7 %zext_ln29_224, i7 %zext_ln29_223" [mm_mult.cc:29]   --->   Operation 1156 'select' 'select_ln29_82' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_40)   --->   "%xor_ln29_41 = xor i7 %select_ln29_81, 63" [mm_mult.cc:29]   --->   Operation 1157 'xor' 'xor_ln29_41' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_40)   --->   "%zext_ln29_227 = zext i7 %select_ln29_82 to i64" [mm_mult.cc:29]   --->   Operation 1158 'zext' 'zext_ln29_227' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_40)   --->   "%zext_ln29_228 = zext i7 %xor_ln29_41 to i64" [mm_mult.cc:29]   --->   Operation 1159 'zext' 'zext_ln29_228' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_40)   --->   "%shl_ln29_42 = shl i64 -1, %zext_ln29_227" [mm_mult.cc:29]   --->   Operation 1160 'shl' 'shl_ln29_42' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_40)   --->   "%lshr_ln29_20 = lshr i64 -1, %zext_ln29_228" [mm_mult.cc:29]   --->   Operation 1161 'lshr' 'lshr_ln29_20' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1162 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_40 = and i64 %shl_ln29_42, %lshr_ln29_20" [mm_mult.cc:29]   --->   Operation 1162 'and' 'and_ln29_40' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1163 [1/1] (1.42ns)   --->   "%icmp_ln29_22 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1163 'icmp' 'icmp_ln29_22' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln29_229 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1164 'zext' 'zext_ln29_229' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln29_230 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1165 'zext' 'zext_ln29_230' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_42)   --->   "%select_ln29_85 = select i1 %icmp_ln29_22, i7 %zext_ln29_229, i7 %zext_ln29_230" [mm_mult.cc:29]   --->   Operation 1166 'select' 'select_ln29_85' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_42)   --->   "%select_ln29_86 = select i1 %icmp_ln29_22, i7 %zext_ln29_230, i7 %zext_ln29_229" [mm_mult.cc:29]   --->   Operation 1167 'select' 'select_ln29_86' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_42)   --->   "%xor_ln29_43 = xor i7 %select_ln29_85, 63" [mm_mult.cc:29]   --->   Operation 1168 'xor' 'xor_ln29_43' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_42)   --->   "%zext_ln29_233 = zext i7 %select_ln29_86 to i64" [mm_mult.cc:29]   --->   Operation 1169 'zext' 'zext_ln29_233' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_42)   --->   "%zext_ln29_234 = zext i7 %xor_ln29_43 to i64" [mm_mult.cc:29]   --->   Operation 1170 'zext' 'zext_ln29_234' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_42)   --->   "%shl_ln29_44 = shl i64 -1, %zext_ln29_233" [mm_mult.cc:29]   --->   Operation 1171 'shl' 'shl_ln29_44' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_42)   --->   "%lshr_ln29_21 = lshr i64 -1, %zext_ln29_234" [mm_mult.cc:29]   --->   Operation 1172 'lshr' 'lshr_ln29_21' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1173 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_42 = and i64 %shl_ln29_44, %lshr_ln29_21" [mm_mult.cc:29]   --->   Operation 1173 'and' 'and_ln29_42' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1174 [1/1] (1.42ns)   --->   "%icmp_ln29_23 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1174 'icmp' 'icmp_ln29_23' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1175 [1/1] (0.00ns)   --->   "%zext_ln29_235 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1175 'zext' 'zext_ln29_235' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln29_236 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1176 'zext' 'zext_ln29_236' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_44)   --->   "%select_ln29_89 = select i1 %icmp_ln29_23, i7 %zext_ln29_235, i7 %zext_ln29_236" [mm_mult.cc:29]   --->   Operation 1177 'select' 'select_ln29_89' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_44)   --->   "%select_ln29_90 = select i1 %icmp_ln29_23, i7 %zext_ln29_236, i7 %zext_ln29_235" [mm_mult.cc:29]   --->   Operation 1178 'select' 'select_ln29_90' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_44)   --->   "%xor_ln29_45 = xor i7 %select_ln29_89, 63" [mm_mult.cc:29]   --->   Operation 1179 'xor' 'xor_ln29_45' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_44)   --->   "%zext_ln29_239 = zext i7 %select_ln29_90 to i64" [mm_mult.cc:29]   --->   Operation 1180 'zext' 'zext_ln29_239' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_44)   --->   "%zext_ln29_240 = zext i7 %xor_ln29_45 to i64" [mm_mult.cc:29]   --->   Operation 1181 'zext' 'zext_ln29_240' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_44)   --->   "%shl_ln29_46 = shl i64 -1, %zext_ln29_239" [mm_mult.cc:29]   --->   Operation 1182 'shl' 'shl_ln29_46' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_44)   --->   "%lshr_ln29_22 = lshr i64 -1, %zext_ln29_240" [mm_mult.cc:29]   --->   Operation 1183 'lshr' 'lshr_ln29_22' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1184 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_44 = and i64 %shl_ln29_46, %lshr_ln29_22" [mm_mult.cc:29]   --->   Operation 1184 'and' 'and_ln29_44' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1185 [1/1] (1.42ns)   --->   "%icmp_ln29_24 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1185 'icmp' 'icmp_ln29_24' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln29_241 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1186 'zext' 'zext_ln29_241' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1187 [1/1] (0.00ns)   --->   "%zext_ln29_242 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1187 'zext' 'zext_ln29_242' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_46)   --->   "%select_ln29_93 = select i1 %icmp_ln29_24, i7 %zext_ln29_241, i7 %zext_ln29_242" [mm_mult.cc:29]   --->   Operation 1188 'select' 'select_ln29_93' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_46)   --->   "%select_ln29_94 = select i1 %icmp_ln29_24, i7 %zext_ln29_242, i7 %zext_ln29_241" [mm_mult.cc:29]   --->   Operation 1189 'select' 'select_ln29_94' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_46)   --->   "%xor_ln29_47 = xor i7 %select_ln29_93, 63" [mm_mult.cc:29]   --->   Operation 1190 'xor' 'xor_ln29_47' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_46)   --->   "%zext_ln29_245 = zext i7 %select_ln29_94 to i64" [mm_mult.cc:29]   --->   Operation 1191 'zext' 'zext_ln29_245' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_46)   --->   "%zext_ln29_246 = zext i7 %xor_ln29_47 to i64" [mm_mult.cc:29]   --->   Operation 1192 'zext' 'zext_ln29_246' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_46)   --->   "%shl_ln29_48 = shl i64 -1, %zext_ln29_245" [mm_mult.cc:29]   --->   Operation 1193 'shl' 'shl_ln29_48' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_46)   --->   "%lshr_ln29_23 = lshr i64 -1, %zext_ln29_246" [mm_mult.cc:29]   --->   Operation 1194 'lshr' 'lshr_ln29_23' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1195 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_46 = and i64 %shl_ln29_48, %lshr_ln29_23" [mm_mult.cc:29]   --->   Operation 1195 'and' 'and_ln29_46' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1196 [1/1] (1.42ns)   --->   "%icmp_ln29_25 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1196 'icmp' 'icmp_ln29_25' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln29_247 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1197 'zext' 'zext_ln29_247' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1198 [1/1] (0.00ns)   --->   "%zext_ln29_248 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1198 'zext' 'zext_ln29_248' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_48)   --->   "%select_ln29_97 = select i1 %icmp_ln29_25, i7 %zext_ln29_247, i7 %zext_ln29_248" [mm_mult.cc:29]   --->   Operation 1199 'select' 'select_ln29_97' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_48)   --->   "%select_ln29_98 = select i1 %icmp_ln29_25, i7 %zext_ln29_248, i7 %zext_ln29_247" [mm_mult.cc:29]   --->   Operation 1200 'select' 'select_ln29_98' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_48)   --->   "%xor_ln29_49 = xor i7 %select_ln29_97, 63" [mm_mult.cc:29]   --->   Operation 1201 'xor' 'xor_ln29_49' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_48)   --->   "%zext_ln29_251 = zext i7 %select_ln29_98 to i64" [mm_mult.cc:29]   --->   Operation 1202 'zext' 'zext_ln29_251' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_48)   --->   "%zext_ln29_252 = zext i7 %xor_ln29_49 to i64" [mm_mult.cc:29]   --->   Operation 1203 'zext' 'zext_ln29_252' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_48)   --->   "%shl_ln29_50 = shl i64 -1, %zext_ln29_251" [mm_mult.cc:29]   --->   Operation 1204 'shl' 'shl_ln29_50' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_48)   --->   "%lshr_ln29_24 = lshr i64 -1, %zext_ln29_252" [mm_mult.cc:29]   --->   Operation 1205 'lshr' 'lshr_ln29_24' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1206 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_48 = and i64 %shl_ln29_50, %lshr_ln29_24" [mm_mult.cc:29]   --->   Operation 1206 'and' 'and_ln29_48' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1207 [1/1] (1.42ns)   --->   "%icmp_ln29_26 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1207 'icmp' 'icmp_ln29_26' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1208 [1/1] (0.00ns)   --->   "%zext_ln29_253 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1208 'zext' 'zext_ln29_253' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1209 [1/1] (0.00ns)   --->   "%zext_ln29_254 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1209 'zext' 'zext_ln29_254' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_50)   --->   "%select_ln29_101 = select i1 %icmp_ln29_26, i7 %zext_ln29_253, i7 %zext_ln29_254" [mm_mult.cc:29]   --->   Operation 1210 'select' 'select_ln29_101' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_50)   --->   "%select_ln29_102 = select i1 %icmp_ln29_26, i7 %zext_ln29_254, i7 %zext_ln29_253" [mm_mult.cc:29]   --->   Operation 1211 'select' 'select_ln29_102' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_50)   --->   "%xor_ln29_51 = xor i7 %select_ln29_101, 63" [mm_mult.cc:29]   --->   Operation 1212 'xor' 'xor_ln29_51' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_50)   --->   "%zext_ln29_257 = zext i7 %select_ln29_102 to i64" [mm_mult.cc:29]   --->   Operation 1213 'zext' 'zext_ln29_257' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_50)   --->   "%zext_ln29_258 = zext i7 %xor_ln29_51 to i64" [mm_mult.cc:29]   --->   Operation 1214 'zext' 'zext_ln29_258' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_50)   --->   "%shl_ln29_52 = shl i64 -1, %zext_ln29_257" [mm_mult.cc:29]   --->   Operation 1215 'shl' 'shl_ln29_52' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_50)   --->   "%lshr_ln29_25 = lshr i64 -1, %zext_ln29_258" [mm_mult.cc:29]   --->   Operation 1216 'lshr' 'lshr_ln29_25' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1217 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_50 = and i64 %shl_ln29_52, %lshr_ln29_25" [mm_mult.cc:29]   --->   Operation 1217 'and' 'and_ln29_50' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1218 [1/1] (1.42ns)   --->   "%icmp_ln29_27 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1218 'icmp' 'icmp_ln29_27' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1219 [1/1] (0.00ns)   --->   "%zext_ln29_259 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1219 'zext' 'zext_ln29_259' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1220 [1/1] (0.00ns)   --->   "%zext_ln29_260 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1220 'zext' 'zext_ln29_260' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_52)   --->   "%select_ln29_105 = select i1 %icmp_ln29_27, i7 %zext_ln29_259, i7 %zext_ln29_260" [mm_mult.cc:29]   --->   Operation 1221 'select' 'select_ln29_105' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_52)   --->   "%select_ln29_106 = select i1 %icmp_ln29_27, i7 %zext_ln29_260, i7 %zext_ln29_259" [mm_mult.cc:29]   --->   Operation 1222 'select' 'select_ln29_106' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_52)   --->   "%xor_ln29_53 = xor i7 %select_ln29_105, 63" [mm_mult.cc:29]   --->   Operation 1223 'xor' 'xor_ln29_53' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_52)   --->   "%zext_ln29_263 = zext i7 %select_ln29_106 to i64" [mm_mult.cc:29]   --->   Operation 1224 'zext' 'zext_ln29_263' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_52)   --->   "%zext_ln29_264 = zext i7 %xor_ln29_53 to i64" [mm_mult.cc:29]   --->   Operation 1225 'zext' 'zext_ln29_264' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_52)   --->   "%shl_ln29_54 = shl i64 -1, %zext_ln29_263" [mm_mult.cc:29]   --->   Operation 1226 'shl' 'shl_ln29_54' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_52)   --->   "%lshr_ln29_26 = lshr i64 -1, %zext_ln29_264" [mm_mult.cc:29]   --->   Operation 1227 'lshr' 'lshr_ln29_26' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1228 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_52 = and i64 %shl_ln29_54, %lshr_ln29_26" [mm_mult.cc:29]   --->   Operation 1228 'and' 'and_ln29_52' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1229 [1/1] (1.42ns)   --->   "%icmp_ln29_28 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1229 'icmp' 'icmp_ln29_28' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1230 [1/1] (0.00ns)   --->   "%zext_ln29_265 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1230 'zext' 'zext_ln29_265' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln29_266 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1231 'zext' 'zext_ln29_266' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_54)   --->   "%select_ln29_109 = select i1 %icmp_ln29_28, i7 %zext_ln29_265, i7 %zext_ln29_266" [mm_mult.cc:29]   --->   Operation 1232 'select' 'select_ln29_109' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_54)   --->   "%select_ln29_110 = select i1 %icmp_ln29_28, i7 %zext_ln29_266, i7 %zext_ln29_265" [mm_mult.cc:29]   --->   Operation 1233 'select' 'select_ln29_110' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_54)   --->   "%xor_ln29_55 = xor i7 %select_ln29_109, 63" [mm_mult.cc:29]   --->   Operation 1234 'xor' 'xor_ln29_55' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_54)   --->   "%zext_ln29_269 = zext i7 %select_ln29_110 to i64" [mm_mult.cc:29]   --->   Operation 1235 'zext' 'zext_ln29_269' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_54)   --->   "%zext_ln29_270 = zext i7 %xor_ln29_55 to i64" [mm_mult.cc:29]   --->   Operation 1236 'zext' 'zext_ln29_270' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_54)   --->   "%shl_ln29_56 = shl i64 -1, %zext_ln29_269" [mm_mult.cc:29]   --->   Operation 1237 'shl' 'shl_ln29_56' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_54)   --->   "%lshr_ln29_27 = lshr i64 -1, %zext_ln29_270" [mm_mult.cc:29]   --->   Operation 1238 'lshr' 'lshr_ln29_27' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1239 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_54 = and i64 %shl_ln29_56, %lshr_ln29_27" [mm_mult.cc:29]   --->   Operation 1239 'and' 'and_ln29_54' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1240 [1/1] (1.42ns)   --->   "%icmp_ln29_29 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1240 'icmp' 'icmp_ln29_29' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1241 [1/1] (0.00ns)   --->   "%zext_ln29_271 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1241 'zext' 'zext_ln29_271' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1242 [1/1] (0.00ns)   --->   "%zext_ln29_272 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1242 'zext' 'zext_ln29_272' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_56)   --->   "%select_ln29_113 = select i1 %icmp_ln29_29, i7 %zext_ln29_271, i7 %zext_ln29_272" [mm_mult.cc:29]   --->   Operation 1243 'select' 'select_ln29_113' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_56)   --->   "%select_ln29_114 = select i1 %icmp_ln29_29, i7 %zext_ln29_272, i7 %zext_ln29_271" [mm_mult.cc:29]   --->   Operation 1244 'select' 'select_ln29_114' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_56)   --->   "%xor_ln29_57 = xor i7 %select_ln29_113, 63" [mm_mult.cc:29]   --->   Operation 1245 'xor' 'xor_ln29_57' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_56)   --->   "%zext_ln29_275 = zext i7 %select_ln29_114 to i64" [mm_mult.cc:29]   --->   Operation 1246 'zext' 'zext_ln29_275' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_56)   --->   "%zext_ln29_276 = zext i7 %xor_ln29_57 to i64" [mm_mult.cc:29]   --->   Operation 1247 'zext' 'zext_ln29_276' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_56)   --->   "%shl_ln29_58 = shl i64 -1, %zext_ln29_275" [mm_mult.cc:29]   --->   Operation 1248 'shl' 'shl_ln29_58' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_56)   --->   "%lshr_ln29_28 = lshr i64 -1, %zext_ln29_276" [mm_mult.cc:29]   --->   Operation 1249 'lshr' 'lshr_ln29_28' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1250 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_56 = and i64 %shl_ln29_58, %lshr_ln29_28" [mm_mult.cc:29]   --->   Operation 1250 'and' 'and_ln29_56' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1251 [1/1] (1.42ns)   --->   "%icmp_ln29_30 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1251 'icmp' 'icmp_ln29_30' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln29_277 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1252 'zext' 'zext_ln29_277' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1253 [1/1] (0.00ns)   --->   "%zext_ln29_278 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1253 'zext' 'zext_ln29_278' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_58)   --->   "%select_ln29_117 = select i1 %icmp_ln29_30, i7 %zext_ln29_277, i7 %zext_ln29_278" [mm_mult.cc:29]   --->   Operation 1254 'select' 'select_ln29_117' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_58)   --->   "%select_ln29_118 = select i1 %icmp_ln29_30, i7 %zext_ln29_278, i7 %zext_ln29_277" [mm_mult.cc:29]   --->   Operation 1255 'select' 'select_ln29_118' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_58)   --->   "%xor_ln29_59 = xor i7 %select_ln29_117, 63" [mm_mult.cc:29]   --->   Operation 1256 'xor' 'xor_ln29_59' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_58)   --->   "%zext_ln29_281 = zext i7 %select_ln29_118 to i64" [mm_mult.cc:29]   --->   Operation 1257 'zext' 'zext_ln29_281' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_58)   --->   "%zext_ln29_282 = zext i7 %xor_ln29_59 to i64" [mm_mult.cc:29]   --->   Operation 1258 'zext' 'zext_ln29_282' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_58)   --->   "%shl_ln29_60 = shl i64 -1, %zext_ln29_281" [mm_mult.cc:29]   --->   Operation 1259 'shl' 'shl_ln29_60' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_58)   --->   "%lshr_ln29_29 = lshr i64 -1, %zext_ln29_282" [mm_mult.cc:29]   --->   Operation 1260 'lshr' 'lshr_ln29_29' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1261 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_58 = and i64 %shl_ln29_60, %lshr_ln29_29" [mm_mult.cc:29]   --->   Operation 1261 'and' 'and_ln29_58' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1262 [1/1] (1.42ns)   --->   "%icmp_ln29_31 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1262 'icmp' 'icmp_ln29_31' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1263 [1/1] (0.00ns)   --->   "%zext_ln29_283 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1263 'zext' 'zext_ln29_283' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1264 [1/1] (0.00ns)   --->   "%zext_ln29_284 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1264 'zext' 'zext_ln29_284' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_60)   --->   "%select_ln29_121 = select i1 %icmp_ln29_31, i7 %zext_ln29_283, i7 %zext_ln29_284" [mm_mult.cc:29]   --->   Operation 1265 'select' 'select_ln29_121' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_60)   --->   "%select_ln29_122 = select i1 %icmp_ln29_31, i7 %zext_ln29_284, i7 %zext_ln29_283" [mm_mult.cc:29]   --->   Operation 1266 'select' 'select_ln29_122' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_60)   --->   "%xor_ln29_61 = xor i7 %select_ln29_121, 63" [mm_mult.cc:29]   --->   Operation 1267 'xor' 'xor_ln29_61' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_60)   --->   "%zext_ln29_287 = zext i7 %select_ln29_122 to i64" [mm_mult.cc:29]   --->   Operation 1268 'zext' 'zext_ln29_287' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_60)   --->   "%zext_ln29_288 = zext i7 %xor_ln29_61 to i64" [mm_mult.cc:29]   --->   Operation 1269 'zext' 'zext_ln29_288' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_60)   --->   "%shl_ln29_62 = shl i64 -1, %zext_ln29_287" [mm_mult.cc:29]   --->   Operation 1270 'shl' 'shl_ln29_62' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_60)   --->   "%lshr_ln29_30 = lshr i64 -1, %zext_ln29_288" [mm_mult.cc:29]   --->   Operation 1271 'lshr' 'lshr_ln29_30' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1272 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_60 = and i64 %shl_ln29_62, %lshr_ln29_30" [mm_mult.cc:29]   --->   Operation 1272 'and' 'and_ln29_60' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1273 [1/1] (1.42ns)   --->   "%icmp_ln29_32 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1273 'icmp' 'icmp_ln29_32' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1274 [1/1] (0.00ns)   --->   "%zext_ln29_289 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1274 'zext' 'zext_ln29_289' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1275 [1/1] (0.00ns)   --->   "%zext_ln29_290 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1275 'zext' 'zext_ln29_290' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_62)   --->   "%select_ln29_125 = select i1 %icmp_ln29_32, i7 %zext_ln29_289, i7 %zext_ln29_290" [mm_mult.cc:29]   --->   Operation 1276 'select' 'select_ln29_125' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_62)   --->   "%select_ln29_126 = select i1 %icmp_ln29_32, i7 %zext_ln29_290, i7 %zext_ln29_289" [mm_mult.cc:29]   --->   Operation 1277 'select' 'select_ln29_126' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_62)   --->   "%xor_ln29_63 = xor i7 %select_ln29_125, 63" [mm_mult.cc:29]   --->   Operation 1278 'xor' 'xor_ln29_63' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_62)   --->   "%zext_ln29_293 = zext i7 %select_ln29_126 to i64" [mm_mult.cc:29]   --->   Operation 1279 'zext' 'zext_ln29_293' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_62)   --->   "%zext_ln29_294 = zext i7 %xor_ln29_63 to i64" [mm_mult.cc:29]   --->   Operation 1280 'zext' 'zext_ln29_294' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_62)   --->   "%shl_ln29_64 = shl i64 -1, %zext_ln29_293" [mm_mult.cc:29]   --->   Operation 1281 'shl' 'shl_ln29_64' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_62)   --->   "%lshr_ln29_31 = lshr i64 -1, %zext_ln29_294" [mm_mult.cc:29]   --->   Operation 1282 'lshr' 'lshr_ln29_31' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1283 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_62 = and i64 %shl_ln29_64, %lshr_ln29_31" [mm_mult.cc:29]   --->   Operation 1283 'and' 'and_ln29_62' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1284 [1/1] (1.42ns)   --->   "%icmp_ln29_33 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1284 'icmp' 'icmp_ln29_33' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1285 [1/1] (0.00ns)   --->   "%zext_ln29_295 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1285 'zext' 'zext_ln29_295' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1286 [1/1] (0.00ns)   --->   "%zext_ln29_296 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1286 'zext' 'zext_ln29_296' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_64)   --->   "%select_ln29_129 = select i1 %icmp_ln29_33, i7 %zext_ln29_295, i7 %zext_ln29_296" [mm_mult.cc:29]   --->   Operation 1287 'select' 'select_ln29_129' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_64)   --->   "%select_ln29_130 = select i1 %icmp_ln29_33, i7 %zext_ln29_296, i7 %zext_ln29_295" [mm_mult.cc:29]   --->   Operation 1288 'select' 'select_ln29_130' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_64)   --->   "%xor_ln29_65 = xor i7 %select_ln29_129, 63" [mm_mult.cc:29]   --->   Operation 1289 'xor' 'xor_ln29_65' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_64)   --->   "%zext_ln29_299 = zext i7 %select_ln29_130 to i64" [mm_mult.cc:29]   --->   Operation 1290 'zext' 'zext_ln29_299' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_64)   --->   "%zext_ln29_300 = zext i7 %xor_ln29_65 to i64" [mm_mult.cc:29]   --->   Operation 1291 'zext' 'zext_ln29_300' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_64)   --->   "%shl_ln29_66 = shl i64 -1, %zext_ln29_299" [mm_mult.cc:29]   --->   Operation 1292 'shl' 'shl_ln29_66' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_64)   --->   "%lshr_ln29_32 = lshr i64 -1, %zext_ln29_300" [mm_mult.cc:29]   --->   Operation 1293 'lshr' 'lshr_ln29_32' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1294 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_64 = and i64 %shl_ln29_66, %lshr_ln29_32" [mm_mult.cc:29]   --->   Operation 1294 'and' 'and_ln29_64' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1295 [1/1] (1.42ns)   --->   "%icmp_ln29_34 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1295 'icmp' 'icmp_ln29_34' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1296 [1/1] (0.00ns)   --->   "%zext_ln29_301 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1296 'zext' 'zext_ln29_301' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln29_302 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1297 'zext' 'zext_ln29_302' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_66)   --->   "%select_ln29_133 = select i1 %icmp_ln29_34, i7 %zext_ln29_301, i7 %zext_ln29_302" [mm_mult.cc:29]   --->   Operation 1298 'select' 'select_ln29_133' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_66)   --->   "%select_ln29_134 = select i1 %icmp_ln29_34, i7 %zext_ln29_302, i7 %zext_ln29_301" [mm_mult.cc:29]   --->   Operation 1299 'select' 'select_ln29_134' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_66)   --->   "%xor_ln29_67 = xor i7 %select_ln29_133, 63" [mm_mult.cc:29]   --->   Operation 1300 'xor' 'xor_ln29_67' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_66)   --->   "%zext_ln29_305 = zext i7 %select_ln29_134 to i64" [mm_mult.cc:29]   --->   Operation 1301 'zext' 'zext_ln29_305' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_66)   --->   "%zext_ln29_306 = zext i7 %xor_ln29_67 to i64" [mm_mult.cc:29]   --->   Operation 1302 'zext' 'zext_ln29_306' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_66)   --->   "%shl_ln29_68 = shl i64 -1, %zext_ln29_305" [mm_mult.cc:29]   --->   Operation 1303 'shl' 'shl_ln29_68' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_66)   --->   "%lshr_ln29_33 = lshr i64 -1, %zext_ln29_306" [mm_mult.cc:29]   --->   Operation 1304 'lshr' 'lshr_ln29_33' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1305 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_66 = and i64 %shl_ln29_68, %lshr_ln29_33" [mm_mult.cc:29]   --->   Operation 1305 'and' 'and_ln29_66' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1306 [1/1] (1.42ns)   --->   "%icmp_ln29_35 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1306 'icmp' 'icmp_ln29_35' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln29_307 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1307 'zext' 'zext_ln29_307' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1308 [1/1] (0.00ns)   --->   "%zext_ln29_308 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1308 'zext' 'zext_ln29_308' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_68)   --->   "%select_ln29_137 = select i1 %icmp_ln29_35, i7 %zext_ln29_307, i7 %zext_ln29_308" [mm_mult.cc:29]   --->   Operation 1309 'select' 'select_ln29_137' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_68)   --->   "%select_ln29_138 = select i1 %icmp_ln29_35, i7 %zext_ln29_308, i7 %zext_ln29_307" [mm_mult.cc:29]   --->   Operation 1310 'select' 'select_ln29_138' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_68)   --->   "%xor_ln29_69 = xor i7 %select_ln29_137, 63" [mm_mult.cc:29]   --->   Operation 1311 'xor' 'xor_ln29_69' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_68)   --->   "%zext_ln29_311 = zext i7 %select_ln29_138 to i64" [mm_mult.cc:29]   --->   Operation 1312 'zext' 'zext_ln29_311' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_68)   --->   "%zext_ln29_312 = zext i7 %xor_ln29_69 to i64" [mm_mult.cc:29]   --->   Operation 1313 'zext' 'zext_ln29_312' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_68)   --->   "%shl_ln29_70 = shl i64 -1, %zext_ln29_311" [mm_mult.cc:29]   --->   Operation 1314 'shl' 'shl_ln29_70' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_68)   --->   "%lshr_ln29_34 = lshr i64 -1, %zext_ln29_312" [mm_mult.cc:29]   --->   Operation 1315 'lshr' 'lshr_ln29_34' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1316 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_68 = and i64 %shl_ln29_70, %lshr_ln29_34" [mm_mult.cc:29]   --->   Operation 1316 'and' 'and_ln29_68' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1317 [1/1] (1.42ns)   --->   "%icmp_ln29_36 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1317 'icmp' 'icmp_ln29_36' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1318 [1/1] (0.00ns)   --->   "%zext_ln29_313 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1318 'zext' 'zext_ln29_313' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1319 [1/1] (0.00ns)   --->   "%zext_ln29_314 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1319 'zext' 'zext_ln29_314' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_70)   --->   "%select_ln29_141 = select i1 %icmp_ln29_36, i7 %zext_ln29_313, i7 %zext_ln29_314" [mm_mult.cc:29]   --->   Operation 1320 'select' 'select_ln29_141' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_70)   --->   "%select_ln29_142 = select i1 %icmp_ln29_36, i7 %zext_ln29_314, i7 %zext_ln29_313" [mm_mult.cc:29]   --->   Operation 1321 'select' 'select_ln29_142' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_70)   --->   "%xor_ln29_71 = xor i7 %select_ln29_141, 63" [mm_mult.cc:29]   --->   Operation 1322 'xor' 'xor_ln29_71' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_70)   --->   "%zext_ln29_317 = zext i7 %select_ln29_142 to i64" [mm_mult.cc:29]   --->   Operation 1323 'zext' 'zext_ln29_317' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_70)   --->   "%zext_ln29_318 = zext i7 %xor_ln29_71 to i64" [mm_mult.cc:29]   --->   Operation 1324 'zext' 'zext_ln29_318' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_70)   --->   "%shl_ln29_72 = shl i64 -1, %zext_ln29_317" [mm_mult.cc:29]   --->   Operation 1325 'shl' 'shl_ln29_72' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_70)   --->   "%lshr_ln29_35 = lshr i64 -1, %zext_ln29_318" [mm_mult.cc:29]   --->   Operation 1326 'lshr' 'lshr_ln29_35' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1327 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_70 = and i64 %shl_ln29_72, %lshr_ln29_35" [mm_mult.cc:29]   --->   Operation 1327 'and' 'and_ln29_70' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1328 [1/1] (1.42ns)   --->   "%icmp_ln29_37 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1328 'icmp' 'icmp_ln29_37' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1329 [1/1] (0.00ns)   --->   "%zext_ln29_319 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1329 'zext' 'zext_ln29_319' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1330 [1/1] (0.00ns)   --->   "%zext_ln29_320 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1330 'zext' 'zext_ln29_320' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_72)   --->   "%select_ln29_145 = select i1 %icmp_ln29_37, i7 %zext_ln29_319, i7 %zext_ln29_320" [mm_mult.cc:29]   --->   Operation 1331 'select' 'select_ln29_145' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_72)   --->   "%select_ln29_146 = select i1 %icmp_ln29_37, i7 %zext_ln29_320, i7 %zext_ln29_319" [mm_mult.cc:29]   --->   Operation 1332 'select' 'select_ln29_146' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_72)   --->   "%xor_ln29_73 = xor i7 %select_ln29_145, 63" [mm_mult.cc:29]   --->   Operation 1333 'xor' 'xor_ln29_73' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_72)   --->   "%zext_ln29_323 = zext i7 %select_ln29_146 to i64" [mm_mult.cc:29]   --->   Operation 1334 'zext' 'zext_ln29_323' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_72)   --->   "%zext_ln29_324 = zext i7 %xor_ln29_73 to i64" [mm_mult.cc:29]   --->   Operation 1335 'zext' 'zext_ln29_324' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_72)   --->   "%shl_ln29_74 = shl i64 -1, %zext_ln29_323" [mm_mult.cc:29]   --->   Operation 1336 'shl' 'shl_ln29_74' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_72)   --->   "%lshr_ln29_36 = lshr i64 -1, %zext_ln29_324" [mm_mult.cc:29]   --->   Operation 1337 'lshr' 'lshr_ln29_36' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1338 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_72 = and i64 %shl_ln29_74, %lshr_ln29_36" [mm_mult.cc:29]   --->   Operation 1338 'and' 'and_ln29_72' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1339 [1/1] (1.42ns)   --->   "%icmp_ln29_38 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1339 'icmp' 'icmp_ln29_38' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1340 [1/1] (0.00ns)   --->   "%zext_ln29_325 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1340 'zext' 'zext_ln29_325' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1341 [1/1] (0.00ns)   --->   "%zext_ln29_326 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1341 'zext' 'zext_ln29_326' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_74)   --->   "%select_ln29_149 = select i1 %icmp_ln29_38, i7 %zext_ln29_325, i7 %zext_ln29_326" [mm_mult.cc:29]   --->   Operation 1342 'select' 'select_ln29_149' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_74)   --->   "%select_ln29_150 = select i1 %icmp_ln29_38, i7 %zext_ln29_326, i7 %zext_ln29_325" [mm_mult.cc:29]   --->   Operation 1343 'select' 'select_ln29_150' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_74)   --->   "%xor_ln29_75 = xor i7 %select_ln29_149, 63" [mm_mult.cc:29]   --->   Operation 1344 'xor' 'xor_ln29_75' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_74)   --->   "%zext_ln29_329 = zext i7 %select_ln29_150 to i64" [mm_mult.cc:29]   --->   Operation 1345 'zext' 'zext_ln29_329' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_74)   --->   "%zext_ln29_330 = zext i7 %xor_ln29_75 to i64" [mm_mult.cc:29]   --->   Operation 1346 'zext' 'zext_ln29_330' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_74)   --->   "%shl_ln29_76 = shl i64 -1, %zext_ln29_329" [mm_mult.cc:29]   --->   Operation 1347 'shl' 'shl_ln29_76' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_74)   --->   "%lshr_ln29_37 = lshr i64 -1, %zext_ln29_330" [mm_mult.cc:29]   --->   Operation 1348 'lshr' 'lshr_ln29_37' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1349 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_74 = and i64 %shl_ln29_76, %lshr_ln29_37" [mm_mult.cc:29]   --->   Operation 1349 'and' 'and_ln29_74' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1350 [1/1] (1.42ns)   --->   "%icmp_ln29_39 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1350 'icmp' 'icmp_ln29_39' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1351 [1/1] (0.00ns)   --->   "%zext_ln29_331 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1351 'zext' 'zext_ln29_331' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1352 [1/1] (0.00ns)   --->   "%zext_ln29_332 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1352 'zext' 'zext_ln29_332' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_76)   --->   "%select_ln29_153 = select i1 %icmp_ln29_39, i7 %zext_ln29_331, i7 %zext_ln29_332" [mm_mult.cc:29]   --->   Operation 1353 'select' 'select_ln29_153' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_76)   --->   "%select_ln29_154 = select i1 %icmp_ln29_39, i7 %zext_ln29_332, i7 %zext_ln29_331" [mm_mult.cc:29]   --->   Operation 1354 'select' 'select_ln29_154' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_76)   --->   "%xor_ln29_77 = xor i7 %select_ln29_153, 63" [mm_mult.cc:29]   --->   Operation 1355 'xor' 'xor_ln29_77' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_76)   --->   "%zext_ln29_335 = zext i7 %select_ln29_154 to i64" [mm_mult.cc:29]   --->   Operation 1356 'zext' 'zext_ln29_335' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_76)   --->   "%zext_ln29_336 = zext i7 %xor_ln29_77 to i64" [mm_mult.cc:29]   --->   Operation 1357 'zext' 'zext_ln29_336' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_76)   --->   "%shl_ln29_78 = shl i64 -1, %zext_ln29_335" [mm_mult.cc:29]   --->   Operation 1358 'shl' 'shl_ln29_78' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_76)   --->   "%lshr_ln29_38 = lshr i64 -1, %zext_ln29_336" [mm_mult.cc:29]   --->   Operation 1359 'lshr' 'lshr_ln29_38' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1360 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_76 = and i64 %shl_ln29_78, %lshr_ln29_38" [mm_mult.cc:29]   --->   Operation 1360 'and' 'and_ln29_76' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1361 [1/1] (1.42ns)   --->   "%icmp_ln29_40 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1361 'icmp' 'icmp_ln29_40' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1362 [1/1] (0.00ns)   --->   "%zext_ln29_337 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1362 'zext' 'zext_ln29_337' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1363 [1/1] (0.00ns)   --->   "%zext_ln29_338 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1363 'zext' 'zext_ln29_338' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_78)   --->   "%select_ln29_157 = select i1 %icmp_ln29_40, i7 %zext_ln29_337, i7 %zext_ln29_338" [mm_mult.cc:29]   --->   Operation 1364 'select' 'select_ln29_157' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_78)   --->   "%select_ln29_158 = select i1 %icmp_ln29_40, i7 %zext_ln29_338, i7 %zext_ln29_337" [mm_mult.cc:29]   --->   Operation 1365 'select' 'select_ln29_158' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_78)   --->   "%xor_ln29_79 = xor i7 %select_ln29_157, 63" [mm_mult.cc:29]   --->   Operation 1366 'xor' 'xor_ln29_79' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_78)   --->   "%zext_ln29_341 = zext i7 %select_ln29_158 to i64" [mm_mult.cc:29]   --->   Operation 1367 'zext' 'zext_ln29_341' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_78)   --->   "%zext_ln29_342 = zext i7 %xor_ln29_79 to i64" [mm_mult.cc:29]   --->   Operation 1368 'zext' 'zext_ln29_342' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_78)   --->   "%shl_ln29_80 = shl i64 -1, %zext_ln29_341" [mm_mult.cc:29]   --->   Operation 1369 'shl' 'shl_ln29_80' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_78)   --->   "%lshr_ln29_39 = lshr i64 -1, %zext_ln29_342" [mm_mult.cc:29]   --->   Operation 1370 'lshr' 'lshr_ln29_39' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1371 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_78 = and i64 %shl_ln29_80, %lshr_ln29_39" [mm_mult.cc:29]   --->   Operation 1371 'and' 'and_ln29_78' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1372 [1/1] (1.42ns)   --->   "%icmp_ln29_41 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1372 'icmp' 'icmp_ln29_41' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1373 [1/1] (0.00ns)   --->   "%zext_ln29_343 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1373 'zext' 'zext_ln29_343' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1374 [1/1] (0.00ns)   --->   "%zext_ln29_344 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1374 'zext' 'zext_ln29_344' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_80)   --->   "%select_ln29_161 = select i1 %icmp_ln29_41, i7 %zext_ln29_343, i7 %zext_ln29_344" [mm_mult.cc:29]   --->   Operation 1375 'select' 'select_ln29_161' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_80)   --->   "%select_ln29_162 = select i1 %icmp_ln29_41, i7 %zext_ln29_344, i7 %zext_ln29_343" [mm_mult.cc:29]   --->   Operation 1376 'select' 'select_ln29_162' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_80)   --->   "%xor_ln29_81 = xor i7 %select_ln29_161, 63" [mm_mult.cc:29]   --->   Operation 1377 'xor' 'xor_ln29_81' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_80)   --->   "%zext_ln29_347 = zext i7 %select_ln29_162 to i64" [mm_mult.cc:29]   --->   Operation 1378 'zext' 'zext_ln29_347' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_80)   --->   "%zext_ln29_348 = zext i7 %xor_ln29_81 to i64" [mm_mult.cc:29]   --->   Operation 1379 'zext' 'zext_ln29_348' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_80)   --->   "%shl_ln29_82 = shl i64 -1, %zext_ln29_347" [mm_mult.cc:29]   --->   Operation 1380 'shl' 'shl_ln29_82' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_80)   --->   "%lshr_ln29_40 = lshr i64 -1, %zext_ln29_348" [mm_mult.cc:29]   --->   Operation 1381 'lshr' 'lshr_ln29_40' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1382 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_80 = and i64 %shl_ln29_82, %lshr_ln29_40" [mm_mult.cc:29]   --->   Operation 1382 'and' 'and_ln29_80' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1383 [1/1] (1.42ns)   --->   "%icmp_ln29_42 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1383 'icmp' 'icmp_ln29_42' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1384 [1/1] (0.00ns)   --->   "%zext_ln29_349 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1384 'zext' 'zext_ln29_349' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1385 [1/1] (0.00ns)   --->   "%zext_ln29_350 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1385 'zext' 'zext_ln29_350' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_82)   --->   "%select_ln29_165 = select i1 %icmp_ln29_42, i7 %zext_ln29_349, i7 %zext_ln29_350" [mm_mult.cc:29]   --->   Operation 1386 'select' 'select_ln29_165' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_82)   --->   "%select_ln29_166 = select i1 %icmp_ln29_42, i7 %zext_ln29_350, i7 %zext_ln29_349" [mm_mult.cc:29]   --->   Operation 1387 'select' 'select_ln29_166' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_82)   --->   "%xor_ln29_83 = xor i7 %select_ln29_165, 63" [mm_mult.cc:29]   --->   Operation 1388 'xor' 'xor_ln29_83' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_82)   --->   "%zext_ln29_353 = zext i7 %select_ln29_166 to i64" [mm_mult.cc:29]   --->   Operation 1389 'zext' 'zext_ln29_353' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_82)   --->   "%zext_ln29_354 = zext i7 %xor_ln29_83 to i64" [mm_mult.cc:29]   --->   Operation 1390 'zext' 'zext_ln29_354' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_82)   --->   "%shl_ln29_84 = shl i64 -1, %zext_ln29_353" [mm_mult.cc:29]   --->   Operation 1391 'shl' 'shl_ln29_84' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_82)   --->   "%lshr_ln29_41 = lshr i64 -1, %zext_ln29_354" [mm_mult.cc:29]   --->   Operation 1392 'lshr' 'lshr_ln29_41' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1393 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_82 = and i64 %shl_ln29_84, %lshr_ln29_41" [mm_mult.cc:29]   --->   Operation 1393 'and' 'and_ln29_82' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1394 [1/1] (1.42ns)   --->   "%icmp_ln29_43 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1394 'icmp' 'icmp_ln29_43' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1395 [1/1] (0.00ns)   --->   "%zext_ln29_355 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1395 'zext' 'zext_ln29_355' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1396 [1/1] (0.00ns)   --->   "%zext_ln29_356 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1396 'zext' 'zext_ln29_356' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_84)   --->   "%select_ln29_169 = select i1 %icmp_ln29_43, i7 %zext_ln29_355, i7 %zext_ln29_356" [mm_mult.cc:29]   --->   Operation 1397 'select' 'select_ln29_169' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_84)   --->   "%select_ln29_170 = select i1 %icmp_ln29_43, i7 %zext_ln29_356, i7 %zext_ln29_355" [mm_mult.cc:29]   --->   Operation 1398 'select' 'select_ln29_170' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_84)   --->   "%xor_ln29_85 = xor i7 %select_ln29_169, 63" [mm_mult.cc:29]   --->   Operation 1399 'xor' 'xor_ln29_85' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_84)   --->   "%zext_ln29_359 = zext i7 %select_ln29_170 to i64" [mm_mult.cc:29]   --->   Operation 1400 'zext' 'zext_ln29_359' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_84)   --->   "%zext_ln29_360 = zext i7 %xor_ln29_85 to i64" [mm_mult.cc:29]   --->   Operation 1401 'zext' 'zext_ln29_360' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_84)   --->   "%shl_ln29_86 = shl i64 -1, %zext_ln29_359" [mm_mult.cc:29]   --->   Operation 1402 'shl' 'shl_ln29_86' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_84)   --->   "%lshr_ln29_42 = lshr i64 -1, %zext_ln29_360" [mm_mult.cc:29]   --->   Operation 1403 'lshr' 'lshr_ln29_42' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1404 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_84 = and i64 %shl_ln29_86, %lshr_ln29_42" [mm_mult.cc:29]   --->   Operation 1404 'and' 'and_ln29_84' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1405 [1/1] (1.42ns)   --->   "%icmp_ln29_44 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1405 'icmp' 'icmp_ln29_44' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1406 [1/1] (0.00ns)   --->   "%zext_ln29_361 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1406 'zext' 'zext_ln29_361' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1407 [1/1] (0.00ns)   --->   "%zext_ln29_362 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1407 'zext' 'zext_ln29_362' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_86)   --->   "%select_ln29_173 = select i1 %icmp_ln29_44, i7 %zext_ln29_361, i7 %zext_ln29_362" [mm_mult.cc:29]   --->   Operation 1408 'select' 'select_ln29_173' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_86)   --->   "%select_ln29_174 = select i1 %icmp_ln29_44, i7 %zext_ln29_362, i7 %zext_ln29_361" [mm_mult.cc:29]   --->   Operation 1409 'select' 'select_ln29_174' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_86)   --->   "%xor_ln29_87 = xor i7 %select_ln29_173, 63" [mm_mult.cc:29]   --->   Operation 1410 'xor' 'xor_ln29_87' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_86)   --->   "%zext_ln29_365 = zext i7 %select_ln29_174 to i64" [mm_mult.cc:29]   --->   Operation 1411 'zext' 'zext_ln29_365' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_86)   --->   "%zext_ln29_366 = zext i7 %xor_ln29_87 to i64" [mm_mult.cc:29]   --->   Operation 1412 'zext' 'zext_ln29_366' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_86)   --->   "%shl_ln29_88 = shl i64 -1, %zext_ln29_365" [mm_mult.cc:29]   --->   Operation 1413 'shl' 'shl_ln29_88' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_86)   --->   "%lshr_ln29_43 = lshr i64 -1, %zext_ln29_366" [mm_mult.cc:29]   --->   Operation 1414 'lshr' 'lshr_ln29_43' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1415 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_86 = and i64 %shl_ln29_88, %lshr_ln29_43" [mm_mult.cc:29]   --->   Operation 1415 'and' 'and_ln29_86' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1416 [1/1] (1.42ns)   --->   "%icmp_ln29_45 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1416 'icmp' 'icmp_ln29_45' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln29_367 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1417 'zext' 'zext_ln29_367' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1418 [1/1] (0.00ns)   --->   "%zext_ln29_368 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1418 'zext' 'zext_ln29_368' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_88)   --->   "%select_ln29_177 = select i1 %icmp_ln29_45, i7 %zext_ln29_367, i7 %zext_ln29_368" [mm_mult.cc:29]   --->   Operation 1419 'select' 'select_ln29_177' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_88)   --->   "%select_ln29_178 = select i1 %icmp_ln29_45, i7 %zext_ln29_368, i7 %zext_ln29_367" [mm_mult.cc:29]   --->   Operation 1420 'select' 'select_ln29_178' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_88)   --->   "%xor_ln29_89 = xor i7 %select_ln29_177, 63" [mm_mult.cc:29]   --->   Operation 1421 'xor' 'xor_ln29_89' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_88)   --->   "%zext_ln29_371 = zext i7 %select_ln29_178 to i64" [mm_mult.cc:29]   --->   Operation 1422 'zext' 'zext_ln29_371' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_88)   --->   "%zext_ln29_372 = zext i7 %xor_ln29_89 to i64" [mm_mult.cc:29]   --->   Operation 1423 'zext' 'zext_ln29_372' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_88)   --->   "%shl_ln29_90 = shl i64 -1, %zext_ln29_371" [mm_mult.cc:29]   --->   Operation 1424 'shl' 'shl_ln29_90' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_88)   --->   "%lshr_ln29_44 = lshr i64 -1, %zext_ln29_372" [mm_mult.cc:29]   --->   Operation 1425 'lshr' 'lshr_ln29_44' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1426 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_88 = and i64 %shl_ln29_90, %lshr_ln29_44" [mm_mult.cc:29]   --->   Operation 1426 'and' 'and_ln29_88' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1427 [1/1] (1.42ns)   --->   "%icmp_ln29_46 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1427 'icmp' 'icmp_ln29_46' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1428 [1/1] (0.00ns)   --->   "%zext_ln29_373 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1428 'zext' 'zext_ln29_373' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1429 [1/1] (0.00ns)   --->   "%zext_ln29_374 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1429 'zext' 'zext_ln29_374' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_90)   --->   "%select_ln29_181 = select i1 %icmp_ln29_46, i7 %zext_ln29_373, i7 %zext_ln29_374" [mm_mult.cc:29]   --->   Operation 1430 'select' 'select_ln29_181' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_90)   --->   "%select_ln29_182 = select i1 %icmp_ln29_46, i7 %zext_ln29_374, i7 %zext_ln29_373" [mm_mult.cc:29]   --->   Operation 1431 'select' 'select_ln29_182' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_90)   --->   "%xor_ln29_91 = xor i7 %select_ln29_181, 63" [mm_mult.cc:29]   --->   Operation 1432 'xor' 'xor_ln29_91' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_90)   --->   "%zext_ln29_377 = zext i7 %select_ln29_182 to i64" [mm_mult.cc:29]   --->   Operation 1433 'zext' 'zext_ln29_377' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_90)   --->   "%zext_ln29_378 = zext i7 %xor_ln29_91 to i64" [mm_mult.cc:29]   --->   Operation 1434 'zext' 'zext_ln29_378' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_90)   --->   "%shl_ln29_92 = shl i64 -1, %zext_ln29_377" [mm_mult.cc:29]   --->   Operation 1435 'shl' 'shl_ln29_92' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_90)   --->   "%lshr_ln29_45 = lshr i64 -1, %zext_ln29_378" [mm_mult.cc:29]   --->   Operation 1436 'lshr' 'lshr_ln29_45' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1437 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_90 = and i64 %shl_ln29_92, %lshr_ln29_45" [mm_mult.cc:29]   --->   Operation 1437 'and' 'and_ln29_90' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1438 [1/1] (1.42ns)   --->   "%icmp_ln29_47 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1438 'icmp' 'icmp_ln29_47' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1439 [1/1] (0.00ns)   --->   "%zext_ln29_379 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1439 'zext' 'zext_ln29_379' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1440 [1/1] (0.00ns)   --->   "%zext_ln29_380 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1440 'zext' 'zext_ln29_380' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_92)   --->   "%select_ln29_185 = select i1 %icmp_ln29_47, i7 %zext_ln29_379, i7 %zext_ln29_380" [mm_mult.cc:29]   --->   Operation 1441 'select' 'select_ln29_185' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_92)   --->   "%select_ln29_186 = select i1 %icmp_ln29_47, i7 %zext_ln29_380, i7 %zext_ln29_379" [mm_mult.cc:29]   --->   Operation 1442 'select' 'select_ln29_186' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_92)   --->   "%xor_ln29_93 = xor i7 %select_ln29_185, 63" [mm_mult.cc:29]   --->   Operation 1443 'xor' 'xor_ln29_93' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_92)   --->   "%zext_ln29_383 = zext i7 %select_ln29_186 to i64" [mm_mult.cc:29]   --->   Operation 1444 'zext' 'zext_ln29_383' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_92)   --->   "%zext_ln29_384 = zext i7 %xor_ln29_93 to i64" [mm_mult.cc:29]   --->   Operation 1445 'zext' 'zext_ln29_384' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_92)   --->   "%shl_ln29_94 = shl i64 -1, %zext_ln29_383" [mm_mult.cc:29]   --->   Operation 1446 'shl' 'shl_ln29_94' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_92)   --->   "%lshr_ln29_46 = lshr i64 -1, %zext_ln29_384" [mm_mult.cc:29]   --->   Operation 1447 'lshr' 'lshr_ln29_46' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1448 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_92 = and i64 %shl_ln29_94, %lshr_ln29_46" [mm_mult.cc:29]   --->   Operation 1448 'and' 'and_ln29_92' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1449 [1/1] (1.42ns)   --->   "%icmp_ln29_48 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1449 'icmp' 'icmp_ln29_48' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1450 [1/1] (0.00ns)   --->   "%zext_ln29_385 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1450 'zext' 'zext_ln29_385' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1451 [1/1] (0.00ns)   --->   "%zext_ln29_386 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1451 'zext' 'zext_ln29_386' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_94)   --->   "%select_ln29_189 = select i1 %icmp_ln29_48, i7 %zext_ln29_385, i7 %zext_ln29_386" [mm_mult.cc:29]   --->   Operation 1452 'select' 'select_ln29_189' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_94)   --->   "%select_ln29_190 = select i1 %icmp_ln29_48, i7 %zext_ln29_386, i7 %zext_ln29_385" [mm_mult.cc:29]   --->   Operation 1453 'select' 'select_ln29_190' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_94)   --->   "%xor_ln29_95 = xor i7 %select_ln29_189, 63" [mm_mult.cc:29]   --->   Operation 1454 'xor' 'xor_ln29_95' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_94)   --->   "%zext_ln29_389 = zext i7 %select_ln29_190 to i64" [mm_mult.cc:29]   --->   Operation 1455 'zext' 'zext_ln29_389' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_94)   --->   "%zext_ln29_390 = zext i7 %xor_ln29_95 to i64" [mm_mult.cc:29]   --->   Operation 1456 'zext' 'zext_ln29_390' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_94)   --->   "%shl_ln29_96 = shl i64 -1, %zext_ln29_389" [mm_mult.cc:29]   --->   Operation 1457 'shl' 'shl_ln29_96' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_94)   --->   "%lshr_ln29_47 = lshr i64 -1, %zext_ln29_390" [mm_mult.cc:29]   --->   Operation 1458 'lshr' 'lshr_ln29_47' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1459 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_94 = and i64 %shl_ln29_96, %lshr_ln29_47" [mm_mult.cc:29]   --->   Operation 1459 'and' 'and_ln29_94' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1460 [1/1] (1.42ns)   --->   "%icmp_ln29_49 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1460 'icmp' 'icmp_ln29_49' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1461 [1/1] (0.00ns)   --->   "%zext_ln29_391 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1461 'zext' 'zext_ln29_391' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1462 [1/1] (0.00ns)   --->   "%zext_ln29_392 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1462 'zext' 'zext_ln29_392' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_96)   --->   "%select_ln29_193 = select i1 %icmp_ln29_49, i7 %zext_ln29_391, i7 %zext_ln29_392" [mm_mult.cc:29]   --->   Operation 1463 'select' 'select_ln29_193' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_96)   --->   "%select_ln29_194 = select i1 %icmp_ln29_49, i7 %zext_ln29_392, i7 %zext_ln29_391" [mm_mult.cc:29]   --->   Operation 1464 'select' 'select_ln29_194' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_96)   --->   "%xor_ln29_97 = xor i7 %select_ln29_193, 63" [mm_mult.cc:29]   --->   Operation 1465 'xor' 'xor_ln29_97' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_96)   --->   "%zext_ln29_395 = zext i7 %select_ln29_194 to i64" [mm_mult.cc:29]   --->   Operation 1466 'zext' 'zext_ln29_395' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_96)   --->   "%zext_ln29_396 = zext i7 %xor_ln29_97 to i64" [mm_mult.cc:29]   --->   Operation 1467 'zext' 'zext_ln29_396' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_96)   --->   "%shl_ln29_98 = shl i64 -1, %zext_ln29_395" [mm_mult.cc:29]   --->   Operation 1468 'shl' 'shl_ln29_98' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_96)   --->   "%lshr_ln29_48 = lshr i64 -1, %zext_ln29_396" [mm_mult.cc:29]   --->   Operation 1469 'lshr' 'lshr_ln29_48' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1470 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_96 = and i64 %shl_ln29_98, %lshr_ln29_48" [mm_mult.cc:29]   --->   Operation 1470 'and' 'and_ln29_96' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1471 [1/1] (1.42ns)   --->   "%icmp_ln29_50 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1471 'icmp' 'icmp_ln29_50' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1472 [1/1] (0.00ns)   --->   "%zext_ln29_397 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1472 'zext' 'zext_ln29_397' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1473 [1/1] (0.00ns)   --->   "%zext_ln29_398 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1473 'zext' 'zext_ln29_398' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_98)   --->   "%select_ln29_197 = select i1 %icmp_ln29_50, i7 %zext_ln29_397, i7 %zext_ln29_398" [mm_mult.cc:29]   --->   Operation 1474 'select' 'select_ln29_197' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_98)   --->   "%select_ln29_198 = select i1 %icmp_ln29_50, i7 %zext_ln29_398, i7 %zext_ln29_397" [mm_mult.cc:29]   --->   Operation 1475 'select' 'select_ln29_198' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_98)   --->   "%xor_ln29_99 = xor i7 %select_ln29_197, 63" [mm_mult.cc:29]   --->   Operation 1476 'xor' 'xor_ln29_99' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_98)   --->   "%zext_ln29_401 = zext i7 %select_ln29_198 to i64" [mm_mult.cc:29]   --->   Operation 1477 'zext' 'zext_ln29_401' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_98)   --->   "%zext_ln29_402 = zext i7 %xor_ln29_99 to i64" [mm_mult.cc:29]   --->   Operation 1478 'zext' 'zext_ln29_402' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_98)   --->   "%shl_ln29_100 = shl i64 -1, %zext_ln29_401" [mm_mult.cc:29]   --->   Operation 1479 'shl' 'shl_ln29_100' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_98)   --->   "%lshr_ln29_49 = lshr i64 -1, %zext_ln29_402" [mm_mult.cc:29]   --->   Operation 1480 'lshr' 'lshr_ln29_49' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1481 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_98 = and i64 %shl_ln29_100, %lshr_ln29_49" [mm_mult.cc:29]   --->   Operation 1481 'and' 'and_ln29_98' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 4> <Delay = 7.67>
ST_55 : Operation 1482 [1/2] (3.25ns)   --->   "%b_load = load i32* %b_addr, align 4" [mm_mult.cc:29]   --->   Operation 1482 'load' 'b_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_55 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29)   --->   "%zext_ln29_104 = zext i32 %b_load to i64" [mm_mult.cc:29]   --->   Operation 1483 'zext' 'zext_ln29_104' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29)   --->   "%xor_ln29 = xor i7 %zext_ln29_102, 63" [mm_mult.cc:29]   --->   Operation 1484 'xor' 'xor_ln29' <Predicate = (!icmp_ln26 & icmp_ln29_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29)   --->   "%select_ln29_3 = select i1 %icmp_ln29_1, i7 %xor_ln29, i7 %zext_ln29_102" [mm_mult.cc:29]   --->   Operation 1485 'select' 'select_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29)   --->   "%zext_ln29_105 = zext i7 %select_ln29_3 to i64" [mm_mult.cc:29]   --->   Operation 1486 'zext' 'zext_ln29_105' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1487 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29 = shl i64 %zext_ln29_104, %zext_ln29_105" [mm_mult.cc:29]   --->   Operation 1487 'shl' 'shl_ln29' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1488 [1/2] (3.25ns)   --->   "%b_load_1 = load i32* %b_addr_1, align 4" [mm_mult.cc:29]   --->   Operation 1488 'load' 'b_load_1' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_55 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_3)   --->   "%zext_ln29_111 = zext i32 %b_load_1 to i64" [mm_mult.cc:29]   --->   Operation 1489 'zext' 'zext_ln29_111' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_3)   --->   "%xor_ln29_2 = xor i7 %zext_ln29_109, 63" [mm_mult.cc:29]   --->   Operation 1490 'xor' 'xor_ln29_2' <Predicate = (!icmp_ln26 & icmp_ln29_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_3)   --->   "%select_ln29_7 = select i1 %icmp_ln29_2, i7 %xor_ln29_2, i7 %zext_ln29_109" [mm_mult.cc:29]   --->   Operation 1491 'select' 'select_ln29_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_3)   --->   "%zext_ln29_112 = zext i7 %select_ln29_7 to i64" [mm_mult.cc:29]   --->   Operation 1492 'zext' 'zext_ln29_112' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1493 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_3 = shl i64 %zext_ln29_111, %zext_ln29_112" [mm_mult.cc:29]   --->   Operation 1493 'shl' 'shl_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1494 [1/1] (0.00ns)   --->   "%or_ln29_1 = or i14 %phi_mul101, 2" [mm_mult.cc:29]   --->   Operation 1494 'or' 'or_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1495 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i14 %or_ln29_1 to i64" [mm_mult.cc:29]   --->   Operation 1495 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1496 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_3" [mm_mult.cc:29]   --->   Operation 1496 'getelementptr' 'b_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1497 [2/2] (3.25ns)   --->   "%b_load_2 = load i32* %b_addr_2, align 4" [mm_mult.cc:29]   --->   Operation 1497 'load' 'b_load_2' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_55 : Operation 1498 [1/1] (0.00ns)   --->   "%or_ln29_2 = or i14 %phi_mul101, 3" [mm_mult.cc:29]   --->   Operation 1498 'or' 'or_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1499 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i14 %or_ln29_2 to i64" [mm_mult.cc:29]   --->   Operation 1499 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1500 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_4" [mm_mult.cc:29]   --->   Operation 1500 'getelementptr' 'b_addr_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1501 [2/2] (3.25ns)   --->   "%b_load_3 = load i32* %b_addr_3, align 4" [mm_mult.cc:29]   --->   Operation 1501 'load' 'b_load_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_55 : Operation 1502 [1/1] (1.42ns)   --->   "%icmp_ln29_51 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1502 'icmp' 'icmp_ln29_51' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1503 [1/1] (0.00ns)   --->   "%zext_ln29_403 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1503 'zext' 'zext_ln29_403' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1504 [1/1] (0.00ns)   --->   "%zext_ln29_404 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1504 'zext' 'zext_ln29_404' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_100)   --->   "%select_ln29_201 = select i1 %icmp_ln29_51, i7 %zext_ln29_403, i7 %zext_ln29_404" [mm_mult.cc:29]   --->   Operation 1505 'select' 'select_ln29_201' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_100)   --->   "%select_ln29_202 = select i1 %icmp_ln29_51, i7 %zext_ln29_404, i7 %zext_ln29_403" [mm_mult.cc:29]   --->   Operation 1506 'select' 'select_ln29_202' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_100)   --->   "%xor_ln29_101 = xor i7 %select_ln29_201, 63" [mm_mult.cc:29]   --->   Operation 1507 'xor' 'xor_ln29_101' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_100)   --->   "%zext_ln29_407 = zext i7 %select_ln29_202 to i64" [mm_mult.cc:29]   --->   Operation 1508 'zext' 'zext_ln29_407' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_100)   --->   "%zext_ln29_408 = zext i7 %xor_ln29_101 to i64" [mm_mult.cc:29]   --->   Operation 1509 'zext' 'zext_ln29_408' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_100)   --->   "%shl_ln29_102 = shl i64 -1, %zext_ln29_407" [mm_mult.cc:29]   --->   Operation 1510 'shl' 'shl_ln29_102' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_100)   --->   "%lshr_ln29_50 = lshr i64 -1, %zext_ln29_408" [mm_mult.cc:29]   --->   Operation 1511 'lshr' 'lshr_ln29_50' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1512 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_100 = and i64 %shl_ln29_102, %lshr_ln29_50" [mm_mult.cc:29]   --->   Operation 1512 'and' 'and_ln29_100' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1513 [1/1] (1.42ns)   --->   "%icmp_ln29_52 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1513 'icmp' 'icmp_ln29_52' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1514 [1/1] (0.00ns)   --->   "%zext_ln29_409 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1514 'zext' 'zext_ln29_409' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1515 [1/1] (0.00ns)   --->   "%zext_ln29_410 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1515 'zext' 'zext_ln29_410' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_102)   --->   "%select_ln29_205 = select i1 %icmp_ln29_52, i7 %zext_ln29_409, i7 %zext_ln29_410" [mm_mult.cc:29]   --->   Operation 1516 'select' 'select_ln29_205' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_102)   --->   "%select_ln29_206 = select i1 %icmp_ln29_52, i7 %zext_ln29_410, i7 %zext_ln29_409" [mm_mult.cc:29]   --->   Operation 1517 'select' 'select_ln29_206' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_102)   --->   "%xor_ln29_103 = xor i7 %select_ln29_205, 63" [mm_mult.cc:29]   --->   Operation 1518 'xor' 'xor_ln29_103' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_102)   --->   "%zext_ln29_413 = zext i7 %select_ln29_206 to i64" [mm_mult.cc:29]   --->   Operation 1519 'zext' 'zext_ln29_413' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_102)   --->   "%zext_ln29_414 = zext i7 %xor_ln29_103 to i64" [mm_mult.cc:29]   --->   Operation 1520 'zext' 'zext_ln29_414' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_102)   --->   "%shl_ln29_104 = shl i64 -1, %zext_ln29_413" [mm_mult.cc:29]   --->   Operation 1521 'shl' 'shl_ln29_104' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_102)   --->   "%lshr_ln29_51 = lshr i64 -1, %zext_ln29_414" [mm_mult.cc:29]   --->   Operation 1522 'lshr' 'lshr_ln29_51' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1523 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_102 = and i64 %shl_ln29_104, %lshr_ln29_51" [mm_mult.cc:29]   --->   Operation 1523 'and' 'and_ln29_102' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1524 [1/1] (1.42ns)   --->   "%icmp_ln29_53 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1524 'icmp' 'icmp_ln29_53' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1525 [1/1] (0.00ns)   --->   "%zext_ln29_415 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1525 'zext' 'zext_ln29_415' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1526 [1/1] (0.00ns)   --->   "%zext_ln29_416 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1526 'zext' 'zext_ln29_416' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_104)   --->   "%select_ln29_209 = select i1 %icmp_ln29_53, i7 %zext_ln29_415, i7 %zext_ln29_416" [mm_mult.cc:29]   --->   Operation 1527 'select' 'select_ln29_209' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_104)   --->   "%select_ln29_210 = select i1 %icmp_ln29_53, i7 %zext_ln29_416, i7 %zext_ln29_415" [mm_mult.cc:29]   --->   Operation 1528 'select' 'select_ln29_210' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_104)   --->   "%xor_ln29_105 = xor i7 %select_ln29_209, 63" [mm_mult.cc:29]   --->   Operation 1529 'xor' 'xor_ln29_105' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_104)   --->   "%zext_ln29_419 = zext i7 %select_ln29_210 to i64" [mm_mult.cc:29]   --->   Operation 1530 'zext' 'zext_ln29_419' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_104)   --->   "%zext_ln29_420 = zext i7 %xor_ln29_105 to i64" [mm_mult.cc:29]   --->   Operation 1531 'zext' 'zext_ln29_420' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_104)   --->   "%shl_ln29_106 = shl i64 -1, %zext_ln29_419" [mm_mult.cc:29]   --->   Operation 1532 'shl' 'shl_ln29_106' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_104)   --->   "%lshr_ln29_52 = lshr i64 -1, %zext_ln29_420" [mm_mult.cc:29]   --->   Operation 1533 'lshr' 'lshr_ln29_52' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1534 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_104 = and i64 %shl_ln29_106, %lshr_ln29_52" [mm_mult.cc:29]   --->   Operation 1534 'and' 'and_ln29_104' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1535 [1/1] (1.42ns)   --->   "%icmp_ln29_54 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1535 'icmp' 'icmp_ln29_54' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1536 [1/1] (0.00ns)   --->   "%zext_ln29_421 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1536 'zext' 'zext_ln29_421' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1537 [1/1] (0.00ns)   --->   "%zext_ln29_422 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1537 'zext' 'zext_ln29_422' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_106)   --->   "%select_ln29_213 = select i1 %icmp_ln29_54, i7 %zext_ln29_421, i7 %zext_ln29_422" [mm_mult.cc:29]   --->   Operation 1538 'select' 'select_ln29_213' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_106)   --->   "%select_ln29_214 = select i1 %icmp_ln29_54, i7 %zext_ln29_422, i7 %zext_ln29_421" [mm_mult.cc:29]   --->   Operation 1539 'select' 'select_ln29_214' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_106)   --->   "%xor_ln29_107 = xor i7 %select_ln29_213, 63" [mm_mult.cc:29]   --->   Operation 1540 'xor' 'xor_ln29_107' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_106)   --->   "%zext_ln29_425 = zext i7 %select_ln29_214 to i64" [mm_mult.cc:29]   --->   Operation 1541 'zext' 'zext_ln29_425' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_106)   --->   "%zext_ln29_426 = zext i7 %xor_ln29_107 to i64" [mm_mult.cc:29]   --->   Operation 1542 'zext' 'zext_ln29_426' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_106)   --->   "%shl_ln29_108 = shl i64 -1, %zext_ln29_425" [mm_mult.cc:29]   --->   Operation 1543 'shl' 'shl_ln29_108' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_106)   --->   "%lshr_ln29_53 = lshr i64 -1, %zext_ln29_426" [mm_mult.cc:29]   --->   Operation 1544 'lshr' 'lshr_ln29_53' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1545 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_106 = and i64 %shl_ln29_108, %lshr_ln29_53" [mm_mult.cc:29]   --->   Operation 1545 'and' 'and_ln29_106' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1546 [1/1] (1.42ns)   --->   "%icmp_ln29_55 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1546 'icmp' 'icmp_ln29_55' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1547 [1/1] (0.00ns)   --->   "%zext_ln29_427 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1547 'zext' 'zext_ln29_427' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1548 [1/1] (0.00ns)   --->   "%zext_ln29_428 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1548 'zext' 'zext_ln29_428' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_108)   --->   "%select_ln29_217 = select i1 %icmp_ln29_55, i7 %zext_ln29_427, i7 %zext_ln29_428" [mm_mult.cc:29]   --->   Operation 1549 'select' 'select_ln29_217' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_108)   --->   "%select_ln29_218 = select i1 %icmp_ln29_55, i7 %zext_ln29_428, i7 %zext_ln29_427" [mm_mult.cc:29]   --->   Operation 1550 'select' 'select_ln29_218' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_108)   --->   "%xor_ln29_109 = xor i7 %select_ln29_217, 63" [mm_mult.cc:29]   --->   Operation 1551 'xor' 'xor_ln29_109' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_108)   --->   "%zext_ln29_431 = zext i7 %select_ln29_218 to i64" [mm_mult.cc:29]   --->   Operation 1552 'zext' 'zext_ln29_431' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_108)   --->   "%zext_ln29_432 = zext i7 %xor_ln29_109 to i64" [mm_mult.cc:29]   --->   Operation 1553 'zext' 'zext_ln29_432' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_108)   --->   "%shl_ln29_110 = shl i64 -1, %zext_ln29_431" [mm_mult.cc:29]   --->   Operation 1554 'shl' 'shl_ln29_110' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_108)   --->   "%lshr_ln29_54 = lshr i64 -1, %zext_ln29_432" [mm_mult.cc:29]   --->   Operation 1555 'lshr' 'lshr_ln29_54' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1556 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_108 = and i64 %shl_ln29_110, %lshr_ln29_54" [mm_mult.cc:29]   --->   Operation 1556 'and' 'and_ln29_108' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1557 [1/1] (1.42ns)   --->   "%icmp_ln29_56 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1557 'icmp' 'icmp_ln29_56' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1558 [1/1] (0.00ns)   --->   "%zext_ln29_433 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1558 'zext' 'zext_ln29_433' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1559 [1/1] (0.00ns)   --->   "%zext_ln29_434 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1559 'zext' 'zext_ln29_434' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_110)   --->   "%select_ln29_221 = select i1 %icmp_ln29_56, i7 %zext_ln29_433, i7 %zext_ln29_434" [mm_mult.cc:29]   --->   Operation 1560 'select' 'select_ln29_221' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_110)   --->   "%select_ln29_222 = select i1 %icmp_ln29_56, i7 %zext_ln29_434, i7 %zext_ln29_433" [mm_mult.cc:29]   --->   Operation 1561 'select' 'select_ln29_222' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_110)   --->   "%xor_ln29_111 = xor i7 %select_ln29_221, 63" [mm_mult.cc:29]   --->   Operation 1562 'xor' 'xor_ln29_111' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_110)   --->   "%zext_ln29_437 = zext i7 %select_ln29_222 to i64" [mm_mult.cc:29]   --->   Operation 1563 'zext' 'zext_ln29_437' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_110)   --->   "%zext_ln29_438 = zext i7 %xor_ln29_111 to i64" [mm_mult.cc:29]   --->   Operation 1564 'zext' 'zext_ln29_438' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_110)   --->   "%shl_ln29_112 = shl i64 -1, %zext_ln29_437" [mm_mult.cc:29]   --->   Operation 1565 'shl' 'shl_ln29_112' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_110)   --->   "%lshr_ln29_55 = lshr i64 -1, %zext_ln29_438" [mm_mult.cc:29]   --->   Operation 1566 'lshr' 'lshr_ln29_55' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1567 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_110 = and i64 %shl_ln29_112, %lshr_ln29_55" [mm_mult.cc:29]   --->   Operation 1567 'and' 'and_ln29_110' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1568 [1/1] (1.42ns)   --->   "%icmp_ln29_57 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1568 'icmp' 'icmp_ln29_57' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1569 [1/1] (0.00ns)   --->   "%zext_ln29_439 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1569 'zext' 'zext_ln29_439' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1570 [1/1] (0.00ns)   --->   "%zext_ln29_440 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1570 'zext' 'zext_ln29_440' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_112)   --->   "%select_ln29_225 = select i1 %icmp_ln29_57, i7 %zext_ln29_439, i7 %zext_ln29_440" [mm_mult.cc:29]   --->   Operation 1571 'select' 'select_ln29_225' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_112)   --->   "%select_ln29_226 = select i1 %icmp_ln29_57, i7 %zext_ln29_440, i7 %zext_ln29_439" [mm_mult.cc:29]   --->   Operation 1572 'select' 'select_ln29_226' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_112)   --->   "%xor_ln29_113 = xor i7 %select_ln29_225, 63" [mm_mult.cc:29]   --->   Operation 1573 'xor' 'xor_ln29_113' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_112)   --->   "%zext_ln29_443 = zext i7 %select_ln29_226 to i64" [mm_mult.cc:29]   --->   Operation 1574 'zext' 'zext_ln29_443' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_112)   --->   "%zext_ln29_444 = zext i7 %xor_ln29_113 to i64" [mm_mult.cc:29]   --->   Operation 1575 'zext' 'zext_ln29_444' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_112)   --->   "%shl_ln29_114 = shl i64 -1, %zext_ln29_443" [mm_mult.cc:29]   --->   Operation 1576 'shl' 'shl_ln29_114' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_112)   --->   "%lshr_ln29_56 = lshr i64 -1, %zext_ln29_444" [mm_mult.cc:29]   --->   Operation 1577 'lshr' 'lshr_ln29_56' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1578 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_112 = and i64 %shl_ln29_114, %lshr_ln29_56" [mm_mult.cc:29]   --->   Operation 1578 'and' 'and_ln29_112' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1579 [1/1] (1.42ns)   --->   "%icmp_ln29_58 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1579 'icmp' 'icmp_ln29_58' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1580 [1/1] (0.00ns)   --->   "%zext_ln29_445 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1580 'zext' 'zext_ln29_445' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1581 [1/1] (0.00ns)   --->   "%zext_ln29_446 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1581 'zext' 'zext_ln29_446' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_114)   --->   "%select_ln29_229 = select i1 %icmp_ln29_58, i7 %zext_ln29_445, i7 %zext_ln29_446" [mm_mult.cc:29]   --->   Operation 1582 'select' 'select_ln29_229' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_114)   --->   "%select_ln29_230 = select i1 %icmp_ln29_58, i7 %zext_ln29_446, i7 %zext_ln29_445" [mm_mult.cc:29]   --->   Operation 1583 'select' 'select_ln29_230' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_114)   --->   "%xor_ln29_115 = xor i7 %select_ln29_229, 63" [mm_mult.cc:29]   --->   Operation 1584 'xor' 'xor_ln29_115' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_114)   --->   "%zext_ln29_449 = zext i7 %select_ln29_230 to i64" [mm_mult.cc:29]   --->   Operation 1585 'zext' 'zext_ln29_449' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_114)   --->   "%zext_ln29_450 = zext i7 %xor_ln29_115 to i64" [mm_mult.cc:29]   --->   Operation 1586 'zext' 'zext_ln29_450' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_114)   --->   "%shl_ln29_116 = shl i64 -1, %zext_ln29_449" [mm_mult.cc:29]   --->   Operation 1587 'shl' 'shl_ln29_116' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_114)   --->   "%lshr_ln29_57 = lshr i64 -1, %zext_ln29_450" [mm_mult.cc:29]   --->   Operation 1588 'lshr' 'lshr_ln29_57' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1589 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_114 = and i64 %shl_ln29_116, %lshr_ln29_57" [mm_mult.cc:29]   --->   Operation 1589 'and' 'and_ln29_114' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1590 [1/1] (1.42ns)   --->   "%icmp_ln29_59 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1590 'icmp' 'icmp_ln29_59' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1591 [1/1] (0.00ns)   --->   "%zext_ln29_451 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1591 'zext' 'zext_ln29_451' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1592 [1/1] (0.00ns)   --->   "%zext_ln29_452 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1592 'zext' 'zext_ln29_452' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_116)   --->   "%select_ln29_233 = select i1 %icmp_ln29_59, i7 %zext_ln29_451, i7 %zext_ln29_452" [mm_mult.cc:29]   --->   Operation 1593 'select' 'select_ln29_233' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_116)   --->   "%select_ln29_234 = select i1 %icmp_ln29_59, i7 %zext_ln29_452, i7 %zext_ln29_451" [mm_mult.cc:29]   --->   Operation 1594 'select' 'select_ln29_234' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_116)   --->   "%xor_ln29_117 = xor i7 %select_ln29_233, 63" [mm_mult.cc:29]   --->   Operation 1595 'xor' 'xor_ln29_117' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_116)   --->   "%zext_ln29_455 = zext i7 %select_ln29_234 to i64" [mm_mult.cc:29]   --->   Operation 1596 'zext' 'zext_ln29_455' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_116)   --->   "%zext_ln29_456 = zext i7 %xor_ln29_117 to i64" [mm_mult.cc:29]   --->   Operation 1597 'zext' 'zext_ln29_456' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_116)   --->   "%shl_ln29_118 = shl i64 -1, %zext_ln29_455" [mm_mult.cc:29]   --->   Operation 1598 'shl' 'shl_ln29_118' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_116)   --->   "%lshr_ln29_58 = lshr i64 -1, %zext_ln29_456" [mm_mult.cc:29]   --->   Operation 1599 'lshr' 'lshr_ln29_58' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1600 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_116 = and i64 %shl_ln29_118, %lshr_ln29_58" [mm_mult.cc:29]   --->   Operation 1600 'and' 'and_ln29_116' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1601 [1/1] (1.42ns)   --->   "%icmp_ln29_60 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1601 'icmp' 'icmp_ln29_60' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1602 [1/1] (0.00ns)   --->   "%zext_ln29_457 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1602 'zext' 'zext_ln29_457' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1603 [1/1] (0.00ns)   --->   "%zext_ln29_458 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1603 'zext' 'zext_ln29_458' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_118)   --->   "%select_ln29_237 = select i1 %icmp_ln29_60, i7 %zext_ln29_457, i7 %zext_ln29_458" [mm_mult.cc:29]   --->   Operation 1604 'select' 'select_ln29_237' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_118)   --->   "%select_ln29_238 = select i1 %icmp_ln29_60, i7 %zext_ln29_458, i7 %zext_ln29_457" [mm_mult.cc:29]   --->   Operation 1605 'select' 'select_ln29_238' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_118)   --->   "%xor_ln29_119 = xor i7 %select_ln29_237, 63" [mm_mult.cc:29]   --->   Operation 1606 'xor' 'xor_ln29_119' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_118)   --->   "%zext_ln29_461 = zext i7 %select_ln29_238 to i64" [mm_mult.cc:29]   --->   Operation 1607 'zext' 'zext_ln29_461' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_118)   --->   "%zext_ln29_462 = zext i7 %xor_ln29_119 to i64" [mm_mult.cc:29]   --->   Operation 1608 'zext' 'zext_ln29_462' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_118)   --->   "%shl_ln29_120 = shl i64 -1, %zext_ln29_461" [mm_mult.cc:29]   --->   Operation 1609 'shl' 'shl_ln29_120' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_118)   --->   "%lshr_ln29_59 = lshr i64 -1, %zext_ln29_462" [mm_mult.cc:29]   --->   Operation 1610 'lshr' 'lshr_ln29_59' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1611 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_118 = and i64 %shl_ln29_120, %lshr_ln29_59" [mm_mult.cc:29]   --->   Operation 1611 'and' 'and_ln29_118' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1612 [1/1] (1.42ns)   --->   "%icmp_ln29_61 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1612 'icmp' 'icmp_ln29_61' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1613 [1/1] (0.00ns)   --->   "%zext_ln29_463 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1613 'zext' 'zext_ln29_463' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1614 [1/1] (0.00ns)   --->   "%zext_ln29_464 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1614 'zext' 'zext_ln29_464' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_120)   --->   "%select_ln29_241 = select i1 %icmp_ln29_61, i7 %zext_ln29_463, i7 %zext_ln29_464" [mm_mult.cc:29]   --->   Operation 1615 'select' 'select_ln29_241' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_120)   --->   "%select_ln29_242 = select i1 %icmp_ln29_61, i7 %zext_ln29_464, i7 %zext_ln29_463" [mm_mult.cc:29]   --->   Operation 1616 'select' 'select_ln29_242' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_120)   --->   "%xor_ln29_121 = xor i7 %select_ln29_241, 63" [mm_mult.cc:29]   --->   Operation 1617 'xor' 'xor_ln29_121' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_120)   --->   "%zext_ln29_467 = zext i7 %select_ln29_242 to i64" [mm_mult.cc:29]   --->   Operation 1618 'zext' 'zext_ln29_467' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_120)   --->   "%zext_ln29_468 = zext i7 %xor_ln29_121 to i64" [mm_mult.cc:29]   --->   Operation 1619 'zext' 'zext_ln29_468' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_120)   --->   "%shl_ln29_122 = shl i64 -1, %zext_ln29_467" [mm_mult.cc:29]   --->   Operation 1620 'shl' 'shl_ln29_122' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_120)   --->   "%lshr_ln29_60 = lshr i64 -1, %zext_ln29_468" [mm_mult.cc:29]   --->   Operation 1621 'lshr' 'lshr_ln29_60' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1622 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_120 = and i64 %shl_ln29_122, %lshr_ln29_60" [mm_mult.cc:29]   --->   Operation 1622 'and' 'and_ln29_120' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1623 [1/1] (1.42ns)   --->   "%icmp_ln29_62 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1623 'icmp' 'icmp_ln29_62' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1624 [1/1] (0.00ns)   --->   "%zext_ln29_469 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1624 'zext' 'zext_ln29_469' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1625 [1/1] (0.00ns)   --->   "%zext_ln29_470 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1625 'zext' 'zext_ln29_470' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_122)   --->   "%select_ln29_245 = select i1 %icmp_ln29_62, i7 %zext_ln29_469, i7 %zext_ln29_470" [mm_mult.cc:29]   --->   Operation 1626 'select' 'select_ln29_245' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_122)   --->   "%select_ln29_246 = select i1 %icmp_ln29_62, i7 %zext_ln29_470, i7 %zext_ln29_469" [mm_mult.cc:29]   --->   Operation 1627 'select' 'select_ln29_246' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_122)   --->   "%xor_ln29_123 = xor i7 %select_ln29_245, 63" [mm_mult.cc:29]   --->   Operation 1628 'xor' 'xor_ln29_123' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_122)   --->   "%zext_ln29_473 = zext i7 %select_ln29_246 to i64" [mm_mult.cc:29]   --->   Operation 1629 'zext' 'zext_ln29_473' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_122)   --->   "%zext_ln29_474 = zext i7 %xor_ln29_123 to i64" [mm_mult.cc:29]   --->   Operation 1630 'zext' 'zext_ln29_474' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_122)   --->   "%shl_ln29_124 = shl i64 -1, %zext_ln29_473" [mm_mult.cc:29]   --->   Operation 1631 'shl' 'shl_ln29_124' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_122)   --->   "%lshr_ln29_61 = lshr i64 -1, %zext_ln29_474" [mm_mult.cc:29]   --->   Operation 1632 'lshr' 'lshr_ln29_61' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1633 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_122 = and i64 %shl_ln29_124, %lshr_ln29_61" [mm_mult.cc:29]   --->   Operation 1633 'and' 'and_ln29_122' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1634 [1/1] (1.42ns)   --->   "%icmp_ln29_63 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1634 'icmp' 'icmp_ln29_63' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1635 [1/1] (0.00ns)   --->   "%zext_ln29_475 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1635 'zext' 'zext_ln29_475' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1636 [1/1] (0.00ns)   --->   "%zext_ln29_476 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1636 'zext' 'zext_ln29_476' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_124)   --->   "%select_ln29_249 = select i1 %icmp_ln29_63, i7 %zext_ln29_475, i7 %zext_ln29_476" [mm_mult.cc:29]   --->   Operation 1637 'select' 'select_ln29_249' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_124)   --->   "%select_ln29_250 = select i1 %icmp_ln29_63, i7 %zext_ln29_476, i7 %zext_ln29_475" [mm_mult.cc:29]   --->   Operation 1638 'select' 'select_ln29_250' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_124)   --->   "%xor_ln29_125 = xor i7 %select_ln29_249, 63" [mm_mult.cc:29]   --->   Operation 1639 'xor' 'xor_ln29_125' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_124)   --->   "%zext_ln29_479 = zext i7 %select_ln29_250 to i64" [mm_mult.cc:29]   --->   Operation 1640 'zext' 'zext_ln29_479' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_124)   --->   "%zext_ln29_480 = zext i7 %xor_ln29_125 to i64" [mm_mult.cc:29]   --->   Operation 1641 'zext' 'zext_ln29_480' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_124)   --->   "%shl_ln29_126 = shl i64 -1, %zext_ln29_479" [mm_mult.cc:29]   --->   Operation 1642 'shl' 'shl_ln29_126' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_124)   --->   "%lshr_ln29_62 = lshr i64 -1, %zext_ln29_480" [mm_mult.cc:29]   --->   Operation 1643 'lshr' 'lshr_ln29_62' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1644 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_124 = and i64 %shl_ln29_126, %lshr_ln29_62" [mm_mult.cc:29]   --->   Operation 1644 'and' 'and_ln29_124' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1645 [1/1] (1.42ns)   --->   "%icmp_ln29_64 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1645 'icmp' 'icmp_ln29_64' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1646 [1/1] (0.00ns)   --->   "%zext_ln29_481 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1646 'zext' 'zext_ln29_481' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1647 [1/1] (0.00ns)   --->   "%zext_ln29_482 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1647 'zext' 'zext_ln29_482' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_126)   --->   "%select_ln29_253 = select i1 %icmp_ln29_64, i7 %zext_ln29_481, i7 %zext_ln29_482" [mm_mult.cc:29]   --->   Operation 1648 'select' 'select_ln29_253' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_126)   --->   "%select_ln29_254 = select i1 %icmp_ln29_64, i7 %zext_ln29_482, i7 %zext_ln29_481" [mm_mult.cc:29]   --->   Operation 1649 'select' 'select_ln29_254' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_126)   --->   "%xor_ln29_127 = xor i7 %select_ln29_253, 63" [mm_mult.cc:29]   --->   Operation 1650 'xor' 'xor_ln29_127' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_126)   --->   "%zext_ln29_485 = zext i7 %select_ln29_254 to i64" [mm_mult.cc:29]   --->   Operation 1651 'zext' 'zext_ln29_485' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_126)   --->   "%zext_ln29_486 = zext i7 %xor_ln29_127 to i64" [mm_mult.cc:29]   --->   Operation 1652 'zext' 'zext_ln29_486' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_126)   --->   "%shl_ln29_128 = shl i64 -1, %zext_ln29_485" [mm_mult.cc:29]   --->   Operation 1653 'shl' 'shl_ln29_128' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_126)   --->   "%lshr_ln29_63 = lshr i64 -1, %zext_ln29_486" [mm_mult.cc:29]   --->   Operation 1654 'lshr' 'lshr_ln29_63' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1655 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_126 = and i64 %shl_ln29_128, %lshr_ln29_63" [mm_mult.cc:29]   --->   Operation 1655 'and' 'and_ln29_126' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1656 [1/1] (1.42ns)   --->   "%icmp_ln29_65 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1656 'icmp' 'icmp_ln29_65' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1657 [1/1] (0.00ns)   --->   "%zext_ln29_487 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1657 'zext' 'zext_ln29_487' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1658 [1/1] (0.00ns)   --->   "%zext_ln29_488 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1658 'zext' 'zext_ln29_488' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_128)   --->   "%select_ln29_257 = select i1 %icmp_ln29_65, i7 %zext_ln29_487, i7 %zext_ln29_488" [mm_mult.cc:29]   --->   Operation 1659 'select' 'select_ln29_257' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_128)   --->   "%select_ln29_258 = select i1 %icmp_ln29_65, i7 %zext_ln29_488, i7 %zext_ln29_487" [mm_mult.cc:29]   --->   Operation 1660 'select' 'select_ln29_258' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_128)   --->   "%xor_ln29_129 = xor i7 %select_ln29_257, 63" [mm_mult.cc:29]   --->   Operation 1661 'xor' 'xor_ln29_129' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_128)   --->   "%zext_ln29_491 = zext i7 %select_ln29_258 to i64" [mm_mult.cc:29]   --->   Operation 1662 'zext' 'zext_ln29_491' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_128)   --->   "%zext_ln29_492 = zext i7 %xor_ln29_129 to i64" [mm_mult.cc:29]   --->   Operation 1663 'zext' 'zext_ln29_492' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_128)   --->   "%shl_ln29_130 = shl i64 -1, %zext_ln29_491" [mm_mult.cc:29]   --->   Operation 1664 'shl' 'shl_ln29_130' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_128)   --->   "%lshr_ln29_64 = lshr i64 -1, %zext_ln29_492" [mm_mult.cc:29]   --->   Operation 1665 'lshr' 'lshr_ln29_64' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1666 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_128 = and i64 %shl_ln29_130, %lshr_ln29_64" [mm_mult.cc:29]   --->   Operation 1666 'and' 'and_ln29_128' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1667 [1/1] (1.42ns)   --->   "%icmp_ln29_66 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1667 'icmp' 'icmp_ln29_66' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1668 [1/1] (0.00ns)   --->   "%zext_ln29_493 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1668 'zext' 'zext_ln29_493' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1669 [1/1] (0.00ns)   --->   "%zext_ln29_494 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1669 'zext' 'zext_ln29_494' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_130)   --->   "%select_ln29_261 = select i1 %icmp_ln29_66, i7 %zext_ln29_493, i7 %zext_ln29_494" [mm_mult.cc:29]   --->   Operation 1670 'select' 'select_ln29_261' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_130)   --->   "%select_ln29_262 = select i1 %icmp_ln29_66, i7 %zext_ln29_494, i7 %zext_ln29_493" [mm_mult.cc:29]   --->   Operation 1671 'select' 'select_ln29_262' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_130)   --->   "%xor_ln29_131 = xor i7 %select_ln29_261, 63" [mm_mult.cc:29]   --->   Operation 1672 'xor' 'xor_ln29_131' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_130)   --->   "%zext_ln29_497 = zext i7 %select_ln29_262 to i64" [mm_mult.cc:29]   --->   Operation 1673 'zext' 'zext_ln29_497' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_130)   --->   "%zext_ln29_498 = zext i7 %xor_ln29_131 to i64" [mm_mult.cc:29]   --->   Operation 1674 'zext' 'zext_ln29_498' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_130)   --->   "%shl_ln29_132 = shl i64 -1, %zext_ln29_497" [mm_mult.cc:29]   --->   Operation 1675 'shl' 'shl_ln29_132' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_130)   --->   "%lshr_ln29_65 = lshr i64 -1, %zext_ln29_498" [mm_mult.cc:29]   --->   Operation 1676 'lshr' 'lshr_ln29_65' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1677 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_130 = and i64 %shl_ln29_132, %lshr_ln29_65" [mm_mult.cc:29]   --->   Operation 1677 'and' 'and_ln29_130' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1678 [1/1] (1.42ns)   --->   "%icmp_ln29_67 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1678 'icmp' 'icmp_ln29_67' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1679 [1/1] (0.00ns)   --->   "%zext_ln29_499 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1679 'zext' 'zext_ln29_499' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1680 [1/1] (0.00ns)   --->   "%zext_ln29_500 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1680 'zext' 'zext_ln29_500' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_132)   --->   "%select_ln29_265 = select i1 %icmp_ln29_67, i7 %zext_ln29_499, i7 %zext_ln29_500" [mm_mult.cc:29]   --->   Operation 1681 'select' 'select_ln29_265' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_132)   --->   "%select_ln29_266 = select i1 %icmp_ln29_67, i7 %zext_ln29_500, i7 %zext_ln29_499" [mm_mult.cc:29]   --->   Operation 1682 'select' 'select_ln29_266' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_132)   --->   "%xor_ln29_133 = xor i7 %select_ln29_265, 63" [mm_mult.cc:29]   --->   Operation 1683 'xor' 'xor_ln29_133' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_132)   --->   "%zext_ln29_503 = zext i7 %select_ln29_266 to i64" [mm_mult.cc:29]   --->   Operation 1684 'zext' 'zext_ln29_503' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_132)   --->   "%zext_ln29_504 = zext i7 %xor_ln29_133 to i64" [mm_mult.cc:29]   --->   Operation 1685 'zext' 'zext_ln29_504' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_132)   --->   "%shl_ln29_134 = shl i64 -1, %zext_ln29_503" [mm_mult.cc:29]   --->   Operation 1686 'shl' 'shl_ln29_134' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_132)   --->   "%lshr_ln29_66 = lshr i64 -1, %zext_ln29_504" [mm_mult.cc:29]   --->   Operation 1687 'lshr' 'lshr_ln29_66' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1688 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_132 = and i64 %shl_ln29_134, %lshr_ln29_66" [mm_mult.cc:29]   --->   Operation 1688 'and' 'and_ln29_132' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1689 [1/1] (1.42ns)   --->   "%icmp_ln29_68 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1689 'icmp' 'icmp_ln29_68' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1690 [1/1] (0.00ns)   --->   "%zext_ln29_505 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1690 'zext' 'zext_ln29_505' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1691 [1/1] (0.00ns)   --->   "%zext_ln29_506 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1691 'zext' 'zext_ln29_506' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_134)   --->   "%select_ln29_269 = select i1 %icmp_ln29_68, i7 %zext_ln29_505, i7 %zext_ln29_506" [mm_mult.cc:29]   --->   Operation 1692 'select' 'select_ln29_269' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_134)   --->   "%select_ln29_270 = select i1 %icmp_ln29_68, i7 %zext_ln29_506, i7 %zext_ln29_505" [mm_mult.cc:29]   --->   Operation 1693 'select' 'select_ln29_270' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_134)   --->   "%xor_ln29_135 = xor i7 %select_ln29_269, 63" [mm_mult.cc:29]   --->   Operation 1694 'xor' 'xor_ln29_135' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_134)   --->   "%zext_ln29_509 = zext i7 %select_ln29_270 to i64" [mm_mult.cc:29]   --->   Operation 1695 'zext' 'zext_ln29_509' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_134)   --->   "%zext_ln29_510 = zext i7 %xor_ln29_135 to i64" [mm_mult.cc:29]   --->   Operation 1696 'zext' 'zext_ln29_510' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_134)   --->   "%shl_ln29_136 = shl i64 -1, %zext_ln29_509" [mm_mult.cc:29]   --->   Operation 1697 'shl' 'shl_ln29_136' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_134)   --->   "%lshr_ln29_67 = lshr i64 -1, %zext_ln29_510" [mm_mult.cc:29]   --->   Operation 1698 'lshr' 'lshr_ln29_67' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1699 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_134 = and i64 %shl_ln29_136, %lshr_ln29_67" [mm_mult.cc:29]   --->   Operation 1699 'and' 'and_ln29_134' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1700 [1/1] (1.42ns)   --->   "%icmp_ln29_69 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1700 'icmp' 'icmp_ln29_69' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1701 [1/1] (0.00ns)   --->   "%zext_ln29_511 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1701 'zext' 'zext_ln29_511' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1702 [1/1] (0.00ns)   --->   "%zext_ln29_512 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1702 'zext' 'zext_ln29_512' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_136)   --->   "%select_ln29_273 = select i1 %icmp_ln29_69, i7 %zext_ln29_511, i7 %zext_ln29_512" [mm_mult.cc:29]   --->   Operation 1703 'select' 'select_ln29_273' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_136)   --->   "%select_ln29_274 = select i1 %icmp_ln29_69, i7 %zext_ln29_512, i7 %zext_ln29_511" [mm_mult.cc:29]   --->   Operation 1704 'select' 'select_ln29_274' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_136)   --->   "%xor_ln29_137 = xor i7 %select_ln29_273, 63" [mm_mult.cc:29]   --->   Operation 1705 'xor' 'xor_ln29_137' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_136)   --->   "%zext_ln29_515 = zext i7 %select_ln29_274 to i64" [mm_mult.cc:29]   --->   Operation 1706 'zext' 'zext_ln29_515' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_136)   --->   "%zext_ln29_516 = zext i7 %xor_ln29_137 to i64" [mm_mult.cc:29]   --->   Operation 1707 'zext' 'zext_ln29_516' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_136)   --->   "%shl_ln29_138 = shl i64 -1, %zext_ln29_515" [mm_mult.cc:29]   --->   Operation 1708 'shl' 'shl_ln29_138' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_136)   --->   "%lshr_ln29_68 = lshr i64 -1, %zext_ln29_516" [mm_mult.cc:29]   --->   Operation 1709 'lshr' 'lshr_ln29_68' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1710 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_136 = and i64 %shl_ln29_138, %lshr_ln29_68" [mm_mult.cc:29]   --->   Operation 1710 'and' 'and_ln29_136' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1711 [1/1] (1.42ns)   --->   "%icmp_ln29_70 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1711 'icmp' 'icmp_ln29_70' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1712 [1/1] (0.00ns)   --->   "%zext_ln29_517 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1712 'zext' 'zext_ln29_517' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1713 [1/1] (0.00ns)   --->   "%zext_ln29_518 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1713 'zext' 'zext_ln29_518' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_138)   --->   "%select_ln29_277 = select i1 %icmp_ln29_70, i7 %zext_ln29_517, i7 %zext_ln29_518" [mm_mult.cc:29]   --->   Operation 1714 'select' 'select_ln29_277' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_138)   --->   "%select_ln29_278 = select i1 %icmp_ln29_70, i7 %zext_ln29_518, i7 %zext_ln29_517" [mm_mult.cc:29]   --->   Operation 1715 'select' 'select_ln29_278' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_138)   --->   "%xor_ln29_139 = xor i7 %select_ln29_277, 63" [mm_mult.cc:29]   --->   Operation 1716 'xor' 'xor_ln29_139' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_138)   --->   "%zext_ln29_521 = zext i7 %select_ln29_278 to i64" [mm_mult.cc:29]   --->   Operation 1717 'zext' 'zext_ln29_521' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_138)   --->   "%zext_ln29_522 = zext i7 %xor_ln29_139 to i64" [mm_mult.cc:29]   --->   Operation 1718 'zext' 'zext_ln29_522' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_138)   --->   "%shl_ln29_140 = shl i64 -1, %zext_ln29_521" [mm_mult.cc:29]   --->   Operation 1719 'shl' 'shl_ln29_140' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_138)   --->   "%lshr_ln29_69 = lshr i64 -1, %zext_ln29_522" [mm_mult.cc:29]   --->   Operation 1720 'lshr' 'lshr_ln29_69' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1721 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_138 = and i64 %shl_ln29_140, %lshr_ln29_69" [mm_mult.cc:29]   --->   Operation 1721 'and' 'and_ln29_138' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1722 [1/1] (1.42ns)   --->   "%icmp_ln29_71 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1722 'icmp' 'icmp_ln29_71' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1723 [1/1] (0.00ns)   --->   "%zext_ln29_523 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1723 'zext' 'zext_ln29_523' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1724 [1/1] (0.00ns)   --->   "%zext_ln29_524 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1724 'zext' 'zext_ln29_524' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_140)   --->   "%select_ln29_281 = select i1 %icmp_ln29_71, i7 %zext_ln29_523, i7 %zext_ln29_524" [mm_mult.cc:29]   --->   Operation 1725 'select' 'select_ln29_281' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_140)   --->   "%select_ln29_282 = select i1 %icmp_ln29_71, i7 %zext_ln29_524, i7 %zext_ln29_523" [mm_mult.cc:29]   --->   Operation 1726 'select' 'select_ln29_282' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_140)   --->   "%xor_ln29_141 = xor i7 %select_ln29_281, 63" [mm_mult.cc:29]   --->   Operation 1727 'xor' 'xor_ln29_141' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_140)   --->   "%zext_ln29_527 = zext i7 %select_ln29_282 to i64" [mm_mult.cc:29]   --->   Operation 1728 'zext' 'zext_ln29_527' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_140)   --->   "%zext_ln29_528 = zext i7 %xor_ln29_141 to i64" [mm_mult.cc:29]   --->   Operation 1729 'zext' 'zext_ln29_528' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_140)   --->   "%shl_ln29_142 = shl i64 -1, %zext_ln29_527" [mm_mult.cc:29]   --->   Operation 1730 'shl' 'shl_ln29_142' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_140)   --->   "%lshr_ln29_70 = lshr i64 -1, %zext_ln29_528" [mm_mult.cc:29]   --->   Operation 1731 'lshr' 'lshr_ln29_70' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1732 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_140 = and i64 %shl_ln29_142, %lshr_ln29_70" [mm_mult.cc:29]   --->   Operation 1732 'and' 'and_ln29_140' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1733 [1/1] (1.42ns)   --->   "%icmp_ln29_72 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1733 'icmp' 'icmp_ln29_72' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1734 [1/1] (0.00ns)   --->   "%zext_ln29_529 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1734 'zext' 'zext_ln29_529' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln29_530 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1735 'zext' 'zext_ln29_530' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_142)   --->   "%select_ln29_285 = select i1 %icmp_ln29_72, i7 %zext_ln29_529, i7 %zext_ln29_530" [mm_mult.cc:29]   --->   Operation 1736 'select' 'select_ln29_285' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_142)   --->   "%select_ln29_286 = select i1 %icmp_ln29_72, i7 %zext_ln29_530, i7 %zext_ln29_529" [mm_mult.cc:29]   --->   Operation 1737 'select' 'select_ln29_286' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_142)   --->   "%xor_ln29_143 = xor i7 %select_ln29_285, 63" [mm_mult.cc:29]   --->   Operation 1738 'xor' 'xor_ln29_143' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_142)   --->   "%zext_ln29_533 = zext i7 %select_ln29_286 to i64" [mm_mult.cc:29]   --->   Operation 1739 'zext' 'zext_ln29_533' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_142)   --->   "%zext_ln29_534 = zext i7 %xor_ln29_143 to i64" [mm_mult.cc:29]   --->   Operation 1740 'zext' 'zext_ln29_534' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_142)   --->   "%shl_ln29_144 = shl i64 -1, %zext_ln29_533" [mm_mult.cc:29]   --->   Operation 1741 'shl' 'shl_ln29_144' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_142)   --->   "%lshr_ln29_71 = lshr i64 -1, %zext_ln29_534" [mm_mult.cc:29]   --->   Operation 1742 'lshr' 'lshr_ln29_71' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1743 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_142 = and i64 %shl_ln29_144, %lshr_ln29_71" [mm_mult.cc:29]   --->   Operation 1743 'and' 'and_ln29_142' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1744 [1/1] (1.42ns)   --->   "%icmp_ln29_73 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1744 'icmp' 'icmp_ln29_73' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1745 [1/1] (0.00ns)   --->   "%zext_ln29_535 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1745 'zext' 'zext_ln29_535' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1746 [1/1] (0.00ns)   --->   "%zext_ln29_536 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1746 'zext' 'zext_ln29_536' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_144)   --->   "%select_ln29_289 = select i1 %icmp_ln29_73, i7 %zext_ln29_535, i7 %zext_ln29_536" [mm_mult.cc:29]   --->   Operation 1747 'select' 'select_ln29_289' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_144)   --->   "%select_ln29_290 = select i1 %icmp_ln29_73, i7 %zext_ln29_536, i7 %zext_ln29_535" [mm_mult.cc:29]   --->   Operation 1748 'select' 'select_ln29_290' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_144)   --->   "%xor_ln29_145 = xor i7 %select_ln29_289, 63" [mm_mult.cc:29]   --->   Operation 1749 'xor' 'xor_ln29_145' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_144)   --->   "%zext_ln29_539 = zext i7 %select_ln29_290 to i64" [mm_mult.cc:29]   --->   Operation 1750 'zext' 'zext_ln29_539' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_144)   --->   "%zext_ln29_540 = zext i7 %xor_ln29_145 to i64" [mm_mult.cc:29]   --->   Operation 1751 'zext' 'zext_ln29_540' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_144)   --->   "%shl_ln29_146 = shl i64 -1, %zext_ln29_539" [mm_mult.cc:29]   --->   Operation 1752 'shl' 'shl_ln29_146' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_144)   --->   "%lshr_ln29_72 = lshr i64 -1, %zext_ln29_540" [mm_mult.cc:29]   --->   Operation 1753 'lshr' 'lshr_ln29_72' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1754 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_144 = and i64 %shl_ln29_146, %lshr_ln29_72" [mm_mult.cc:29]   --->   Operation 1754 'and' 'and_ln29_144' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1755 [1/1] (1.42ns)   --->   "%icmp_ln29_74 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1755 'icmp' 'icmp_ln29_74' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1756 [1/1] (0.00ns)   --->   "%zext_ln29_541 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1756 'zext' 'zext_ln29_541' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1757 [1/1] (0.00ns)   --->   "%zext_ln29_542 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1757 'zext' 'zext_ln29_542' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_146)   --->   "%select_ln29_293 = select i1 %icmp_ln29_74, i7 %zext_ln29_541, i7 %zext_ln29_542" [mm_mult.cc:29]   --->   Operation 1758 'select' 'select_ln29_293' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_146)   --->   "%select_ln29_294 = select i1 %icmp_ln29_74, i7 %zext_ln29_542, i7 %zext_ln29_541" [mm_mult.cc:29]   --->   Operation 1759 'select' 'select_ln29_294' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_146)   --->   "%xor_ln29_147 = xor i7 %select_ln29_293, 63" [mm_mult.cc:29]   --->   Operation 1760 'xor' 'xor_ln29_147' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_146)   --->   "%zext_ln29_545 = zext i7 %select_ln29_294 to i64" [mm_mult.cc:29]   --->   Operation 1761 'zext' 'zext_ln29_545' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_146)   --->   "%zext_ln29_546 = zext i7 %xor_ln29_147 to i64" [mm_mult.cc:29]   --->   Operation 1762 'zext' 'zext_ln29_546' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_146)   --->   "%shl_ln29_148 = shl i64 -1, %zext_ln29_545" [mm_mult.cc:29]   --->   Operation 1763 'shl' 'shl_ln29_148' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_146)   --->   "%lshr_ln29_73 = lshr i64 -1, %zext_ln29_546" [mm_mult.cc:29]   --->   Operation 1764 'lshr' 'lshr_ln29_73' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1765 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_146 = and i64 %shl_ln29_148, %lshr_ln29_73" [mm_mult.cc:29]   --->   Operation 1765 'and' 'and_ln29_146' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1766 [1/1] (1.42ns)   --->   "%icmp_ln29_75 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1766 'icmp' 'icmp_ln29_75' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1767 [1/1] (0.00ns)   --->   "%zext_ln29_547 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1767 'zext' 'zext_ln29_547' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1768 [1/1] (0.00ns)   --->   "%zext_ln29_548 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1768 'zext' 'zext_ln29_548' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_148)   --->   "%select_ln29_297 = select i1 %icmp_ln29_75, i7 %zext_ln29_547, i7 %zext_ln29_548" [mm_mult.cc:29]   --->   Operation 1769 'select' 'select_ln29_297' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_148)   --->   "%select_ln29_298 = select i1 %icmp_ln29_75, i7 %zext_ln29_548, i7 %zext_ln29_547" [mm_mult.cc:29]   --->   Operation 1770 'select' 'select_ln29_298' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_148)   --->   "%xor_ln29_149 = xor i7 %select_ln29_297, 63" [mm_mult.cc:29]   --->   Operation 1771 'xor' 'xor_ln29_149' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_148)   --->   "%zext_ln29_551 = zext i7 %select_ln29_298 to i64" [mm_mult.cc:29]   --->   Operation 1772 'zext' 'zext_ln29_551' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_148)   --->   "%zext_ln29_552 = zext i7 %xor_ln29_149 to i64" [mm_mult.cc:29]   --->   Operation 1773 'zext' 'zext_ln29_552' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_148)   --->   "%shl_ln29_150 = shl i64 -1, %zext_ln29_551" [mm_mult.cc:29]   --->   Operation 1774 'shl' 'shl_ln29_150' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_148)   --->   "%lshr_ln29_74 = lshr i64 -1, %zext_ln29_552" [mm_mult.cc:29]   --->   Operation 1775 'lshr' 'lshr_ln29_74' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1776 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_148 = and i64 %shl_ln29_150, %lshr_ln29_74" [mm_mult.cc:29]   --->   Operation 1776 'and' 'and_ln29_148' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1777 [1/1] (1.42ns)   --->   "%icmp_ln29_76 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1777 'icmp' 'icmp_ln29_76' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1778 [1/1] (0.00ns)   --->   "%zext_ln29_553 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1778 'zext' 'zext_ln29_553' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1779 [1/1] (0.00ns)   --->   "%zext_ln29_554 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1779 'zext' 'zext_ln29_554' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_150)   --->   "%select_ln29_301 = select i1 %icmp_ln29_76, i7 %zext_ln29_553, i7 %zext_ln29_554" [mm_mult.cc:29]   --->   Operation 1780 'select' 'select_ln29_301' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_150)   --->   "%select_ln29_302 = select i1 %icmp_ln29_76, i7 %zext_ln29_554, i7 %zext_ln29_553" [mm_mult.cc:29]   --->   Operation 1781 'select' 'select_ln29_302' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_150)   --->   "%xor_ln29_151 = xor i7 %select_ln29_301, 63" [mm_mult.cc:29]   --->   Operation 1782 'xor' 'xor_ln29_151' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_150)   --->   "%zext_ln29_557 = zext i7 %select_ln29_302 to i64" [mm_mult.cc:29]   --->   Operation 1783 'zext' 'zext_ln29_557' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_150)   --->   "%zext_ln29_558 = zext i7 %xor_ln29_151 to i64" [mm_mult.cc:29]   --->   Operation 1784 'zext' 'zext_ln29_558' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_150)   --->   "%shl_ln29_152 = shl i64 -1, %zext_ln29_557" [mm_mult.cc:29]   --->   Operation 1785 'shl' 'shl_ln29_152' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_150)   --->   "%lshr_ln29_75 = lshr i64 -1, %zext_ln29_558" [mm_mult.cc:29]   --->   Operation 1786 'lshr' 'lshr_ln29_75' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1787 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_150 = and i64 %shl_ln29_152, %lshr_ln29_75" [mm_mult.cc:29]   --->   Operation 1787 'and' 'and_ln29_150' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1788 [1/1] (1.42ns)   --->   "%icmp_ln29_77 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1788 'icmp' 'icmp_ln29_77' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1789 [1/1] (0.00ns)   --->   "%zext_ln29_559 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1789 'zext' 'zext_ln29_559' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1790 [1/1] (0.00ns)   --->   "%zext_ln29_560 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1790 'zext' 'zext_ln29_560' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_152)   --->   "%select_ln29_305 = select i1 %icmp_ln29_77, i7 %zext_ln29_559, i7 %zext_ln29_560" [mm_mult.cc:29]   --->   Operation 1791 'select' 'select_ln29_305' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_152)   --->   "%select_ln29_306 = select i1 %icmp_ln29_77, i7 %zext_ln29_560, i7 %zext_ln29_559" [mm_mult.cc:29]   --->   Operation 1792 'select' 'select_ln29_306' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_152)   --->   "%xor_ln29_153 = xor i7 %select_ln29_305, 63" [mm_mult.cc:29]   --->   Operation 1793 'xor' 'xor_ln29_153' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_152)   --->   "%zext_ln29_563 = zext i7 %select_ln29_306 to i64" [mm_mult.cc:29]   --->   Operation 1794 'zext' 'zext_ln29_563' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_152)   --->   "%zext_ln29_564 = zext i7 %xor_ln29_153 to i64" [mm_mult.cc:29]   --->   Operation 1795 'zext' 'zext_ln29_564' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_152)   --->   "%shl_ln29_154 = shl i64 -1, %zext_ln29_563" [mm_mult.cc:29]   --->   Operation 1796 'shl' 'shl_ln29_154' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_152)   --->   "%lshr_ln29_76 = lshr i64 -1, %zext_ln29_564" [mm_mult.cc:29]   --->   Operation 1797 'lshr' 'lshr_ln29_76' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1798 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_152 = and i64 %shl_ln29_154, %lshr_ln29_76" [mm_mult.cc:29]   --->   Operation 1798 'and' 'and_ln29_152' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1799 [1/1] (1.42ns)   --->   "%icmp_ln29_78 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1799 'icmp' 'icmp_ln29_78' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1800 [1/1] (0.00ns)   --->   "%zext_ln29_565 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1800 'zext' 'zext_ln29_565' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1801 [1/1] (0.00ns)   --->   "%zext_ln29_566 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1801 'zext' 'zext_ln29_566' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_154)   --->   "%select_ln29_309 = select i1 %icmp_ln29_78, i7 %zext_ln29_565, i7 %zext_ln29_566" [mm_mult.cc:29]   --->   Operation 1802 'select' 'select_ln29_309' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_154)   --->   "%select_ln29_310 = select i1 %icmp_ln29_78, i7 %zext_ln29_566, i7 %zext_ln29_565" [mm_mult.cc:29]   --->   Operation 1803 'select' 'select_ln29_310' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_154)   --->   "%xor_ln29_155 = xor i7 %select_ln29_309, 63" [mm_mult.cc:29]   --->   Operation 1804 'xor' 'xor_ln29_155' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_154)   --->   "%zext_ln29_569 = zext i7 %select_ln29_310 to i64" [mm_mult.cc:29]   --->   Operation 1805 'zext' 'zext_ln29_569' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_154)   --->   "%zext_ln29_570 = zext i7 %xor_ln29_155 to i64" [mm_mult.cc:29]   --->   Operation 1806 'zext' 'zext_ln29_570' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_154)   --->   "%shl_ln29_156 = shl i64 -1, %zext_ln29_569" [mm_mult.cc:29]   --->   Operation 1807 'shl' 'shl_ln29_156' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_154)   --->   "%lshr_ln29_77 = lshr i64 -1, %zext_ln29_570" [mm_mult.cc:29]   --->   Operation 1808 'lshr' 'lshr_ln29_77' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1809 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_154 = and i64 %shl_ln29_156, %lshr_ln29_77" [mm_mult.cc:29]   --->   Operation 1809 'and' 'and_ln29_154' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1810 [1/1] (1.42ns)   --->   "%icmp_ln29_79 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1810 'icmp' 'icmp_ln29_79' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1811 [1/1] (0.00ns)   --->   "%zext_ln29_571 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1811 'zext' 'zext_ln29_571' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1812 [1/1] (0.00ns)   --->   "%zext_ln29_572 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1812 'zext' 'zext_ln29_572' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_156)   --->   "%select_ln29_313 = select i1 %icmp_ln29_79, i7 %zext_ln29_571, i7 %zext_ln29_572" [mm_mult.cc:29]   --->   Operation 1813 'select' 'select_ln29_313' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_156)   --->   "%select_ln29_314 = select i1 %icmp_ln29_79, i7 %zext_ln29_572, i7 %zext_ln29_571" [mm_mult.cc:29]   --->   Operation 1814 'select' 'select_ln29_314' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_156)   --->   "%xor_ln29_157 = xor i7 %select_ln29_313, 63" [mm_mult.cc:29]   --->   Operation 1815 'xor' 'xor_ln29_157' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_156)   --->   "%zext_ln29_575 = zext i7 %select_ln29_314 to i64" [mm_mult.cc:29]   --->   Operation 1816 'zext' 'zext_ln29_575' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_156)   --->   "%zext_ln29_576 = zext i7 %xor_ln29_157 to i64" [mm_mult.cc:29]   --->   Operation 1817 'zext' 'zext_ln29_576' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_156)   --->   "%shl_ln29_158 = shl i64 -1, %zext_ln29_575" [mm_mult.cc:29]   --->   Operation 1818 'shl' 'shl_ln29_158' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_156)   --->   "%lshr_ln29_78 = lshr i64 -1, %zext_ln29_576" [mm_mult.cc:29]   --->   Operation 1819 'lshr' 'lshr_ln29_78' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1820 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_156 = and i64 %shl_ln29_158, %lshr_ln29_78" [mm_mult.cc:29]   --->   Operation 1820 'and' 'and_ln29_156' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1821 [1/1] (1.42ns)   --->   "%icmp_ln29_80 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1821 'icmp' 'icmp_ln29_80' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1822 [1/1] (0.00ns)   --->   "%zext_ln29_577 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1822 'zext' 'zext_ln29_577' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1823 [1/1] (0.00ns)   --->   "%zext_ln29_578 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1823 'zext' 'zext_ln29_578' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_158)   --->   "%select_ln29_317 = select i1 %icmp_ln29_80, i7 %zext_ln29_577, i7 %zext_ln29_578" [mm_mult.cc:29]   --->   Operation 1824 'select' 'select_ln29_317' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_158)   --->   "%select_ln29_318 = select i1 %icmp_ln29_80, i7 %zext_ln29_578, i7 %zext_ln29_577" [mm_mult.cc:29]   --->   Operation 1825 'select' 'select_ln29_318' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_158)   --->   "%xor_ln29_159 = xor i7 %select_ln29_317, 63" [mm_mult.cc:29]   --->   Operation 1826 'xor' 'xor_ln29_159' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_158)   --->   "%zext_ln29_581 = zext i7 %select_ln29_318 to i64" [mm_mult.cc:29]   --->   Operation 1827 'zext' 'zext_ln29_581' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_158)   --->   "%zext_ln29_582 = zext i7 %xor_ln29_159 to i64" [mm_mult.cc:29]   --->   Operation 1828 'zext' 'zext_ln29_582' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_158)   --->   "%shl_ln29_160 = shl i64 -1, %zext_ln29_581" [mm_mult.cc:29]   --->   Operation 1829 'shl' 'shl_ln29_160' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_158)   --->   "%lshr_ln29_79 = lshr i64 -1, %zext_ln29_582" [mm_mult.cc:29]   --->   Operation 1830 'lshr' 'lshr_ln29_79' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1831 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_158 = and i64 %shl_ln29_160, %lshr_ln29_79" [mm_mult.cc:29]   --->   Operation 1831 'and' 'and_ln29_158' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1832 [1/1] (1.42ns)   --->   "%icmp_ln29_81 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1832 'icmp' 'icmp_ln29_81' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1833 [1/1] (0.00ns)   --->   "%zext_ln29_583 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1833 'zext' 'zext_ln29_583' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1834 [1/1] (0.00ns)   --->   "%zext_ln29_584 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1834 'zext' 'zext_ln29_584' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_160)   --->   "%select_ln29_321 = select i1 %icmp_ln29_81, i7 %zext_ln29_583, i7 %zext_ln29_584" [mm_mult.cc:29]   --->   Operation 1835 'select' 'select_ln29_321' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_160)   --->   "%select_ln29_322 = select i1 %icmp_ln29_81, i7 %zext_ln29_584, i7 %zext_ln29_583" [mm_mult.cc:29]   --->   Operation 1836 'select' 'select_ln29_322' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_160)   --->   "%xor_ln29_161 = xor i7 %select_ln29_321, 63" [mm_mult.cc:29]   --->   Operation 1837 'xor' 'xor_ln29_161' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_160)   --->   "%zext_ln29_587 = zext i7 %select_ln29_322 to i64" [mm_mult.cc:29]   --->   Operation 1838 'zext' 'zext_ln29_587' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_160)   --->   "%zext_ln29_588 = zext i7 %xor_ln29_161 to i64" [mm_mult.cc:29]   --->   Operation 1839 'zext' 'zext_ln29_588' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_160)   --->   "%shl_ln29_162 = shl i64 -1, %zext_ln29_587" [mm_mult.cc:29]   --->   Operation 1840 'shl' 'shl_ln29_162' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_160)   --->   "%lshr_ln29_80 = lshr i64 -1, %zext_ln29_588" [mm_mult.cc:29]   --->   Operation 1841 'lshr' 'lshr_ln29_80' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1842 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_160 = and i64 %shl_ln29_162, %lshr_ln29_80" [mm_mult.cc:29]   --->   Operation 1842 'and' 'and_ln29_160' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1843 [1/1] (1.42ns)   --->   "%icmp_ln29_82 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1843 'icmp' 'icmp_ln29_82' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1844 [1/1] (0.00ns)   --->   "%zext_ln29_589 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1844 'zext' 'zext_ln29_589' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1845 [1/1] (0.00ns)   --->   "%zext_ln29_590 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1845 'zext' 'zext_ln29_590' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_162)   --->   "%select_ln29_325 = select i1 %icmp_ln29_82, i7 %zext_ln29_589, i7 %zext_ln29_590" [mm_mult.cc:29]   --->   Operation 1846 'select' 'select_ln29_325' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_162)   --->   "%select_ln29_326 = select i1 %icmp_ln29_82, i7 %zext_ln29_590, i7 %zext_ln29_589" [mm_mult.cc:29]   --->   Operation 1847 'select' 'select_ln29_326' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_162)   --->   "%xor_ln29_163 = xor i7 %select_ln29_325, 63" [mm_mult.cc:29]   --->   Operation 1848 'xor' 'xor_ln29_163' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_162)   --->   "%zext_ln29_593 = zext i7 %select_ln29_326 to i64" [mm_mult.cc:29]   --->   Operation 1849 'zext' 'zext_ln29_593' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_162)   --->   "%zext_ln29_594 = zext i7 %xor_ln29_163 to i64" [mm_mult.cc:29]   --->   Operation 1850 'zext' 'zext_ln29_594' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_162)   --->   "%shl_ln29_164 = shl i64 -1, %zext_ln29_593" [mm_mult.cc:29]   --->   Operation 1851 'shl' 'shl_ln29_164' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_162)   --->   "%lshr_ln29_81 = lshr i64 -1, %zext_ln29_594" [mm_mult.cc:29]   --->   Operation 1852 'lshr' 'lshr_ln29_81' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1853 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_162 = and i64 %shl_ln29_164, %lshr_ln29_81" [mm_mult.cc:29]   --->   Operation 1853 'and' 'and_ln29_162' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1854 [1/1] (1.42ns)   --->   "%icmp_ln29_83 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1854 'icmp' 'icmp_ln29_83' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1855 [1/1] (0.00ns)   --->   "%zext_ln29_595 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1855 'zext' 'zext_ln29_595' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1856 [1/1] (0.00ns)   --->   "%zext_ln29_596 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1856 'zext' 'zext_ln29_596' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_164)   --->   "%select_ln29_329 = select i1 %icmp_ln29_83, i7 %zext_ln29_595, i7 %zext_ln29_596" [mm_mult.cc:29]   --->   Operation 1857 'select' 'select_ln29_329' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_164)   --->   "%select_ln29_330 = select i1 %icmp_ln29_83, i7 %zext_ln29_596, i7 %zext_ln29_595" [mm_mult.cc:29]   --->   Operation 1858 'select' 'select_ln29_330' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_164)   --->   "%xor_ln29_165 = xor i7 %select_ln29_329, 63" [mm_mult.cc:29]   --->   Operation 1859 'xor' 'xor_ln29_165' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_164)   --->   "%zext_ln29_599 = zext i7 %select_ln29_330 to i64" [mm_mult.cc:29]   --->   Operation 1860 'zext' 'zext_ln29_599' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_164)   --->   "%zext_ln29_600 = zext i7 %xor_ln29_165 to i64" [mm_mult.cc:29]   --->   Operation 1861 'zext' 'zext_ln29_600' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_164)   --->   "%shl_ln29_166 = shl i64 -1, %zext_ln29_599" [mm_mult.cc:29]   --->   Operation 1862 'shl' 'shl_ln29_166' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_164)   --->   "%lshr_ln29_82 = lshr i64 -1, %zext_ln29_600" [mm_mult.cc:29]   --->   Operation 1863 'lshr' 'lshr_ln29_82' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1864 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_164 = and i64 %shl_ln29_166, %lshr_ln29_82" [mm_mult.cc:29]   --->   Operation 1864 'and' 'and_ln29_164' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1865 [1/1] (1.42ns)   --->   "%icmp_ln29_84 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1865 'icmp' 'icmp_ln29_84' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1866 [1/1] (0.00ns)   --->   "%zext_ln29_601 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1866 'zext' 'zext_ln29_601' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1867 [1/1] (0.00ns)   --->   "%zext_ln29_602 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1867 'zext' 'zext_ln29_602' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_166)   --->   "%select_ln29_333 = select i1 %icmp_ln29_84, i7 %zext_ln29_601, i7 %zext_ln29_602" [mm_mult.cc:29]   --->   Operation 1868 'select' 'select_ln29_333' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_166)   --->   "%select_ln29_334 = select i1 %icmp_ln29_84, i7 %zext_ln29_602, i7 %zext_ln29_601" [mm_mult.cc:29]   --->   Operation 1869 'select' 'select_ln29_334' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_166)   --->   "%xor_ln29_167 = xor i7 %select_ln29_333, 63" [mm_mult.cc:29]   --->   Operation 1870 'xor' 'xor_ln29_167' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_166)   --->   "%zext_ln29_605 = zext i7 %select_ln29_334 to i64" [mm_mult.cc:29]   --->   Operation 1871 'zext' 'zext_ln29_605' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_166)   --->   "%zext_ln29_606 = zext i7 %xor_ln29_167 to i64" [mm_mult.cc:29]   --->   Operation 1872 'zext' 'zext_ln29_606' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_166)   --->   "%shl_ln29_168 = shl i64 -1, %zext_ln29_605" [mm_mult.cc:29]   --->   Operation 1873 'shl' 'shl_ln29_168' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_166)   --->   "%lshr_ln29_83 = lshr i64 -1, %zext_ln29_606" [mm_mult.cc:29]   --->   Operation 1874 'lshr' 'lshr_ln29_83' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1875 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_166 = and i64 %shl_ln29_168, %lshr_ln29_83" [mm_mult.cc:29]   --->   Operation 1875 'and' 'and_ln29_166' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1876 [1/1] (1.42ns)   --->   "%icmp_ln29_85 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1876 'icmp' 'icmp_ln29_85' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1877 [1/1] (0.00ns)   --->   "%zext_ln29_607 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1877 'zext' 'zext_ln29_607' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1878 [1/1] (0.00ns)   --->   "%zext_ln29_608 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1878 'zext' 'zext_ln29_608' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_168)   --->   "%select_ln29_337 = select i1 %icmp_ln29_85, i7 %zext_ln29_607, i7 %zext_ln29_608" [mm_mult.cc:29]   --->   Operation 1879 'select' 'select_ln29_337' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_168)   --->   "%select_ln29_338 = select i1 %icmp_ln29_85, i7 %zext_ln29_608, i7 %zext_ln29_607" [mm_mult.cc:29]   --->   Operation 1880 'select' 'select_ln29_338' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_168)   --->   "%xor_ln29_169 = xor i7 %select_ln29_337, 63" [mm_mult.cc:29]   --->   Operation 1881 'xor' 'xor_ln29_169' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_168)   --->   "%zext_ln29_611 = zext i7 %select_ln29_338 to i64" [mm_mult.cc:29]   --->   Operation 1882 'zext' 'zext_ln29_611' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_168)   --->   "%zext_ln29_612 = zext i7 %xor_ln29_169 to i64" [mm_mult.cc:29]   --->   Operation 1883 'zext' 'zext_ln29_612' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_168)   --->   "%shl_ln29_170 = shl i64 -1, %zext_ln29_611" [mm_mult.cc:29]   --->   Operation 1884 'shl' 'shl_ln29_170' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_168)   --->   "%lshr_ln29_84 = lshr i64 -1, %zext_ln29_612" [mm_mult.cc:29]   --->   Operation 1885 'lshr' 'lshr_ln29_84' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1886 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_168 = and i64 %shl_ln29_170, %lshr_ln29_84" [mm_mult.cc:29]   --->   Operation 1886 'and' 'and_ln29_168' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1887 [1/1] (1.42ns)   --->   "%icmp_ln29_86 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1887 'icmp' 'icmp_ln29_86' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1888 [1/1] (0.00ns)   --->   "%zext_ln29_613 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1888 'zext' 'zext_ln29_613' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1889 [1/1] (0.00ns)   --->   "%zext_ln29_614 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1889 'zext' 'zext_ln29_614' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_170)   --->   "%select_ln29_341 = select i1 %icmp_ln29_86, i7 %zext_ln29_613, i7 %zext_ln29_614" [mm_mult.cc:29]   --->   Operation 1890 'select' 'select_ln29_341' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_170)   --->   "%select_ln29_342 = select i1 %icmp_ln29_86, i7 %zext_ln29_614, i7 %zext_ln29_613" [mm_mult.cc:29]   --->   Operation 1891 'select' 'select_ln29_342' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_170)   --->   "%xor_ln29_171 = xor i7 %select_ln29_341, 63" [mm_mult.cc:29]   --->   Operation 1892 'xor' 'xor_ln29_171' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_170)   --->   "%zext_ln29_617 = zext i7 %select_ln29_342 to i64" [mm_mult.cc:29]   --->   Operation 1893 'zext' 'zext_ln29_617' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_170)   --->   "%zext_ln29_618 = zext i7 %xor_ln29_171 to i64" [mm_mult.cc:29]   --->   Operation 1894 'zext' 'zext_ln29_618' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_170)   --->   "%shl_ln29_172 = shl i64 -1, %zext_ln29_617" [mm_mult.cc:29]   --->   Operation 1895 'shl' 'shl_ln29_172' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_170)   --->   "%lshr_ln29_85 = lshr i64 -1, %zext_ln29_618" [mm_mult.cc:29]   --->   Operation 1896 'lshr' 'lshr_ln29_85' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1897 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_170 = and i64 %shl_ln29_172, %lshr_ln29_85" [mm_mult.cc:29]   --->   Operation 1897 'and' 'and_ln29_170' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1898 [1/1] (1.42ns)   --->   "%icmp_ln29_87 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1898 'icmp' 'icmp_ln29_87' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1899 [1/1] (0.00ns)   --->   "%zext_ln29_619 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1899 'zext' 'zext_ln29_619' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1900 [1/1] (0.00ns)   --->   "%zext_ln29_620 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1900 'zext' 'zext_ln29_620' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_172)   --->   "%select_ln29_345 = select i1 %icmp_ln29_87, i7 %zext_ln29_619, i7 %zext_ln29_620" [mm_mult.cc:29]   --->   Operation 1901 'select' 'select_ln29_345' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_172)   --->   "%select_ln29_346 = select i1 %icmp_ln29_87, i7 %zext_ln29_620, i7 %zext_ln29_619" [mm_mult.cc:29]   --->   Operation 1902 'select' 'select_ln29_346' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_172)   --->   "%xor_ln29_173 = xor i7 %select_ln29_345, 63" [mm_mult.cc:29]   --->   Operation 1903 'xor' 'xor_ln29_173' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_172)   --->   "%zext_ln29_623 = zext i7 %select_ln29_346 to i64" [mm_mult.cc:29]   --->   Operation 1904 'zext' 'zext_ln29_623' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_172)   --->   "%zext_ln29_624 = zext i7 %xor_ln29_173 to i64" [mm_mult.cc:29]   --->   Operation 1905 'zext' 'zext_ln29_624' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_172)   --->   "%shl_ln29_174 = shl i64 -1, %zext_ln29_623" [mm_mult.cc:29]   --->   Operation 1906 'shl' 'shl_ln29_174' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_172)   --->   "%lshr_ln29_86 = lshr i64 -1, %zext_ln29_624" [mm_mult.cc:29]   --->   Operation 1907 'lshr' 'lshr_ln29_86' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1908 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_172 = and i64 %shl_ln29_174, %lshr_ln29_86" [mm_mult.cc:29]   --->   Operation 1908 'and' 'and_ln29_172' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1909 [1/1] (1.42ns)   --->   "%icmp_ln29_88 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1909 'icmp' 'icmp_ln29_88' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1910 [1/1] (0.00ns)   --->   "%zext_ln29_625 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1910 'zext' 'zext_ln29_625' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1911 [1/1] (0.00ns)   --->   "%zext_ln29_626 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1911 'zext' 'zext_ln29_626' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_174)   --->   "%select_ln29_349 = select i1 %icmp_ln29_88, i7 %zext_ln29_625, i7 %zext_ln29_626" [mm_mult.cc:29]   --->   Operation 1912 'select' 'select_ln29_349' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_174)   --->   "%select_ln29_350 = select i1 %icmp_ln29_88, i7 %zext_ln29_626, i7 %zext_ln29_625" [mm_mult.cc:29]   --->   Operation 1913 'select' 'select_ln29_350' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_174)   --->   "%xor_ln29_175 = xor i7 %select_ln29_349, 63" [mm_mult.cc:29]   --->   Operation 1914 'xor' 'xor_ln29_175' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_174)   --->   "%zext_ln29_629 = zext i7 %select_ln29_350 to i64" [mm_mult.cc:29]   --->   Operation 1915 'zext' 'zext_ln29_629' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_174)   --->   "%zext_ln29_630 = zext i7 %xor_ln29_175 to i64" [mm_mult.cc:29]   --->   Operation 1916 'zext' 'zext_ln29_630' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_174)   --->   "%shl_ln29_176 = shl i64 -1, %zext_ln29_629" [mm_mult.cc:29]   --->   Operation 1917 'shl' 'shl_ln29_176' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_174)   --->   "%lshr_ln29_87 = lshr i64 -1, %zext_ln29_630" [mm_mult.cc:29]   --->   Operation 1918 'lshr' 'lshr_ln29_87' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1919 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_174 = and i64 %shl_ln29_176, %lshr_ln29_87" [mm_mult.cc:29]   --->   Operation 1919 'and' 'and_ln29_174' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1920 [1/1] (1.42ns)   --->   "%icmp_ln29_89 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1920 'icmp' 'icmp_ln29_89' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1921 [1/1] (0.00ns)   --->   "%zext_ln29_631 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1921 'zext' 'zext_ln29_631' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1922 [1/1] (0.00ns)   --->   "%zext_ln29_632 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1922 'zext' 'zext_ln29_632' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_176)   --->   "%select_ln29_353 = select i1 %icmp_ln29_89, i7 %zext_ln29_631, i7 %zext_ln29_632" [mm_mult.cc:29]   --->   Operation 1923 'select' 'select_ln29_353' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_176)   --->   "%select_ln29_354 = select i1 %icmp_ln29_89, i7 %zext_ln29_632, i7 %zext_ln29_631" [mm_mult.cc:29]   --->   Operation 1924 'select' 'select_ln29_354' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_176)   --->   "%xor_ln29_177 = xor i7 %select_ln29_353, 63" [mm_mult.cc:29]   --->   Operation 1925 'xor' 'xor_ln29_177' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_176)   --->   "%zext_ln29_635 = zext i7 %select_ln29_354 to i64" [mm_mult.cc:29]   --->   Operation 1926 'zext' 'zext_ln29_635' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_176)   --->   "%zext_ln29_636 = zext i7 %xor_ln29_177 to i64" [mm_mult.cc:29]   --->   Operation 1927 'zext' 'zext_ln29_636' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_176)   --->   "%shl_ln29_178 = shl i64 -1, %zext_ln29_635" [mm_mult.cc:29]   --->   Operation 1928 'shl' 'shl_ln29_178' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_176)   --->   "%lshr_ln29_88 = lshr i64 -1, %zext_ln29_636" [mm_mult.cc:29]   --->   Operation 1929 'lshr' 'lshr_ln29_88' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1930 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_176 = and i64 %shl_ln29_178, %lshr_ln29_88" [mm_mult.cc:29]   --->   Operation 1930 'and' 'and_ln29_176' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1931 [1/1] (1.42ns)   --->   "%icmp_ln29_90 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1931 'icmp' 'icmp_ln29_90' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1932 [1/1] (0.00ns)   --->   "%zext_ln29_637 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1932 'zext' 'zext_ln29_637' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1933 [1/1] (0.00ns)   --->   "%zext_ln29_638 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1933 'zext' 'zext_ln29_638' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_178)   --->   "%select_ln29_357 = select i1 %icmp_ln29_90, i7 %zext_ln29_637, i7 %zext_ln29_638" [mm_mult.cc:29]   --->   Operation 1934 'select' 'select_ln29_357' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_178)   --->   "%select_ln29_358 = select i1 %icmp_ln29_90, i7 %zext_ln29_638, i7 %zext_ln29_637" [mm_mult.cc:29]   --->   Operation 1935 'select' 'select_ln29_358' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_178)   --->   "%xor_ln29_179 = xor i7 %select_ln29_357, 63" [mm_mult.cc:29]   --->   Operation 1936 'xor' 'xor_ln29_179' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_178)   --->   "%zext_ln29_641 = zext i7 %select_ln29_358 to i64" [mm_mult.cc:29]   --->   Operation 1937 'zext' 'zext_ln29_641' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_178)   --->   "%zext_ln29_642 = zext i7 %xor_ln29_179 to i64" [mm_mult.cc:29]   --->   Operation 1938 'zext' 'zext_ln29_642' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_178)   --->   "%shl_ln29_180 = shl i64 -1, %zext_ln29_641" [mm_mult.cc:29]   --->   Operation 1939 'shl' 'shl_ln29_180' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_178)   --->   "%lshr_ln29_89 = lshr i64 -1, %zext_ln29_642" [mm_mult.cc:29]   --->   Operation 1940 'lshr' 'lshr_ln29_89' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1941 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_178 = and i64 %shl_ln29_180, %lshr_ln29_89" [mm_mult.cc:29]   --->   Operation 1941 'and' 'and_ln29_178' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1942 [1/1] (1.42ns)   --->   "%icmp_ln29_91 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1942 'icmp' 'icmp_ln29_91' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1943 [1/1] (0.00ns)   --->   "%zext_ln29_643 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1943 'zext' 'zext_ln29_643' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1944 [1/1] (0.00ns)   --->   "%zext_ln29_644 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1944 'zext' 'zext_ln29_644' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_180)   --->   "%select_ln29_361 = select i1 %icmp_ln29_91, i7 %zext_ln29_643, i7 %zext_ln29_644" [mm_mult.cc:29]   --->   Operation 1945 'select' 'select_ln29_361' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_180)   --->   "%select_ln29_362 = select i1 %icmp_ln29_91, i7 %zext_ln29_644, i7 %zext_ln29_643" [mm_mult.cc:29]   --->   Operation 1946 'select' 'select_ln29_362' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_180)   --->   "%xor_ln29_181 = xor i7 %select_ln29_361, 63" [mm_mult.cc:29]   --->   Operation 1947 'xor' 'xor_ln29_181' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_180)   --->   "%zext_ln29_647 = zext i7 %select_ln29_362 to i64" [mm_mult.cc:29]   --->   Operation 1948 'zext' 'zext_ln29_647' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_180)   --->   "%zext_ln29_648 = zext i7 %xor_ln29_181 to i64" [mm_mult.cc:29]   --->   Operation 1949 'zext' 'zext_ln29_648' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_180)   --->   "%shl_ln29_182 = shl i64 -1, %zext_ln29_647" [mm_mult.cc:29]   --->   Operation 1950 'shl' 'shl_ln29_182' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_180)   --->   "%lshr_ln29_90 = lshr i64 -1, %zext_ln29_648" [mm_mult.cc:29]   --->   Operation 1951 'lshr' 'lshr_ln29_90' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1952 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_180 = and i64 %shl_ln29_182, %lshr_ln29_90" [mm_mult.cc:29]   --->   Operation 1952 'and' 'and_ln29_180' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1953 [1/1] (1.42ns)   --->   "%icmp_ln29_92 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1953 'icmp' 'icmp_ln29_92' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1954 [1/1] (0.00ns)   --->   "%zext_ln29_649 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1954 'zext' 'zext_ln29_649' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1955 [1/1] (0.00ns)   --->   "%zext_ln29_650 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1955 'zext' 'zext_ln29_650' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_182)   --->   "%select_ln29_365 = select i1 %icmp_ln29_92, i7 %zext_ln29_649, i7 %zext_ln29_650" [mm_mult.cc:29]   --->   Operation 1956 'select' 'select_ln29_365' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_182)   --->   "%select_ln29_366 = select i1 %icmp_ln29_92, i7 %zext_ln29_650, i7 %zext_ln29_649" [mm_mult.cc:29]   --->   Operation 1957 'select' 'select_ln29_366' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_182)   --->   "%xor_ln29_183 = xor i7 %select_ln29_365, 63" [mm_mult.cc:29]   --->   Operation 1958 'xor' 'xor_ln29_183' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_182)   --->   "%zext_ln29_653 = zext i7 %select_ln29_366 to i64" [mm_mult.cc:29]   --->   Operation 1959 'zext' 'zext_ln29_653' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_182)   --->   "%zext_ln29_654 = zext i7 %xor_ln29_183 to i64" [mm_mult.cc:29]   --->   Operation 1960 'zext' 'zext_ln29_654' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_182)   --->   "%shl_ln29_184 = shl i64 -1, %zext_ln29_653" [mm_mult.cc:29]   --->   Operation 1961 'shl' 'shl_ln29_184' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_182)   --->   "%lshr_ln29_91 = lshr i64 -1, %zext_ln29_654" [mm_mult.cc:29]   --->   Operation 1962 'lshr' 'lshr_ln29_91' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1963 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_182 = and i64 %shl_ln29_184, %lshr_ln29_91" [mm_mult.cc:29]   --->   Operation 1963 'and' 'and_ln29_182' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1964 [1/1] (1.42ns)   --->   "%icmp_ln29_93 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1964 'icmp' 'icmp_ln29_93' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1965 [1/1] (0.00ns)   --->   "%zext_ln29_655 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1965 'zext' 'zext_ln29_655' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1966 [1/1] (0.00ns)   --->   "%zext_ln29_656 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1966 'zext' 'zext_ln29_656' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_184)   --->   "%select_ln29_369 = select i1 %icmp_ln29_93, i7 %zext_ln29_655, i7 %zext_ln29_656" [mm_mult.cc:29]   --->   Operation 1967 'select' 'select_ln29_369' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_184)   --->   "%select_ln29_370 = select i1 %icmp_ln29_93, i7 %zext_ln29_656, i7 %zext_ln29_655" [mm_mult.cc:29]   --->   Operation 1968 'select' 'select_ln29_370' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_184)   --->   "%xor_ln29_185 = xor i7 %select_ln29_369, 63" [mm_mult.cc:29]   --->   Operation 1969 'xor' 'xor_ln29_185' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_184)   --->   "%zext_ln29_659 = zext i7 %select_ln29_370 to i64" [mm_mult.cc:29]   --->   Operation 1970 'zext' 'zext_ln29_659' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_184)   --->   "%zext_ln29_660 = zext i7 %xor_ln29_185 to i64" [mm_mult.cc:29]   --->   Operation 1971 'zext' 'zext_ln29_660' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_184)   --->   "%shl_ln29_186 = shl i64 -1, %zext_ln29_659" [mm_mult.cc:29]   --->   Operation 1972 'shl' 'shl_ln29_186' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_184)   --->   "%lshr_ln29_92 = lshr i64 -1, %zext_ln29_660" [mm_mult.cc:29]   --->   Operation 1973 'lshr' 'lshr_ln29_92' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1974 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_184 = and i64 %shl_ln29_186, %lshr_ln29_92" [mm_mult.cc:29]   --->   Operation 1974 'and' 'and_ln29_184' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1975 [1/1] (1.42ns)   --->   "%icmp_ln29_94 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1975 'icmp' 'icmp_ln29_94' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1976 [1/1] (0.00ns)   --->   "%zext_ln29_661 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1976 'zext' 'zext_ln29_661' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1977 [1/1] (0.00ns)   --->   "%zext_ln29_662 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1977 'zext' 'zext_ln29_662' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_186)   --->   "%select_ln29_373 = select i1 %icmp_ln29_94, i7 %zext_ln29_661, i7 %zext_ln29_662" [mm_mult.cc:29]   --->   Operation 1978 'select' 'select_ln29_373' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_186)   --->   "%select_ln29_374 = select i1 %icmp_ln29_94, i7 %zext_ln29_662, i7 %zext_ln29_661" [mm_mult.cc:29]   --->   Operation 1979 'select' 'select_ln29_374' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_186)   --->   "%xor_ln29_187 = xor i7 %select_ln29_373, 63" [mm_mult.cc:29]   --->   Operation 1980 'xor' 'xor_ln29_187' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_186)   --->   "%zext_ln29_665 = zext i7 %select_ln29_374 to i64" [mm_mult.cc:29]   --->   Operation 1981 'zext' 'zext_ln29_665' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_186)   --->   "%zext_ln29_666 = zext i7 %xor_ln29_187 to i64" [mm_mult.cc:29]   --->   Operation 1982 'zext' 'zext_ln29_666' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_186)   --->   "%shl_ln29_188 = shl i64 -1, %zext_ln29_665" [mm_mult.cc:29]   --->   Operation 1983 'shl' 'shl_ln29_188' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_186)   --->   "%lshr_ln29_93 = lshr i64 -1, %zext_ln29_666" [mm_mult.cc:29]   --->   Operation 1984 'lshr' 'lshr_ln29_93' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1985 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_186 = and i64 %shl_ln29_188, %lshr_ln29_93" [mm_mult.cc:29]   --->   Operation 1985 'and' 'and_ln29_186' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1986 [1/1] (1.42ns)   --->   "%icmp_ln29_95 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1986 'icmp' 'icmp_ln29_95' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1987 [1/1] (0.00ns)   --->   "%zext_ln29_667 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1987 'zext' 'zext_ln29_667' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1988 [1/1] (0.00ns)   --->   "%zext_ln29_668 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1988 'zext' 'zext_ln29_668' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_188)   --->   "%select_ln29_377 = select i1 %icmp_ln29_95, i7 %zext_ln29_667, i7 %zext_ln29_668" [mm_mult.cc:29]   --->   Operation 1989 'select' 'select_ln29_377' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_188)   --->   "%select_ln29_378 = select i1 %icmp_ln29_95, i7 %zext_ln29_668, i7 %zext_ln29_667" [mm_mult.cc:29]   --->   Operation 1990 'select' 'select_ln29_378' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_188)   --->   "%xor_ln29_189 = xor i7 %select_ln29_377, 63" [mm_mult.cc:29]   --->   Operation 1991 'xor' 'xor_ln29_189' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_188)   --->   "%zext_ln29_671 = zext i7 %select_ln29_378 to i64" [mm_mult.cc:29]   --->   Operation 1992 'zext' 'zext_ln29_671' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_188)   --->   "%zext_ln29_672 = zext i7 %xor_ln29_189 to i64" [mm_mult.cc:29]   --->   Operation 1993 'zext' 'zext_ln29_672' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_188)   --->   "%shl_ln29_190 = shl i64 -1, %zext_ln29_671" [mm_mult.cc:29]   --->   Operation 1994 'shl' 'shl_ln29_190' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_188)   --->   "%lshr_ln29_94 = lshr i64 -1, %zext_ln29_672" [mm_mult.cc:29]   --->   Operation 1995 'lshr' 'lshr_ln29_94' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1996 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_188 = and i64 %shl_ln29_190, %lshr_ln29_94" [mm_mult.cc:29]   --->   Operation 1996 'and' 'and_ln29_188' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1997 [1/1] (1.42ns)   --->   "%icmp_ln29_96 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 1997 'icmp' 'icmp_ln29_96' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1998 [1/1] (0.00ns)   --->   "%zext_ln29_673 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 1998 'zext' 'zext_ln29_673' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1999 [1/1] (0.00ns)   --->   "%zext_ln29_674 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 1999 'zext' 'zext_ln29_674' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_190)   --->   "%select_ln29_381 = select i1 %icmp_ln29_96, i7 %zext_ln29_673, i7 %zext_ln29_674" [mm_mult.cc:29]   --->   Operation 2000 'select' 'select_ln29_381' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_190)   --->   "%select_ln29_382 = select i1 %icmp_ln29_96, i7 %zext_ln29_674, i7 %zext_ln29_673" [mm_mult.cc:29]   --->   Operation 2001 'select' 'select_ln29_382' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_190)   --->   "%xor_ln29_191 = xor i7 %select_ln29_381, 63" [mm_mult.cc:29]   --->   Operation 2002 'xor' 'xor_ln29_191' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_190)   --->   "%zext_ln29_677 = zext i7 %select_ln29_382 to i64" [mm_mult.cc:29]   --->   Operation 2003 'zext' 'zext_ln29_677' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_190)   --->   "%zext_ln29_678 = zext i7 %xor_ln29_191 to i64" [mm_mult.cc:29]   --->   Operation 2004 'zext' 'zext_ln29_678' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_190)   --->   "%shl_ln29_192 = shl i64 -1, %zext_ln29_677" [mm_mult.cc:29]   --->   Operation 2005 'shl' 'shl_ln29_192' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_190)   --->   "%lshr_ln29_95 = lshr i64 -1, %zext_ln29_678" [mm_mult.cc:29]   --->   Operation 2006 'lshr' 'lshr_ln29_95' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2007 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_190 = and i64 %shl_ln29_192, %lshr_ln29_95" [mm_mult.cc:29]   --->   Operation 2007 'and' 'and_ln29_190' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2008 [1/1] (1.42ns)   --->   "%icmp_ln29_97 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 2008 'icmp' 'icmp_ln29_97' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2009 [1/1] (0.00ns)   --->   "%zext_ln29_679 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 2009 'zext' 'zext_ln29_679' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 2010 [1/1] (0.00ns)   --->   "%zext_ln29_680 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 2010 'zext' 'zext_ln29_680' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_192)   --->   "%select_ln29_385 = select i1 %icmp_ln29_97, i7 %zext_ln29_679, i7 %zext_ln29_680" [mm_mult.cc:29]   --->   Operation 2011 'select' 'select_ln29_385' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_192)   --->   "%select_ln29_386 = select i1 %icmp_ln29_97, i7 %zext_ln29_680, i7 %zext_ln29_679" [mm_mult.cc:29]   --->   Operation 2012 'select' 'select_ln29_386' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_192)   --->   "%xor_ln29_193 = xor i7 %select_ln29_385, 63" [mm_mult.cc:29]   --->   Operation 2013 'xor' 'xor_ln29_193' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_192)   --->   "%zext_ln29_683 = zext i7 %select_ln29_386 to i64" [mm_mult.cc:29]   --->   Operation 2014 'zext' 'zext_ln29_683' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_192)   --->   "%zext_ln29_684 = zext i7 %xor_ln29_193 to i64" [mm_mult.cc:29]   --->   Operation 2015 'zext' 'zext_ln29_684' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_192)   --->   "%shl_ln29_194 = shl i64 -1, %zext_ln29_683" [mm_mult.cc:29]   --->   Operation 2016 'shl' 'shl_ln29_194' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_192)   --->   "%lshr_ln29_96 = lshr i64 -1, %zext_ln29_684" [mm_mult.cc:29]   --->   Operation 2017 'lshr' 'lshr_ln29_96' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2018 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_192 = and i64 %shl_ln29_194, %lshr_ln29_96" [mm_mult.cc:29]   --->   Operation 2018 'and' 'and_ln29_192' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2019 [1/1] (1.42ns)   --->   "%icmp_ln29_98 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 2019 'icmp' 'icmp_ln29_98' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2020 [1/1] (0.00ns)   --->   "%zext_ln29_685 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 2020 'zext' 'zext_ln29_685' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 2021 [1/1] (0.00ns)   --->   "%zext_ln29_686 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 2021 'zext' 'zext_ln29_686' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_194)   --->   "%select_ln29_389 = select i1 %icmp_ln29_98, i7 %zext_ln29_685, i7 %zext_ln29_686" [mm_mult.cc:29]   --->   Operation 2022 'select' 'select_ln29_389' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_194)   --->   "%select_ln29_390 = select i1 %icmp_ln29_98, i7 %zext_ln29_686, i7 %zext_ln29_685" [mm_mult.cc:29]   --->   Operation 2023 'select' 'select_ln29_390' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_194)   --->   "%xor_ln29_195 = xor i7 %select_ln29_389, 63" [mm_mult.cc:29]   --->   Operation 2024 'xor' 'xor_ln29_195' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_194)   --->   "%zext_ln29_689 = zext i7 %select_ln29_390 to i64" [mm_mult.cc:29]   --->   Operation 2025 'zext' 'zext_ln29_689' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_194)   --->   "%zext_ln29_690 = zext i7 %xor_ln29_195 to i64" [mm_mult.cc:29]   --->   Operation 2026 'zext' 'zext_ln29_690' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_194)   --->   "%shl_ln29_196 = shl i64 -1, %zext_ln29_689" [mm_mult.cc:29]   --->   Operation 2027 'shl' 'shl_ln29_196' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_194)   --->   "%lshr_ln29_97 = lshr i64 -1, %zext_ln29_690" [mm_mult.cc:29]   --->   Operation 2028 'lshr' 'lshr_ln29_97' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2029 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_194 = and i64 %shl_ln29_196, %lshr_ln29_97" [mm_mult.cc:29]   --->   Operation 2029 'and' 'and_ln29_194' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2030 [1/1] (1.42ns)   --->   "%icmp_ln29_99 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 2030 'icmp' 'icmp_ln29_99' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2031 [1/1] (0.00ns)   --->   "%zext_ln29_691 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 2031 'zext' 'zext_ln29_691' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 2032 [1/1] (0.00ns)   --->   "%zext_ln29_692 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 2032 'zext' 'zext_ln29_692' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_196)   --->   "%select_ln29_393 = select i1 %icmp_ln29_99, i7 %zext_ln29_691, i7 %zext_ln29_692" [mm_mult.cc:29]   --->   Operation 2033 'select' 'select_ln29_393' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_196)   --->   "%select_ln29_394 = select i1 %icmp_ln29_99, i7 %zext_ln29_692, i7 %zext_ln29_691" [mm_mult.cc:29]   --->   Operation 2034 'select' 'select_ln29_394' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_196)   --->   "%xor_ln29_197 = xor i7 %select_ln29_393, 63" [mm_mult.cc:29]   --->   Operation 2035 'xor' 'xor_ln29_197' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_196)   --->   "%zext_ln29_695 = zext i7 %select_ln29_394 to i64" [mm_mult.cc:29]   --->   Operation 2036 'zext' 'zext_ln29_695' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_196)   --->   "%zext_ln29_696 = zext i7 %xor_ln29_197 to i64" [mm_mult.cc:29]   --->   Operation 2037 'zext' 'zext_ln29_696' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_196)   --->   "%shl_ln29_198 = shl i64 -1, %zext_ln29_695" [mm_mult.cc:29]   --->   Operation 2038 'shl' 'shl_ln29_198' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_196)   --->   "%lshr_ln29_98 = lshr i64 -1, %zext_ln29_696" [mm_mult.cc:29]   --->   Operation 2039 'lshr' 'lshr_ln29_98' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2040 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_196 = and i64 %shl_ln29_198, %lshr_ln29_98" [mm_mult.cc:29]   --->   Operation 2040 'and' 'and_ln29_196' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2041 [1/1] (1.42ns)   --->   "%icmp_ln29_100 = icmp ugt i6 %shl_ln, %empty_10" [mm_mult.cc:29]   --->   Operation 2041 'icmp' 'icmp_ln29_100' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2042 [1/1] (0.00ns)   --->   "%zext_ln29_697 = zext i6 %shl_ln to i7" [mm_mult.cc:29]   --->   Operation 2042 'zext' 'zext_ln29_697' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 2043 [1/1] (0.00ns)   --->   "%zext_ln29_698 = zext i6 %empty_10 to i7" [mm_mult.cc:29]   --->   Operation 2043 'zext' 'zext_ln29_698' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_198)   --->   "%select_ln29_397 = select i1 %icmp_ln29_100, i7 %zext_ln29_697, i7 %zext_ln29_698" [mm_mult.cc:29]   --->   Operation 2044 'select' 'select_ln29_397' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_198)   --->   "%select_ln29_398 = select i1 %icmp_ln29_100, i7 %zext_ln29_698, i7 %zext_ln29_697" [mm_mult.cc:29]   --->   Operation 2045 'select' 'select_ln29_398' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_198)   --->   "%xor_ln29_199 = xor i7 %select_ln29_397, 63" [mm_mult.cc:29]   --->   Operation 2046 'xor' 'xor_ln29_199' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_198)   --->   "%zext_ln29_701 = zext i7 %select_ln29_398 to i64" [mm_mult.cc:29]   --->   Operation 2047 'zext' 'zext_ln29_701' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_198)   --->   "%zext_ln29_702 = zext i7 %xor_ln29_199 to i64" [mm_mult.cc:29]   --->   Operation 2048 'zext' 'zext_ln29_702' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_198)   --->   "%shl_ln29_200 = shl i64 -1, %zext_ln29_701" [mm_mult.cc:29]   --->   Operation 2049 'shl' 'shl_ln29_200' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_198)   --->   "%lshr_ln29_99 = lshr i64 -1, %zext_ln29_702" [mm_mult.cc:29]   --->   Operation 2050 'lshr' 'lshr_ln29_99' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2051 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln29_198 = and i64 %shl_ln29_200, %lshr_ln29_99" [mm_mult.cc:29]   --->   Operation 2051 'and' 'and_ln29_198' <Predicate = (!icmp_ln26)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 5> <Delay = 7.67>
ST_56 : Operation 2052 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i7 %select_ln29 to i14" [mm_mult.cc:29]   --->   Operation 2052 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 2053 [1/1] (4.17ns)   --->   "%mul_ln29 = mul i14 %zext_ln29_1, 100" [mm_mult.cc:29]   --->   Operation 2053 'mul' 'mul_ln29' <Predicate = (!icmp_ln26)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2054 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i14 %mul_ln29 to i64" [mm_mult.cc:29]   --->   Operation 2054 'sext' 'sext_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 2055 [1/1] (0.00ns)   --->   "%b_buff_addr = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29" [mm_mult.cc:29]   --->   Operation 2055 'getelementptr' 'b_buff_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 2056 [1/1] (0.00ns)   --->   "%or_ln29_3 = or i14 %mul_ln29, 1" [mm_mult.cc:29]   --->   Operation 2056 'or' 'or_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 2057 [1/1] (0.00ns)   --->   "%zext_ln29_101 = zext i14 %or_ln29_3 to i64" [mm_mult.cc:29]   --->   Operation 2057 'zext' 'zext_ln29_101' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 2058 [1/1] (0.00ns)   --->   "%b_buff_addr_1 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln29_101" [mm_mult.cc:29]   --->   Operation 2058 'getelementptr' 'b_buff_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%tmp_52 = call i64 @llvm.part.select.i64(i64 %shl_ln29, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2059 'partselect' 'tmp_52' <Predicate = (!icmp_ln26 & icmp_ln29_1)> <Delay = 0.00>
ST_56 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%select_ln29_4 = select i1 %icmp_ln29_1, i64 %tmp_52, i64 %shl_ln29" [mm_mult.cc:29]   --->   Operation 2060 'select' 'select_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2061 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_1 = and i64 %select_ln29_4, %and_ln29" [mm_mult.cc:29]   --->   Operation 2061 'and' 'and_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2062 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr, i64 %and_ln29_1, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2062 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_56 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%tmp_54 = call i64 @llvm.part.select.i64(i64 %shl_ln29_3, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2063 'partselect' 'tmp_54' <Predicate = (!icmp_ln26 & icmp_ln29_2)> <Delay = 0.00>
ST_56 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%select_ln29_8 = select i1 %icmp_ln29_2, i64 %tmp_54, i64 %shl_ln29_3" [mm_mult.cc:29]   --->   Operation 2064 'select' 'select_ln29_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2065 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_3 = and i64 %select_ln29_8, %and_ln29_2" [mm_mult.cc:29]   --->   Operation 2065 'and' 'and_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2066 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_1, i64 %and_ln29_3, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2066 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_56 : Operation 2067 [1/2] (3.25ns)   --->   "%b_load_2 = load i32* %b_addr_2, align 4" [mm_mult.cc:29]   --->   Operation 2067 'load' 'b_load_2' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_56 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_5)   --->   "%zext_ln29_117 = zext i32 %b_load_2 to i64" [mm_mult.cc:29]   --->   Operation 2068 'zext' 'zext_ln29_117' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_5)   --->   "%xor_ln29_4 = xor i7 %zext_ln29_115, 63" [mm_mult.cc:29]   --->   Operation 2069 'xor' 'xor_ln29_4' <Predicate = (!icmp_ln26 & icmp_ln29_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_5)   --->   "%select_ln29_11 = select i1 %icmp_ln29_3, i7 %xor_ln29_4, i7 %zext_ln29_115" [mm_mult.cc:29]   --->   Operation 2070 'select' 'select_ln29_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_5)   --->   "%zext_ln29_118 = zext i7 %select_ln29_11 to i64" [mm_mult.cc:29]   --->   Operation 2071 'zext' 'zext_ln29_118' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 2072 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_5 = shl i64 %zext_ln29_117, %zext_ln29_118" [mm_mult.cc:29]   --->   Operation 2072 'shl' 'shl_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2073 [1/2] (3.25ns)   --->   "%b_load_3 = load i32* %b_addr_3, align 4" [mm_mult.cc:29]   --->   Operation 2073 'load' 'b_load_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_56 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_7)   --->   "%zext_ln29_123 = zext i32 %b_load_3 to i64" [mm_mult.cc:29]   --->   Operation 2074 'zext' 'zext_ln29_123' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_7)   --->   "%xor_ln29_6 = xor i7 %zext_ln29_121, 63" [mm_mult.cc:29]   --->   Operation 2075 'xor' 'xor_ln29_6' <Predicate = (!icmp_ln26 & icmp_ln29_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_7)   --->   "%select_ln29_15 = select i1 %icmp_ln29_4, i7 %xor_ln29_6, i7 %zext_ln29_121" [mm_mult.cc:29]   --->   Operation 2076 'select' 'select_ln29_15' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_7)   --->   "%zext_ln29_124 = zext i7 %select_ln29_15 to i64" [mm_mult.cc:29]   --->   Operation 2077 'zext' 'zext_ln29_124' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 2078 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_7 = shl i64 %zext_ln29_123, %zext_ln29_124" [mm_mult.cc:29]   --->   Operation 2078 'shl' 'shl_ln29_7' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2079 [1/1] (1.81ns)   --->   "%add_ln29 = add i14 %phi_mul101, 4" [mm_mult.cc:29]   --->   Operation 2079 'add' 'add_ln29' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2080 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i14 %add_ln29 to i64" [mm_mult.cc:29]   --->   Operation 2080 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 2081 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_5" [mm_mult.cc:29]   --->   Operation 2081 'getelementptr' 'b_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 2082 [2/2] (3.25ns)   --->   "%b_load_4 = load i32* %b_addr_4, align 4" [mm_mult.cc:29]   --->   Operation 2082 'load' 'b_load_4' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_56 : Operation 2083 [1/1] (1.81ns)   --->   "%add_ln29_1 = add i14 %phi_mul101, 5" [mm_mult.cc:29]   --->   Operation 2083 'add' 'add_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2084 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i14 %add_ln29_1 to i64" [mm_mult.cc:29]   --->   Operation 2084 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 2085 [1/1] (0.00ns)   --->   "%b_addr_5 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_6" [mm_mult.cc:29]   --->   Operation 2085 'getelementptr' 'b_addr_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 2086 [2/2] (3.25ns)   --->   "%b_load_5 = load i32* %b_addr_5, align 4" [mm_mult.cc:29]   --->   Operation 2086 'load' 'b_load_5' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 57 <SV = 6> <Delay = 7.67>
ST_57 : Operation 2087 [1/1] (0.00ns)   --->   "%or_ln29_4 = or i14 %mul_ln29, 2" [mm_mult.cc:29]   --->   Operation 2087 'or' 'or_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i14 %or_ln29_4 to i64" [mm_mult.cc:29]   --->   Operation 2088 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 2089 [1/1] (0.00ns)   --->   "%b_buff_addr_2 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_1" [mm_mult.cc:29]   --->   Operation 2089 'getelementptr' 'b_buff_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 2090 [1/1] (0.00ns)   --->   "%or_ln29_5 = or i14 %mul_ln29, 3" [mm_mult.cc:29]   --->   Operation 2090 'or' 'or_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 2091 [1/1] (0.00ns)   --->   "%sext_ln29_2 = sext i14 %or_ln29_5 to i64" [mm_mult.cc:29]   --->   Operation 2091 'sext' 'sext_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 2092 [1/1] (0.00ns)   --->   "%b_buff_addr_3 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_2" [mm_mult.cc:29]   --->   Operation 2092 'getelementptr' 'b_buff_addr_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%tmp_55 = call i64 @llvm.part.select.i64(i64 %shl_ln29_5, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2093 'partselect' 'tmp_55' <Predicate = (!icmp_ln26 & icmp_ln29_3)> <Delay = 0.00>
ST_57 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%select_ln29_12 = select i1 %icmp_ln29_3, i64 %tmp_55, i64 %shl_ln29_5" [mm_mult.cc:29]   --->   Operation 2094 'select' 'select_ln29_12' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2095 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_5 = and i64 %select_ln29_12, %and_ln29_4" [mm_mult.cc:29]   --->   Operation 2095 'and' 'and_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2096 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_2, i64 %and_ln29_5, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2096 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_57 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%tmp_56 = call i64 @llvm.part.select.i64(i64 %shl_ln29_7, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2097 'partselect' 'tmp_56' <Predicate = (!icmp_ln26 & icmp_ln29_4)> <Delay = 0.00>
ST_57 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%select_ln29_16 = select i1 %icmp_ln29_4, i64 %tmp_56, i64 %shl_ln29_7" [mm_mult.cc:29]   --->   Operation 2098 'select' 'select_ln29_16' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2099 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_7 = and i64 %select_ln29_16, %and_ln29_6" [mm_mult.cc:29]   --->   Operation 2099 'and' 'and_ln29_7' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2100 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_3, i64 %and_ln29_7, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2100 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_57 : Operation 2101 [1/2] (3.25ns)   --->   "%b_load_4 = load i32* %b_addr_4, align 4" [mm_mult.cc:29]   --->   Operation 2101 'load' 'b_load_4' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_57 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_9)   --->   "%zext_ln29_129 = zext i32 %b_load_4 to i64" [mm_mult.cc:29]   --->   Operation 2102 'zext' 'zext_ln29_129' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_9)   --->   "%xor_ln29_8 = xor i7 %zext_ln29_127, 63" [mm_mult.cc:29]   --->   Operation 2103 'xor' 'xor_ln29_8' <Predicate = (!icmp_ln26 & icmp_ln29_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_9)   --->   "%select_ln29_19 = select i1 %icmp_ln29_5, i7 %xor_ln29_8, i7 %zext_ln29_127" [mm_mult.cc:29]   --->   Operation 2104 'select' 'select_ln29_19' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_9)   --->   "%zext_ln29_130 = zext i7 %select_ln29_19 to i64" [mm_mult.cc:29]   --->   Operation 2105 'zext' 'zext_ln29_130' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 2106 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_9 = shl i64 %zext_ln29_129, %zext_ln29_130" [mm_mult.cc:29]   --->   Operation 2106 'shl' 'shl_ln29_9' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2107 [1/2] (3.25ns)   --->   "%b_load_5 = load i32* %b_addr_5, align 4" [mm_mult.cc:29]   --->   Operation 2107 'load' 'b_load_5' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_57 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_11)   --->   "%zext_ln29_135 = zext i32 %b_load_5 to i64" [mm_mult.cc:29]   --->   Operation 2108 'zext' 'zext_ln29_135' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_11)   --->   "%xor_ln29_10 = xor i7 %zext_ln29_133, 63" [mm_mult.cc:29]   --->   Operation 2109 'xor' 'xor_ln29_10' <Predicate = (!icmp_ln26 & icmp_ln29_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_11)   --->   "%select_ln29_23 = select i1 %icmp_ln29_6, i7 %xor_ln29_10, i7 %zext_ln29_133" [mm_mult.cc:29]   --->   Operation 2110 'select' 'select_ln29_23' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_11)   --->   "%zext_ln29_136 = zext i7 %select_ln29_23 to i64" [mm_mult.cc:29]   --->   Operation 2111 'zext' 'zext_ln29_136' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 2112 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_11 = shl i64 %zext_ln29_135, %zext_ln29_136" [mm_mult.cc:29]   --->   Operation 2112 'shl' 'shl_ln29_11' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2113 [1/1] (1.81ns)   --->   "%add_ln29_2 = add i14 %phi_mul101, 6" [mm_mult.cc:29]   --->   Operation 2113 'add' 'add_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2114 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i14 %add_ln29_2 to i64" [mm_mult.cc:29]   --->   Operation 2114 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 2115 [1/1] (0.00ns)   --->   "%b_addr_6 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_7" [mm_mult.cc:29]   --->   Operation 2115 'getelementptr' 'b_addr_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 2116 [2/2] (3.25ns)   --->   "%b_load_6 = load i32* %b_addr_6, align 4" [mm_mult.cc:29]   --->   Operation 2116 'load' 'b_load_6' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_57 : Operation 2117 [1/1] (1.81ns)   --->   "%add_ln29_3 = add i14 %phi_mul101, 7" [mm_mult.cc:29]   --->   Operation 2117 'add' 'add_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2118 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i14 %add_ln29_3 to i64" [mm_mult.cc:29]   --->   Operation 2118 'zext' 'zext_ln29_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 2119 [1/1] (0.00ns)   --->   "%b_addr_7 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_8" [mm_mult.cc:29]   --->   Operation 2119 'getelementptr' 'b_addr_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 2120 [2/2] (3.25ns)   --->   "%b_load_7 = load i32* %b_addr_7, align 4" [mm_mult.cc:29]   --->   Operation 2120 'load' 'b_load_7' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 58 <SV = 7> <Delay = 7.67>
ST_58 : Operation 2121 [1/1] (1.81ns)   --->   "%add_ln29_97 = add i14 %mul_ln29, 4" [mm_mult.cc:29]   --->   Operation 2121 'add' 'add_ln29_97' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2122 [1/1] (0.00ns)   --->   "%sext_ln29_3 = sext i14 %add_ln29_97 to i64" [mm_mult.cc:29]   --->   Operation 2122 'sext' 'sext_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 2123 [1/1] (0.00ns)   --->   "%b_buff_addr_4 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_3" [mm_mult.cc:29]   --->   Operation 2123 'getelementptr' 'b_buff_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 2124 [1/1] (1.81ns)   --->   "%add_ln29_98 = add i14 %mul_ln29, 5" [mm_mult.cc:29]   --->   Operation 2124 'add' 'add_ln29_98' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2125 [1/1] (0.00ns)   --->   "%sext_ln29_4 = sext i14 %add_ln29_98 to i64" [mm_mult.cc:29]   --->   Operation 2125 'sext' 'sext_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 2126 [1/1] (0.00ns)   --->   "%b_buff_addr_5 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_4" [mm_mult.cc:29]   --->   Operation 2126 'getelementptr' 'b_buff_addr_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%tmp_57 = call i64 @llvm.part.select.i64(i64 %shl_ln29_9, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2127 'partselect' 'tmp_57' <Predicate = (!icmp_ln26 & icmp_ln29_5)> <Delay = 0.00>
ST_58 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%select_ln29_20 = select i1 %icmp_ln29_5, i64 %tmp_57, i64 %shl_ln29_9" [mm_mult.cc:29]   --->   Operation 2128 'select' 'select_ln29_20' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2129 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_9 = and i64 %select_ln29_20, %and_ln29_8" [mm_mult.cc:29]   --->   Operation 2129 'and' 'and_ln29_9' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2130 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_4, i64 %and_ln29_9, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2130 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_58 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%tmp_58 = call i64 @llvm.part.select.i64(i64 %shl_ln29_11, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2131 'partselect' 'tmp_58' <Predicate = (!icmp_ln26 & icmp_ln29_6)> <Delay = 0.00>
ST_58 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%select_ln29_24 = select i1 %icmp_ln29_6, i64 %tmp_58, i64 %shl_ln29_11" [mm_mult.cc:29]   --->   Operation 2132 'select' 'select_ln29_24' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2133 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_11 = and i64 %select_ln29_24, %and_ln29_10" [mm_mult.cc:29]   --->   Operation 2133 'and' 'and_ln29_11' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2134 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_5, i64 %and_ln29_11, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2134 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_58 : Operation 2135 [1/2] (3.25ns)   --->   "%b_load_6 = load i32* %b_addr_6, align 4" [mm_mult.cc:29]   --->   Operation 2135 'load' 'b_load_6' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_58 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_13)   --->   "%zext_ln29_141 = zext i32 %b_load_6 to i64" [mm_mult.cc:29]   --->   Operation 2136 'zext' 'zext_ln29_141' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_13)   --->   "%xor_ln29_12 = xor i7 %zext_ln29_139, 63" [mm_mult.cc:29]   --->   Operation 2137 'xor' 'xor_ln29_12' <Predicate = (!icmp_ln26 & icmp_ln29_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_13)   --->   "%select_ln29_27 = select i1 %icmp_ln29_7, i7 %xor_ln29_12, i7 %zext_ln29_139" [mm_mult.cc:29]   --->   Operation 2138 'select' 'select_ln29_27' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_13)   --->   "%zext_ln29_142 = zext i7 %select_ln29_27 to i64" [mm_mult.cc:29]   --->   Operation 2139 'zext' 'zext_ln29_142' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 2140 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_13 = shl i64 %zext_ln29_141, %zext_ln29_142" [mm_mult.cc:29]   --->   Operation 2140 'shl' 'shl_ln29_13' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2141 [1/2] (3.25ns)   --->   "%b_load_7 = load i32* %b_addr_7, align 4" [mm_mult.cc:29]   --->   Operation 2141 'load' 'b_load_7' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_58 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_15)   --->   "%zext_ln29_147 = zext i32 %b_load_7 to i64" [mm_mult.cc:29]   --->   Operation 2142 'zext' 'zext_ln29_147' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_15)   --->   "%xor_ln29_14 = xor i7 %zext_ln29_145, 63" [mm_mult.cc:29]   --->   Operation 2143 'xor' 'xor_ln29_14' <Predicate = (!icmp_ln26 & icmp_ln29_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_15)   --->   "%select_ln29_31 = select i1 %icmp_ln29_8, i7 %xor_ln29_14, i7 %zext_ln29_145" [mm_mult.cc:29]   --->   Operation 2144 'select' 'select_ln29_31' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_15)   --->   "%zext_ln29_148 = zext i7 %select_ln29_31 to i64" [mm_mult.cc:29]   --->   Operation 2145 'zext' 'zext_ln29_148' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 2146 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_15 = shl i64 %zext_ln29_147, %zext_ln29_148" [mm_mult.cc:29]   --->   Operation 2146 'shl' 'shl_ln29_15' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2147 [1/1] (1.81ns)   --->   "%add_ln29_4 = add i14 %phi_mul101, 8" [mm_mult.cc:29]   --->   Operation 2147 'add' 'add_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2148 [1/1] (0.00ns)   --->   "%zext_ln29_9 = zext i14 %add_ln29_4 to i64" [mm_mult.cc:29]   --->   Operation 2148 'zext' 'zext_ln29_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 2149 [1/1] (0.00ns)   --->   "%b_addr_8 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_9" [mm_mult.cc:29]   --->   Operation 2149 'getelementptr' 'b_addr_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 2150 [2/2] (3.25ns)   --->   "%b_load_8 = load i32* %b_addr_8, align 4" [mm_mult.cc:29]   --->   Operation 2150 'load' 'b_load_8' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_58 : Operation 2151 [1/1] (1.81ns)   --->   "%add_ln29_5 = add i14 %phi_mul101, 9" [mm_mult.cc:29]   --->   Operation 2151 'add' 'add_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2152 [1/1] (0.00ns)   --->   "%zext_ln29_10 = zext i14 %add_ln29_5 to i64" [mm_mult.cc:29]   --->   Operation 2152 'zext' 'zext_ln29_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 2153 [1/1] (0.00ns)   --->   "%b_addr_9 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_10" [mm_mult.cc:29]   --->   Operation 2153 'getelementptr' 'b_addr_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 2154 [2/2] (3.25ns)   --->   "%b_load_9 = load i32* %b_addr_9, align 4" [mm_mult.cc:29]   --->   Operation 2154 'load' 'b_load_9' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 59 <SV = 8> <Delay = 7.67>
ST_59 : Operation 2155 [1/1] (1.81ns)   --->   "%add_ln29_99 = add i14 %mul_ln29, 6" [mm_mult.cc:29]   --->   Operation 2155 'add' 'add_ln29_99' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2156 [1/1] (0.00ns)   --->   "%sext_ln29_5 = sext i14 %add_ln29_99 to i64" [mm_mult.cc:29]   --->   Operation 2156 'sext' 'sext_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 2157 [1/1] (0.00ns)   --->   "%b_buff_addr_6 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_5" [mm_mult.cc:29]   --->   Operation 2157 'getelementptr' 'b_buff_addr_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 2158 [1/1] (1.81ns)   --->   "%add_ln29_100 = add i14 %mul_ln29, 7" [mm_mult.cc:29]   --->   Operation 2158 'add' 'add_ln29_100' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2159 [1/1] (0.00ns)   --->   "%sext_ln29_6 = sext i14 %add_ln29_100 to i64" [mm_mult.cc:29]   --->   Operation 2159 'sext' 'sext_ln29_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 2160 [1/1] (0.00ns)   --->   "%b_buff_addr_7 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_6" [mm_mult.cc:29]   --->   Operation 2160 'getelementptr' 'b_buff_addr_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%tmp_59 = call i64 @llvm.part.select.i64(i64 %shl_ln29_13, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2161 'partselect' 'tmp_59' <Predicate = (!icmp_ln26 & icmp_ln29_7)> <Delay = 0.00>
ST_59 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%select_ln29_28 = select i1 %icmp_ln29_7, i64 %tmp_59, i64 %shl_ln29_13" [mm_mult.cc:29]   --->   Operation 2162 'select' 'select_ln29_28' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2163 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_13 = and i64 %select_ln29_28, %and_ln29_12" [mm_mult.cc:29]   --->   Operation 2163 'and' 'and_ln29_13' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2164 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_6, i64 %and_ln29_13, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2164 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_59 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_15)   --->   "%tmp_60 = call i64 @llvm.part.select.i64(i64 %shl_ln29_15, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2165 'partselect' 'tmp_60' <Predicate = (!icmp_ln26 & icmp_ln29_8)> <Delay = 0.00>
ST_59 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_15)   --->   "%select_ln29_32 = select i1 %icmp_ln29_8, i64 %tmp_60, i64 %shl_ln29_15" [mm_mult.cc:29]   --->   Operation 2166 'select' 'select_ln29_32' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2167 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_15 = and i64 %select_ln29_32, %and_ln29_14" [mm_mult.cc:29]   --->   Operation 2167 'and' 'and_ln29_15' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2168 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_7, i64 %and_ln29_15, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2168 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_59 : Operation 2169 [1/2] (3.25ns)   --->   "%b_load_8 = load i32* %b_addr_8, align 4" [mm_mult.cc:29]   --->   Operation 2169 'load' 'b_load_8' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_59 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_17)   --->   "%zext_ln29_153 = zext i32 %b_load_8 to i64" [mm_mult.cc:29]   --->   Operation 2170 'zext' 'zext_ln29_153' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_17)   --->   "%xor_ln29_16 = xor i7 %zext_ln29_151, 63" [mm_mult.cc:29]   --->   Operation 2171 'xor' 'xor_ln29_16' <Predicate = (!icmp_ln26 & icmp_ln29_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_17)   --->   "%select_ln29_35 = select i1 %icmp_ln29_9, i7 %xor_ln29_16, i7 %zext_ln29_151" [mm_mult.cc:29]   --->   Operation 2172 'select' 'select_ln29_35' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_17)   --->   "%zext_ln29_154 = zext i7 %select_ln29_35 to i64" [mm_mult.cc:29]   --->   Operation 2173 'zext' 'zext_ln29_154' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 2174 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_17 = shl i64 %zext_ln29_153, %zext_ln29_154" [mm_mult.cc:29]   --->   Operation 2174 'shl' 'shl_ln29_17' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2175 [1/2] (3.25ns)   --->   "%b_load_9 = load i32* %b_addr_9, align 4" [mm_mult.cc:29]   --->   Operation 2175 'load' 'b_load_9' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_59 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_19)   --->   "%zext_ln29_159 = zext i32 %b_load_9 to i64" [mm_mult.cc:29]   --->   Operation 2176 'zext' 'zext_ln29_159' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_19)   --->   "%xor_ln29_18 = xor i7 %zext_ln29_157, 63" [mm_mult.cc:29]   --->   Operation 2177 'xor' 'xor_ln29_18' <Predicate = (!icmp_ln26 & icmp_ln29_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_19)   --->   "%select_ln29_39 = select i1 %icmp_ln29_10, i7 %xor_ln29_18, i7 %zext_ln29_157" [mm_mult.cc:29]   --->   Operation 2178 'select' 'select_ln29_39' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_19)   --->   "%zext_ln29_160 = zext i7 %select_ln29_39 to i64" [mm_mult.cc:29]   --->   Operation 2179 'zext' 'zext_ln29_160' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 2180 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_19 = shl i64 %zext_ln29_159, %zext_ln29_160" [mm_mult.cc:29]   --->   Operation 2180 'shl' 'shl_ln29_19' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2181 [1/1] (1.81ns)   --->   "%add_ln29_6 = add i14 %phi_mul101, 10" [mm_mult.cc:29]   --->   Operation 2181 'add' 'add_ln29_6' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2182 [1/1] (0.00ns)   --->   "%zext_ln29_11 = zext i14 %add_ln29_6 to i64" [mm_mult.cc:29]   --->   Operation 2182 'zext' 'zext_ln29_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 2183 [1/1] (0.00ns)   --->   "%b_addr_10 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_11" [mm_mult.cc:29]   --->   Operation 2183 'getelementptr' 'b_addr_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 2184 [2/2] (3.25ns)   --->   "%b_load_10 = load i32* %b_addr_10, align 4" [mm_mult.cc:29]   --->   Operation 2184 'load' 'b_load_10' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_59 : Operation 2185 [1/1] (1.81ns)   --->   "%add_ln29_7 = add i14 %phi_mul101, 11" [mm_mult.cc:29]   --->   Operation 2185 'add' 'add_ln29_7' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2186 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i14 %add_ln29_7 to i64" [mm_mult.cc:29]   --->   Operation 2186 'zext' 'zext_ln29_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 2187 [1/1] (0.00ns)   --->   "%b_addr_11 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_12" [mm_mult.cc:29]   --->   Operation 2187 'getelementptr' 'b_addr_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 2188 [2/2] (3.25ns)   --->   "%b_load_11 = load i32* %b_addr_11, align 4" [mm_mult.cc:29]   --->   Operation 2188 'load' 'b_load_11' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 60 <SV = 9> <Delay = 7.67>
ST_60 : Operation 2189 [1/1] (1.81ns)   --->   "%add_ln29_101 = add i14 %mul_ln29, 8" [mm_mult.cc:29]   --->   Operation 2189 'add' 'add_ln29_101' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2190 [1/1] (0.00ns)   --->   "%sext_ln29_7 = sext i14 %add_ln29_101 to i64" [mm_mult.cc:29]   --->   Operation 2190 'sext' 'sext_ln29_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 2191 [1/1] (0.00ns)   --->   "%b_buff_addr_8 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_7" [mm_mult.cc:29]   --->   Operation 2191 'getelementptr' 'b_buff_addr_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 2192 [1/1] (1.81ns)   --->   "%add_ln29_102 = add i14 %mul_ln29, 9" [mm_mult.cc:29]   --->   Operation 2192 'add' 'add_ln29_102' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2193 [1/1] (0.00ns)   --->   "%sext_ln29_8 = sext i14 %add_ln29_102 to i64" [mm_mult.cc:29]   --->   Operation 2193 'sext' 'sext_ln29_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 2194 [1/1] (0.00ns)   --->   "%b_buff_addr_9 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_8" [mm_mult.cc:29]   --->   Operation 2194 'getelementptr' 'b_buff_addr_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_17)   --->   "%tmp_61 = call i64 @llvm.part.select.i64(i64 %shl_ln29_17, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2195 'partselect' 'tmp_61' <Predicate = (!icmp_ln26 & icmp_ln29_9)> <Delay = 0.00>
ST_60 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_17)   --->   "%select_ln29_36 = select i1 %icmp_ln29_9, i64 %tmp_61, i64 %shl_ln29_17" [mm_mult.cc:29]   --->   Operation 2196 'select' 'select_ln29_36' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 2197 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_17 = and i64 %select_ln29_36, %and_ln29_16" [mm_mult.cc:29]   --->   Operation 2197 'and' 'and_ln29_17' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2198 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_8, i64 %and_ln29_17, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2198 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_60 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_19)   --->   "%tmp_62 = call i64 @llvm.part.select.i64(i64 %shl_ln29_19, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2199 'partselect' 'tmp_62' <Predicate = (!icmp_ln26 & icmp_ln29_10)> <Delay = 0.00>
ST_60 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_19)   --->   "%select_ln29_40 = select i1 %icmp_ln29_10, i64 %tmp_62, i64 %shl_ln29_19" [mm_mult.cc:29]   --->   Operation 2200 'select' 'select_ln29_40' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 2201 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_19 = and i64 %select_ln29_40, %and_ln29_18" [mm_mult.cc:29]   --->   Operation 2201 'and' 'and_ln29_19' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2202 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_9, i64 %and_ln29_19, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2202 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_60 : Operation 2203 [1/2] (3.25ns)   --->   "%b_load_10 = load i32* %b_addr_10, align 4" [mm_mult.cc:29]   --->   Operation 2203 'load' 'b_load_10' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_60 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_21)   --->   "%zext_ln29_165 = zext i32 %b_load_10 to i64" [mm_mult.cc:29]   --->   Operation 2204 'zext' 'zext_ln29_165' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_21)   --->   "%xor_ln29_20 = xor i7 %zext_ln29_163, 63" [mm_mult.cc:29]   --->   Operation 2205 'xor' 'xor_ln29_20' <Predicate = (!icmp_ln26 & icmp_ln29_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_21)   --->   "%select_ln29_43 = select i1 %icmp_ln29_11, i7 %xor_ln29_20, i7 %zext_ln29_163" [mm_mult.cc:29]   --->   Operation 2206 'select' 'select_ln29_43' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_21)   --->   "%zext_ln29_166 = zext i7 %select_ln29_43 to i64" [mm_mult.cc:29]   --->   Operation 2207 'zext' 'zext_ln29_166' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 2208 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_21 = shl i64 %zext_ln29_165, %zext_ln29_166" [mm_mult.cc:29]   --->   Operation 2208 'shl' 'shl_ln29_21' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2209 [1/2] (3.25ns)   --->   "%b_load_11 = load i32* %b_addr_11, align 4" [mm_mult.cc:29]   --->   Operation 2209 'load' 'b_load_11' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_60 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_23)   --->   "%zext_ln29_171 = zext i32 %b_load_11 to i64" [mm_mult.cc:29]   --->   Operation 2210 'zext' 'zext_ln29_171' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_23)   --->   "%xor_ln29_22 = xor i7 %zext_ln29_169, 63" [mm_mult.cc:29]   --->   Operation 2211 'xor' 'xor_ln29_22' <Predicate = (!icmp_ln26 & icmp_ln29_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_23)   --->   "%select_ln29_47 = select i1 %icmp_ln29_12, i7 %xor_ln29_22, i7 %zext_ln29_169" [mm_mult.cc:29]   --->   Operation 2212 'select' 'select_ln29_47' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_23)   --->   "%zext_ln29_172 = zext i7 %select_ln29_47 to i64" [mm_mult.cc:29]   --->   Operation 2213 'zext' 'zext_ln29_172' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 2214 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_23 = shl i64 %zext_ln29_171, %zext_ln29_172" [mm_mult.cc:29]   --->   Operation 2214 'shl' 'shl_ln29_23' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2215 [1/1] (1.81ns)   --->   "%add_ln29_8 = add i14 %phi_mul101, 12" [mm_mult.cc:29]   --->   Operation 2215 'add' 'add_ln29_8' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2216 [1/1] (0.00ns)   --->   "%zext_ln29_13 = zext i14 %add_ln29_8 to i64" [mm_mult.cc:29]   --->   Operation 2216 'zext' 'zext_ln29_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 2217 [1/1] (0.00ns)   --->   "%b_addr_12 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_13" [mm_mult.cc:29]   --->   Operation 2217 'getelementptr' 'b_addr_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 2218 [2/2] (3.25ns)   --->   "%b_load_12 = load i32* %b_addr_12, align 4" [mm_mult.cc:29]   --->   Operation 2218 'load' 'b_load_12' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_60 : Operation 2219 [1/1] (1.81ns)   --->   "%add_ln29_9 = add i14 %phi_mul101, 13" [mm_mult.cc:29]   --->   Operation 2219 'add' 'add_ln29_9' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2220 [1/1] (0.00ns)   --->   "%zext_ln29_14 = zext i14 %add_ln29_9 to i64" [mm_mult.cc:29]   --->   Operation 2220 'zext' 'zext_ln29_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 2221 [1/1] (0.00ns)   --->   "%b_addr_13 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_14" [mm_mult.cc:29]   --->   Operation 2221 'getelementptr' 'b_addr_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 2222 [2/2] (3.25ns)   --->   "%b_load_13 = load i32* %b_addr_13, align 4" [mm_mult.cc:29]   --->   Operation 2222 'load' 'b_load_13' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 61 <SV = 10> <Delay = 7.67>
ST_61 : Operation 2223 [1/1] (1.81ns)   --->   "%add_ln29_103 = add i14 %mul_ln29, 10" [mm_mult.cc:29]   --->   Operation 2223 'add' 'add_ln29_103' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2224 [1/1] (0.00ns)   --->   "%sext_ln29_9 = sext i14 %add_ln29_103 to i64" [mm_mult.cc:29]   --->   Operation 2224 'sext' 'sext_ln29_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 2225 [1/1] (0.00ns)   --->   "%b_buff_addr_10 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_9" [mm_mult.cc:29]   --->   Operation 2225 'getelementptr' 'b_buff_addr_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 2226 [1/1] (1.81ns)   --->   "%add_ln29_104 = add i14 %mul_ln29, 11" [mm_mult.cc:29]   --->   Operation 2226 'add' 'add_ln29_104' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2227 [1/1] (0.00ns)   --->   "%sext_ln29_10 = sext i14 %add_ln29_104 to i64" [mm_mult.cc:29]   --->   Operation 2227 'sext' 'sext_ln29_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 2228 [1/1] (0.00ns)   --->   "%b_buff_addr_11 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_10" [mm_mult.cc:29]   --->   Operation 2228 'getelementptr' 'b_buff_addr_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_21)   --->   "%tmp_63 = call i64 @llvm.part.select.i64(i64 %shl_ln29_21, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2229 'partselect' 'tmp_63' <Predicate = (!icmp_ln26 & icmp_ln29_11)> <Delay = 0.00>
ST_61 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_21)   --->   "%select_ln29_44 = select i1 %icmp_ln29_11, i64 %tmp_63, i64 %shl_ln29_21" [mm_mult.cc:29]   --->   Operation 2230 'select' 'select_ln29_44' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 2231 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_21 = and i64 %select_ln29_44, %and_ln29_20" [mm_mult.cc:29]   --->   Operation 2231 'and' 'and_ln29_21' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2232 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_10, i64 %and_ln29_21, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2232 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_61 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%tmp_64 = call i64 @llvm.part.select.i64(i64 %shl_ln29_23, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2233 'partselect' 'tmp_64' <Predicate = (!icmp_ln26 & icmp_ln29_12)> <Delay = 0.00>
ST_61 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%select_ln29_48 = select i1 %icmp_ln29_12, i64 %tmp_64, i64 %shl_ln29_23" [mm_mult.cc:29]   --->   Operation 2234 'select' 'select_ln29_48' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 2235 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_23 = and i64 %select_ln29_48, %and_ln29_22" [mm_mult.cc:29]   --->   Operation 2235 'and' 'and_ln29_23' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2236 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_11, i64 %and_ln29_23, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2236 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_61 : Operation 2237 [1/2] (3.25ns)   --->   "%b_load_12 = load i32* %b_addr_12, align 4" [mm_mult.cc:29]   --->   Operation 2237 'load' 'b_load_12' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_61 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_25)   --->   "%zext_ln29_177 = zext i32 %b_load_12 to i64" [mm_mult.cc:29]   --->   Operation 2238 'zext' 'zext_ln29_177' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_25)   --->   "%xor_ln29_24 = xor i7 %zext_ln29_175, 63" [mm_mult.cc:29]   --->   Operation 2239 'xor' 'xor_ln29_24' <Predicate = (!icmp_ln26 & icmp_ln29_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_25)   --->   "%select_ln29_51 = select i1 %icmp_ln29_13, i7 %xor_ln29_24, i7 %zext_ln29_175" [mm_mult.cc:29]   --->   Operation 2240 'select' 'select_ln29_51' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_25)   --->   "%zext_ln29_178 = zext i7 %select_ln29_51 to i64" [mm_mult.cc:29]   --->   Operation 2241 'zext' 'zext_ln29_178' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 2242 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_25 = shl i64 %zext_ln29_177, %zext_ln29_178" [mm_mult.cc:29]   --->   Operation 2242 'shl' 'shl_ln29_25' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2243 [1/2] (3.25ns)   --->   "%b_load_13 = load i32* %b_addr_13, align 4" [mm_mult.cc:29]   --->   Operation 2243 'load' 'b_load_13' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_61 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_27)   --->   "%zext_ln29_183 = zext i32 %b_load_13 to i64" [mm_mult.cc:29]   --->   Operation 2244 'zext' 'zext_ln29_183' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_27)   --->   "%xor_ln29_26 = xor i7 %zext_ln29_181, 63" [mm_mult.cc:29]   --->   Operation 2245 'xor' 'xor_ln29_26' <Predicate = (!icmp_ln26 & icmp_ln29_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_27)   --->   "%select_ln29_55 = select i1 %icmp_ln29_14, i7 %xor_ln29_26, i7 %zext_ln29_181" [mm_mult.cc:29]   --->   Operation 2246 'select' 'select_ln29_55' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_27)   --->   "%zext_ln29_184 = zext i7 %select_ln29_55 to i64" [mm_mult.cc:29]   --->   Operation 2247 'zext' 'zext_ln29_184' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 2248 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_27 = shl i64 %zext_ln29_183, %zext_ln29_184" [mm_mult.cc:29]   --->   Operation 2248 'shl' 'shl_ln29_27' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2249 [1/1] (1.81ns)   --->   "%add_ln29_10 = add i14 %phi_mul101, 14" [mm_mult.cc:29]   --->   Operation 2249 'add' 'add_ln29_10' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2250 [1/1] (0.00ns)   --->   "%zext_ln29_15 = zext i14 %add_ln29_10 to i64" [mm_mult.cc:29]   --->   Operation 2250 'zext' 'zext_ln29_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 2251 [1/1] (0.00ns)   --->   "%b_addr_14 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_15" [mm_mult.cc:29]   --->   Operation 2251 'getelementptr' 'b_addr_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 2252 [2/2] (3.25ns)   --->   "%b_load_14 = load i32* %b_addr_14, align 4" [mm_mult.cc:29]   --->   Operation 2252 'load' 'b_load_14' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_61 : Operation 2253 [1/1] (1.81ns)   --->   "%add_ln29_11 = add i14 %phi_mul101, 15" [mm_mult.cc:29]   --->   Operation 2253 'add' 'add_ln29_11' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2254 [1/1] (0.00ns)   --->   "%zext_ln29_16 = zext i14 %add_ln29_11 to i64" [mm_mult.cc:29]   --->   Operation 2254 'zext' 'zext_ln29_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 2255 [1/1] (0.00ns)   --->   "%b_addr_15 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_16" [mm_mult.cc:29]   --->   Operation 2255 'getelementptr' 'b_addr_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 2256 [2/2] (3.25ns)   --->   "%b_load_15 = load i32* %b_addr_15, align 4" [mm_mult.cc:29]   --->   Operation 2256 'load' 'b_load_15' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 62 <SV = 11> <Delay = 7.67>
ST_62 : Operation 2257 [1/1] (1.81ns)   --->   "%add_ln29_105 = add i14 %mul_ln29, 12" [mm_mult.cc:29]   --->   Operation 2257 'add' 'add_ln29_105' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2258 [1/1] (0.00ns)   --->   "%sext_ln29_11 = sext i14 %add_ln29_105 to i64" [mm_mult.cc:29]   --->   Operation 2258 'sext' 'sext_ln29_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 2259 [1/1] (0.00ns)   --->   "%b_buff_addr_12 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_11" [mm_mult.cc:29]   --->   Operation 2259 'getelementptr' 'b_buff_addr_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 2260 [1/1] (1.81ns)   --->   "%add_ln29_106 = add i14 %mul_ln29, 13" [mm_mult.cc:29]   --->   Operation 2260 'add' 'add_ln29_106' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2261 [1/1] (0.00ns)   --->   "%sext_ln29_12 = sext i14 %add_ln29_106 to i64" [mm_mult.cc:29]   --->   Operation 2261 'sext' 'sext_ln29_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 2262 [1/1] (0.00ns)   --->   "%b_buff_addr_13 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_12" [mm_mult.cc:29]   --->   Operation 2262 'getelementptr' 'b_buff_addr_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%tmp_65 = call i64 @llvm.part.select.i64(i64 %shl_ln29_25, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2263 'partselect' 'tmp_65' <Predicate = (!icmp_ln26 & icmp_ln29_13)> <Delay = 0.00>
ST_62 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%select_ln29_52 = select i1 %icmp_ln29_13, i64 %tmp_65, i64 %shl_ln29_25" [mm_mult.cc:29]   --->   Operation 2264 'select' 'select_ln29_52' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 2265 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_25 = and i64 %select_ln29_52, %and_ln29_24" [mm_mult.cc:29]   --->   Operation 2265 'and' 'and_ln29_25' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2266 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_12, i64 %and_ln29_25, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2266 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_62 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%tmp_66 = call i64 @llvm.part.select.i64(i64 %shl_ln29_27, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2267 'partselect' 'tmp_66' <Predicate = (!icmp_ln26 & icmp_ln29_14)> <Delay = 0.00>
ST_62 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%select_ln29_56 = select i1 %icmp_ln29_14, i64 %tmp_66, i64 %shl_ln29_27" [mm_mult.cc:29]   --->   Operation 2268 'select' 'select_ln29_56' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 2269 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_27 = and i64 %select_ln29_56, %and_ln29_26" [mm_mult.cc:29]   --->   Operation 2269 'and' 'and_ln29_27' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2270 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_13, i64 %and_ln29_27, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2270 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_62 : Operation 2271 [1/2] (3.25ns)   --->   "%b_load_14 = load i32* %b_addr_14, align 4" [mm_mult.cc:29]   --->   Operation 2271 'load' 'b_load_14' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_62 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_29)   --->   "%zext_ln29_189 = zext i32 %b_load_14 to i64" [mm_mult.cc:29]   --->   Operation 2272 'zext' 'zext_ln29_189' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_29)   --->   "%xor_ln29_28 = xor i7 %zext_ln29_187, 63" [mm_mult.cc:29]   --->   Operation 2273 'xor' 'xor_ln29_28' <Predicate = (!icmp_ln26 & icmp_ln29_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_29)   --->   "%select_ln29_59 = select i1 %icmp_ln29_15, i7 %xor_ln29_28, i7 %zext_ln29_187" [mm_mult.cc:29]   --->   Operation 2274 'select' 'select_ln29_59' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_29)   --->   "%zext_ln29_190 = zext i7 %select_ln29_59 to i64" [mm_mult.cc:29]   --->   Operation 2275 'zext' 'zext_ln29_190' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 2276 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_29 = shl i64 %zext_ln29_189, %zext_ln29_190" [mm_mult.cc:29]   --->   Operation 2276 'shl' 'shl_ln29_29' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2277 [1/2] (3.25ns)   --->   "%b_load_15 = load i32* %b_addr_15, align 4" [mm_mult.cc:29]   --->   Operation 2277 'load' 'b_load_15' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_62 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_31)   --->   "%zext_ln29_195 = zext i32 %b_load_15 to i64" [mm_mult.cc:29]   --->   Operation 2278 'zext' 'zext_ln29_195' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_31)   --->   "%xor_ln29_30 = xor i7 %zext_ln29_193, 63" [mm_mult.cc:29]   --->   Operation 2279 'xor' 'xor_ln29_30' <Predicate = (!icmp_ln26 & icmp_ln29_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_31)   --->   "%select_ln29_63 = select i1 %icmp_ln29_16, i7 %xor_ln29_30, i7 %zext_ln29_193" [mm_mult.cc:29]   --->   Operation 2280 'select' 'select_ln29_63' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_31)   --->   "%zext_ln29_196 = zext i7 %select_ln29_63 to i64" [mm_mult.cc:29]   --->   Operation 2281 'zext' 'zext_ln29_196' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 2282 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_31 = shl i64 %zext_ln29_195, %zext_ln29_196" [mm_mult.cc:29]   --->   Operation 2282 'shl' 'shl_ln29_31' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2283 [1/1] (1.81ns)   --->   "%add_ln29_12 = add i14 %phi_mul101, 16" [mm_mult.cc:29]   --->   Operation 2283 'add' 'add_ln29_12' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2284 [1/1] (0.00ns)   --->   "%zext_ln29_17 = zext i14 %add_ln29_12 to i64" [mm_mult.cc:29]   --->   Operation 2284 'zext' 'zext_ln29_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 2285 [1/1] (0.00ns)   --->   "%b_addr_16 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_17" [mm_mult.cc:29]   --->   Operation 2285 'getelementptr' 'b_addr_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 2286 [2/2] (3.25ns)   --->   "%b_load_16 = load i32* %b_addr_16, align 4" [mm_mult.cc:29]   --->   Operation 2286 'load' 'b_load_16' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_62 : Operation 2287 [1/1] (1.81ns)   --->   "%add_ln29_13 = add i14 %phi_mul101, 17" [mm_mult.cc:29]   --->   Operation 2287 'add' 'add_ln29_13' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2288 [1/1] (0.00ns)   --->   "%zext_ln29_18 = zext i14 %add_ln29_13 to i64" [mm_mult.cc:29]   --->   Operation 2288 'zext' 'zext_ln29_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 2289 [1/1] (0.00ns)   --->   "%b_addr_17 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_18" [mm_mult.cc:29]   --->   Operation 2289 'getelementptr' 'b_addr_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 2290 [2/2] (3.25ns)   --->   "%b_load_17 = load i32* %b_addr_17, align 4" [mm_mult.cc:29]   --->   Operation 2290 'load' 'b_load_17' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 63 <SV = 12> <Delay = 7.67>
ST_63 : Operation 2291 [1/1] (1.81ns)   --->   "%add_ln29_107 = add i14 %mul_ln29, 14" [mm_mult.cc:29]   --->   Operation 2291 'add' 'add_ln29_107' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2292 [1/1] (0.00ns)   --->   "%sext_ln29_13 = sext i14 %add_ln29_107 to i64" [mm_mult.cc:29]   --->   Operation 2292 'sext' 'sext_ln29_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_63 : Operation 2293 [1/1] (0.00ns)   --->   "%b_buff_addr_14 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_13" [mm_mult.cc:29]   --->   Operation 2293 'getelementptr' 'b_buff_addr_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_63 : Operation 2294 [1/1] (1.81ns)   --->   "%add_ln29_108 = add i14 %mul_ln29, 15" [mm_mult.cc:29]   --->   Operation 2294 'add' 'add_ln29_108' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2295 [1/1] (0.00ns)   --->   "%sext_ln29_14 = sext i14 %add_ln29_108 to i64" [mm_mult.cc:29]   --->   Operation 2295 'sext' 'sext_ln29_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_63 : Operation 2296 [1/1] (0.00ns)   --->   "%b_buff_addr_15 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_14" [mm_mult.cc:29]   --->   Operation 2296 'getelementptr' 'b_buff_addr_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_63 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_29)   --->   "%tmp_67 = call i64 @llvm.part.select.i64(i64 %shl_ln29_29, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2297 'partselect' 'tmp_67' <Predicate = (!icmp_ln26 & icmp_ln29_15)> <Delay = 0.00>
ST_63 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_29)   --->   "%select_ln29_60 = select i1 %icmp_ln29_15, i64 %tmp_67, i64 %shl_ln29_29" [mm_mult.cc:29]   --->   Operation 2298 'select' 'select_ln29_60' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 2299 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_29 = and i64 %select_ln29_60, %and_ln29_28" [mm_mult.cc:29]   --->   Operation 2299 'and' 'and_ln29_29' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2300 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_14, i64 %and_ln29_29, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2300 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_63 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_31)   --->   "%tmp_68 = call i64 @llvm.part.select.i64(i64 %shl_ln29_31, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2301 'partselect' 'tmp_68' <Predicate = (!icmp_ln26 & icmp_ln29_16)> <Delay = 0.00>
ST_63 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_31)   --->   "%select_ln29_64 = select i1 %icmp_ln29_16, i64 %tmp_68, i64 %shl_ln29_31" [mm_mult.cc:29]   --->   Operation 2302 'select' 'select_ln29_64' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 2303 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_31 = and i64 %select_ln29_64, %and_ln29_30" [mm_mult.cc:29]   --->   Operation 2303 'and' 'and_ln29_31' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2304 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_15, i64 %and_ln29_31, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2304 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_63 : Operation 2305 [1/2] (3.25ns)   --->   "%b_load_16 = load i32* %b_addr_16, align 4" [mm_mult.cc:29]   --->   Operation 2305 'load' 'b_load_16' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_63 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_33)   --->   "%zext_ln29_201 = zext i32 %b_load_16 to i64" [mm_mult.cc:29]   --->   Operation 2306 'zext' 'zext_ln29_201' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_63 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_33)   --->   "%xor_ln29_32 = xor i7 %zext_ln29_199, 63" [mm_mult.cc:29]   --->   Operation 2307 'xor' 'xor_ln29_32' <Predicate = (!icmp_ln26 & icmp_ln29_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_33)   --->   "%select_ln29_67 = select i1 %icmp_ln29_17, i7 %xor_ln29_32, i7 %zext_ln29_199" [mm_mult.cc:29]   --->   Operation 2308 'select' 'select_ln29_67' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_33)   --->   "%zext_ln29_202 = zext i7 %select_ln29_67 to i64" [mm_mult.cc:29]   --->   Operation 2309 'zext' 'zext_ln29_202' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_63 : Operation 2310 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_33 = shl i64 %zext_ln29_201, %zext_ln29_202" [mm_mult.cc:29]   --->   Operation 2310 'shl' 'shl_ln29_33' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2311 [1/2] (3.25ns)   --->   "%b_load_17 = load i32* %b_addr_17, align 4" [mm_mult.cc:29]   --->   Operation 2311 'load' 'b_load_17' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_63 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_35)   --->   "%zext_ln29_207 = zext i32 %b_load_17 to i64" [mm_mult.cc:29]   --->   Operation 2312 'zext' 'zext_ln29_207' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_63 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_35)   --->   "%xor_ln29_34 = xor i7 %zext_ln29_205, 63" [mm_mult.cc:29]   --->   Operation 2313 'xor' 'xor_ln29_34' <Predicate = (!icmp_ln26 & icmp_ln29_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_35)   --->   "%select_ln29_71 = select i1 %icmp_ln29_18, i7 %xor_ln29_34, i7 %zext_ln29_205" [mm_mult.cc:29]   --->   Operation 2314 'select' 'select_ln29_71' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_35)   --->   "%zext_ln29_208 = zext i7 %select_ln29_71 to i64" [mm_mult.cc:29]   --->   Operation 2315 'zext' 'zext_ln29_208' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_63 : Operation 2316 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_35 = shl i64 %zext_ln29_207, %zext_ln29_208" [mm_mult.cc:29]   --->   Operation 2316 'shl' 'shl_ln29_35' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2317 [1/1] (1.81ns)   --->   "%add_ln29_14 = add i14 %phi_mul101, 18" [mm_mult.cc:29]   --->   Operation 2317 'add' 'add_ln29_14' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2318 [1/1] (0.00ns)   --->   "%zext_ln29_19 = zext i14 %add_ln29_14 to i64" [mm_mult.cc:29]   --->   Operation 2318 'zext' 'zext_ln29_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_63 : Operation 2319 [1/1] (0.00ns)   --->   "%b_addr_18 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_19" [mm_mult.cc:29]   --->   Operation 2319 'getelementptr' 'b_addr_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_63 : Operation 2320 [2/2] (3.25ns)   --->   "%b_load_18 = load i32* %b_addr_18, align 4" [mm_mult.cc:29]   --->   Operation 2320 'load' 'b_load_18' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_63 : Operation 2321 [1/1] (1.81ns)   --->   "%add_ln29_15 = add i14 %phi_mul101, 19" [mm_mult.cc:29]   --->   Operation 2321 'add' 'add_ln29_15' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2322 [1/1] (0.00ns)   --->   "%zext_ln29_20 = zext i14 %add_ln29_15 to i64" [mm_mult.cc:29]   --->   Operation 2322 'zext' 'zext_ln29_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_63 : Operation 2323 [1/1] (0.00ns)   --->   "%b_addr_19 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_20" [mm_mult.cc:29]   --->   Operation 2323 'getelementptr' 'b_addr_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_63 : Operation 2324 [2/2] (3.25ns)   --->   "%b_load_19 = load i32* %b_addr_19, align 4" [mm_mult.cc:29]   --->   Operation 2324 'load' 'b_load_19' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 64 <SV = 13> <Delay = 7.67>
ST_64 : Operation 2325 [1/1] (1.81ns)   --->   "%add_ln29_109 = add i14 %mul_ln29, 16" [mm_mult.cc:29]   --->   Operation 2325 'add' 'add_ln29_109' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2326 [1/1] (0.00ns)   --->   "%sext_ln29_15 = sext i14 %add_ln29_109 to i64" [mm_mult.cc:29]   --->   Operation 2326 'sext' 'sext_ln29_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 2327 [1/1] (0.00ns)   --->   "%b_buff_addr_16 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_15" [mm_mult.cc:29]   --->   Operation 2327 'getelementptr' 'b_buff_addr_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 2328 [1/1] (1.81ns)   --->   "%add_ln29_110 = add i14 %mul_ln29, 17" [mm_mult.cc:29]   --->   Operation 2328 'add' 'add_ln29_110' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2329 [1/1] (0.00ns)   --->   "%sext_ln29_16 = sext i14 %add_ln29_110 to i64" [mm_mult.cc:29]   --->   Operation 2329 'sext' 'sext_ln29_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 2330 [1/1] (0.00ns)   --->   "%b_buff_addr_17 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_16" [mm_mult.cc:29]   --->   Operation 2330 'getelementptr' 'b_buff_addr_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_33)   --->   "%tmp_69 = call i64 @llvm.part.select.i64(i64 %shl_ln29_33, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2331 'partselect' 'tmp_69' <Predicate = (!icmp_ln26 & icmp_ln29_17)> <Delay = 0.00>
ST_64 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_33)   --->   "%select_ln29_68 = select i1 %icmp_ln29_17, i64 %tmp_69, i64 %shl_ln29_33" [mm_mult.cc:29]   --->   Operation 2332 'select' 'select_ln29_68' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 2333 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_33 = and i64 %select_ln29_68, %and_ln29_32" [mm_mult.cc:29]   --->   Operation 2333 'and' 'and_ln29_33' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2334 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_16, i64 %and_ln29_33, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2334 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_64 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_35)   --->   "%tmp_70 = call i64 @llvm.part.select.i64(i64 %shl_ln29_35, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2335 'partselect' 'tmp_70' <Predicate = (!icmp_ln26 & icmp_ln29_18)> <Delay = 0.00>
ST_64 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_35)   --->   "%select_ln29_72 = select i1 %icmp_ln29_18, i64 %tmp_70, i64 %shl_ln29_35" [mm_mult.cc:29]   --->   Operation 2336 'select' 'select_ln29_72' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 2337 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_35 = and i64 %select_ln29_72, %and_ln29_34" [mm_mult.cc:29]   --->   Operation 2337 'and' 'and_ln29_35' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2338 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_17, i64 %and_ln29_35, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2338 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_64 : Operation 2339 [1/2] (3.25ns)   --->   "%b_load_18 = load i32* %b_addr_18, align 4" [mm_mult.cc:29]   --->   Operation 2339 'load' 'b_load_18' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_64 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_37)   --->   "%zext_ln29_213 = zext i32 %b_load_18 to i64" [mm_mult.cc:29]   --->   Operation 2340 'zext' 'zext_ln29_213' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_37)   --->   "%xor_ln29_36 = xor i7 %zext_ln29_211, 63" [mm_mult.cc:29]   --->   Operation 2341 'xor' 'xor_ln29_36' <Predicate = (!icmp_ln26 & icmp_ln29_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_37)   --->   "%select_ln29_75 = select i1 %icmp_ln29_19, i7 %xor_ln29_36, i7 %zext_ln29_211" [mm_mult.cc:29]   --->   Operation 2342 'select' 'select_ln29_75' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_37)   --->   "%zext_ln29_214 = zext i7 %select_ln29_75 to i64" [mm_mult.cc:29]   --->   Operation 2343 'zext' 'zext_ln29_214' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 2344 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_37 = shl i64 %zext_ln29_213, %zext_ln29_214" [mm_mult.cc:29]   --->   Operation 2344 'shl' 'shl_ln29_37' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2345 [1/2] (3.25ns)   --->   "%b_load_19 = load i32* %b_addr_19, align 4" [mm_mult.cc:29]   --->   Operation 2345 'load' 'b_load_19' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_64 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_39)   --->   "%zext_ln29_219 = zext i32 %b_load_19 to i64" [mm_mult.cc:29]   --->   Operation 2346 'zext' 'zext_ln29_219' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_39)   --->   "%xor_ln29_38 = xor i7 %zext_ln29_217, 63" [mm_mult.cc:29]   --->   Operation 2347 'xor' 'xor_ln29_38' <Predicate = (!icmp_ln26 & icmp_ln29_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_39)   --->   "%select_ln29_79 = select i1 %icmp_ln29_20, i7 %xor_ln29_38, i7 %zext_ln29_217" [mm_mult.cc:29]   --->   Operation 2348 'select' 'select_ln29_79' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_39)   --->   "%zext_ln29_220 = zext i7 %select_ln29_79 to i64" [mm_mult.cc:29]   --->   Operation 2349 'zext' 'zext_ln29_220' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 2350 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_39 = shl i64 %zext_ln29_219, %zext_ln29_220" [mm_mult.cc:29]   --->   Operation 2350 'shl' 'shl_ln29_39' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2351 [1/1] (1.81ns)   --->   "%add_ln29_16 = add i14 %phi_mul101, 20" [mm_mult.cc:29]   --->   Operation 2351 'add' 'add_ln29_16' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2352 [1/1] (0.00ns)   --->   "%zext_ln29_21 = zext i14 %add_ln29_16 to i64" [mm_mult.cc:29]   --->   Operation 2352 'zext' 'zext_ln29_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 2353 [1/1] (0.00ns)   --->   "%b_addr_20 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_21" [mm_mult.cc:29]   --->   Operation 2353 'getelementptr' 'b_addr_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 2354 [2/2] (3.25ns)   --->   "%b_load_20 = load i32* %b_addr_20, align 4" [mm_mult.cc:29]   --->   Operation 2354 'load' 'b_load_20' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_64 : Operation 2355 [1/1] (1.81ns)   --->   "%add_ln29_17 = add i14 %phi_mul101, 21" [mm_mult.cc:29]   --->   Operation 2355 'add' 'add_ln29_17' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2356 [1/1] (0.00ns)   --->   "%zext_ln29_22 = zext i14 %add_ln29_17 to i64" [mm_mult.cc:29]   --->   Operation 2356 'zext' 'zext_ln29_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 2357 [1/1] (0.00ns)   --->   "%b_addr_21 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_22" [mm_mult.cc:29]   --->   Operation 2357 'getelementptr' 'b_addr_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 2358 [2/2] (3.25ns)   --->   "%b_load_21 = load i32* %b_addr_21, align 4" [mm_mult.cc:29]   --->   Operation 2358 'load' 'b_load_21' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 65 <SV = 14> <Delay = 7.67>
ST_65 : Operation 2359 [1/1] (1.81ns)   --->   "%add_ln29_111 = add i14 %mul_ln29, 18" [mm_mult.cc:29]   --->   Operation 2359 'add' 'add_ln29_111' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2360 [1/1] (0.00ns)   --->   "%sext_ln29_17 = sext i14 %add_ln29_111 to i64" [mm_mult.cc:29]   --->   Operation 2360 'sext' 'sext_ln29_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_65 : Operation 2361 [1/1] (0.00ns)   --->   "%b_buff_addr_18 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_17" [mm_mult.cc:29]   --->   Operation 2361 'getelementptr' 'b_buff_addr_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_65 : Operation 2362 [1/1] (1.81ns)   --->   "%add_ln29_112 = add i14 %mul_ln29, 19" [mm_mult.cc:29]   --->   Operation 2362 'add' 'add_ln29_112' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2363 [1/1] (0.00ns)   --->   "%sext_ln29_18 = sext i14 %add_ln29_112 to i64" [mm_mult.cc:29]   --->   Operation 2363 'sext' 'sext_ln29_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_65 : Operation 2364 [1/1] (0.00ns)   --->   "%b_buff_addr_19 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_18" [mm_mult.cc:29]   --->   Operation 2364 'getelementptr' 'b_buff_addr_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_65 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%tmp_71 = call i64 @llvm.part.select.i64(i64 %shl_ln29_37, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2365 'partselect' 'tmp_71' <Predicate = (!icmp_ln26 & icmp_ln29_19)> <Delay = 0.00>
ST_65 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%select_ln29_76 = select i1 %icmp_ln29_19, i64 %tmp_71, i64 %shl_ln29_37" [mm_mult.cc:29]   --->   Operation 2366 'select' 'select_ln29_76' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 2367 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_37 = and i64 %select_ln29_76, %and_ln29_36" [mm_mult.cc:29]   --->   Operation 2367 'and' 'and_ln29_37' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2368 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_18, i64 %and_ln29_37, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2368 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_65 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%tmp_72 = call i64 @llvm.part.select.i64(i64 %shl_ln29_39, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2369 'partselect' 'tmp_72' <Predicate = (!icmp_ln26 & icmp_ln29_20)> <Delay = 0.00>
ST_65 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%select_ln29_80 = select i1 %icmp_ln29_20, i64 %tmp_72, i64 %shl_ln29_39" [mm_mult.cc:29]   --->   Operation 2370 'select' 'select_ln29_80' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 2371 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_39 = and i64 %select_ln29_80, %and_ln29_38" [mm_mult.cc:29]   --->   Operation 2371 'and' 'and_ln29_39' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2372 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_19, i64 %and_ln29_39, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2372 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_65 : Operation 2373 [1/2] (3.25ns)   --->   "%b_load_20 = load i32* %b_addr_20, align 4" [mm_mult.cc:29]   --->   Operation 2373 'load' 'b_load_20' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_65 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_41)   --->   "%zext_ln29_225 = zext i32 %b_load_20 to i64" [mm_mult.cc:29]   --->   Operation 2374 'zext' 'zext_ln29_225' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_65 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_41)   --->   "%xor_ln29_40 = xor i7 %zext_ln29_223, 63" [mm_mult.cc:29]   --->   Operation 2375 'xor' 'xor_ln29_40' <Predicate = (!icmp_ln26 & icmp_ln29_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_41)   --->   "%select_ln29_83 = select i1 %icmp_ln29_21, i7 %xor_ln29_40, i7 %zext_ln29_223" [mm_mult.cc:29]   --->   Operation 2376 'select' 'select_ln29_83' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_41)   --->   "%zext_ln29_226 = zext i7 %select_ln29_83 to i64" [mm_mult.cc:29]   --->   Operation 2377 'zext' 'zext_ln29_226' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_65 : Operation 2378 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_41 = shl i64 %zext_ln29_225, %zext_ln29_226" [mm_mult.cc:29]   --->   Operation 2378 'shl' 'shl_ln29_41' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2379 [1/2] (3.25ns)   --->   "%b_load_21 = load i32* %b_addr_21, align 4" [mm_mult.cc:29]   --->   Operation 2379 'load' 'b_load_21' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_65 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_43)   --->   "%zext_ln29_231 = zext i32 %b_load_21 to i64" [mm_mult.cc:29]   --->   Operation 2380 'zext' 'zext_ln29_231' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_65 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_43)   --->   "%xor_ln29_42 = xor i7 %zext_ln29_229, 63" [mm_mult.cc:29]   --->   Operation 2381 'xor' 'xor_ln29_42' <Predicate = (!icmp_ln26 & icmp_ln29_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_43)   --->   "%select_ln29_87 = select i1 %icmp_ln29_22, i7 %xor_ln29_42, i7 %zext_ln29_229" [mm_mult.cc:29]   --->   Operation 2382 'select' 'select_ln29_87' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_43)   --->   "%zext_ln29_232 = zext i7 %select_ln29_87 to i64" [mm_mult.cc:29]   --->   Operation 2383 'zext' 'zext_ln29_232' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_65 : Operation 2384 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_43 = shl i64 %zext_ln29_231, %zext_ln29_232" [mm_mult.cc:29]   --->   Operation 2384 'shl' 'shl_ln29_43' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2385 [1/1] (1.81ns)   --->   "%add_ln29_18 = add i14 %phi_mul101, 22" [mm_mult.cc:29]   --->   Operation 2385 'add' 'add_ln29_18' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2386 [1/1] (0.00ns)   --->   "%zext_ln29_23 = zext i14 %add_ln29_18 to i64" [mm_mult.cc:29]   --->   Operation 2386 'zext' 'zext_ln29_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_65 : Operation 2387 [1/1] (0.00ns)   --->   "%b_addr_22 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_23" [mm_mult.cc:29]   --->   Operation 2387 'getelementptr' 'b_addr_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_65 : Operation 2388 [2/2] (3.25ns)   --->   "%b_load_22 = load i32* %b_addr_22, align 4" [mm_mult.cc:29]   --->   Operation 2388 'load' 'b_load_22' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_65 : Operation 2389 [1/1] (1.81ns)   --->   "%add_ln29_19 = add i14 %phi_mul101, 23" [mm_mult.cc:29]   --->   Operation 2389 'add' 'add_ln29_19' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2390 [1/1] (0.00ns)   --->   "%zext_ln29_24 = zext i14 %add_ln29_19 to i64" [mm_mult.cc:29]   --->   Operation 2390 'zext' 'zext_ln29_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_65 : Operation 2391 [1/1] (0.00ns)   --->   "%b_addr_23 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_24" [mm_mult.cc:29]   --->   Operation 2391 'getelementptr' 'b_addr_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_65 : Operation 2392 [2/2] (3.25ns)   --->   "%b_load_23 = load i32* %b_addr_23, align 4" [mm_mult.cc:29]   --->   Operation 2392 'load' 'b_load_23' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 66 <SV = 15> <Delay = 7.67>
ST_66 : Operation 2393 [1/1] (1.81ns)   --->   "%add_ln29_113 = add i14 %mul_ln29, 20" [mm_mult.cc:29]   --->   Operation 2393 'add' 'add_ln29_113' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2394 [1/1] (0.00ns)   --->   "%sext_ln29_19 = sext i14 %add_ln29_113 to i64" [mm_mult.cc:29]   --->   Operation 2394 'sext' 'sext_ln29_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 2395 [1/1] (0.00ns)   --->   "%b_buff_addr_20 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_19" [mm_mult.cc:29]   --->   Operation 2395 'getelementptr' 'b_buff_addr_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 2396 [1/1] (1.81ns)   --->   "%add_ln29_114 = add i14 %mul_ln29, 21" [mm_mult.cc:29]   --->   Operation 2396 'add' 'add_ln29_114' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2397 [1/1] (0.00ns)   --->   "%sext_ln29_20 = sext i14 %add_ln29_114 to i64" [mm_mult.cc:29]   --->   Operation 2397 'sext' 'sext_ln29_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 2398 [1/1] (0.00ns)   --->   "%b_buff_addr_21 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_20" [mm_mult.cc:29]   --->   Operation 2398 'getelementptr' 'b_buff_addr_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_41)   --->   "%tmp_73 = call i64 @llvm.part.select.i64(i64 %shl_ln29_41, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2399 'partselect' 'tmp_73' <Predicate = (!icmp_ln26 & icmp_ln29_21)> <Delay = 0.00>
ST_66 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_41)   --->   "%select_ln29_84 = select i1 %icmp_ln29_21, i64 %tmp_73, i64 %shl_ln29_41" [mm_mult.cc:29]   --->   Operation 2400 'select' 'select_ln29_84' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 2401 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_41 = and i64 %select_ln29_84, %and_ln29_40" [mm_mult.cc:29]   --->   Operation 2401 'and' 'and_ln29_41' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2402 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_20, i64 %and_ln29_41, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2402 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_66 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_43)   --->   "%tmp_74 = call i64 @llvm.part.select.i64(i64 %shl_ln29_43, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2403 'partselect' 'tmp_74' <Predicate = (!icmp_ln26 & icmp_ln29_22)> <Delay = 0.00>
ST_66 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_43)   --->   "%select_ln29_88 = select i1 %icmp_ln29_22, i64 %tmp_74, i64 %shl_ln29_43" [mm_mult.cc:29]   --->   Operation 2404 'select' 'select_ln29_88' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 2405 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_43 = and i64 %select_ln29_88, %and_ln29_42" [mm_mult.cc:29]   --->   Operation 2405 'and' 'and_ln29_43' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2406 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_21, i64 %and_ln29_43, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2406 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_66 : Operation 2407 [1/2] (3.25ns)   --->   "%b_load_22 = load i32* %b_addr_22, align 4" [mm_mult.cc:29]   --->   Operation 2407 'load' 'b_load_22' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_66 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_45)   --->   "%zext_ln29_237 = zext i32 %b_load_22 to i64" [mm_mult.cc:29]   --->   Operation 2408 'zext' 'zext_ln29_237' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_45)   --->   "%xor_ln29_44 = xor i7 %zext_ln29_235, 63" [mm_mult.cc:29]   --->   Operation 2409 'xor' 'xor_ln29_44' <Predicate = (!icmp_ln26 & icmp_ln29_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_45)   --->   "%select_ln29_91 = select i1 %icmp_ln29_23, i7 %xor_ln29_44, i7 %zext_ln29_235" [mm_mult.cc:29]   --->   Operation 2410 'select' 'select_ln29_91' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_45)   --->   "%zext_ln29_238 = zext i7 %select_ln29_91 to i64" [mm_mult.cc:29]   --->   Operation 2411 'zext' 'zext_ln29_238' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 2412 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_45 = shl i64 %zext_ln29_237, %zext_ln29_238" [mm_mult.cc:29]   --->   Operation 2412 'shl' 'shl_ln29_45' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2413 [1/2] (3.25ns)   --->   "%b_load_23 = load i32* %b_addr_23, align 4" [mm_mult.cc:29]   --->   Operation 2413 'load' 'b_load_23' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_66 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_47)   --->   "%zext_ln29_243 = zext i32 %b_load_23 to i64" [mm_mult.cc:29]   --->   Operation 2414 'zext' 'zext_ln29_243' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_47)   --->   "%xor_ln29_46 = xor i7 %zext_ln29_241, 63" [mm_mult.cc:29]   --->   Operation 2415 'xor' 'xor_ln29_46' <Predicate = (!icmp_ln26 & icmp_ln29_24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_47)   --->   "%select_ln29_95 = select i1 %icmp_ln29_24, i7 %xor_ln29_46, i7 %zext_ln29_241" [mm_mult.cc:29]   --->   Operation 2416 'select' 'select_ln29_95' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_47)   --->   "%zext_ln29_244 = zext i7 %select_ln29_95 to i64" [mm_mult.cc:29]   --->   Operation 2417 'zext' 'zext_ln29_244' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 2418 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_47 = shl i64 %zext_ln29_243, %zext_ln29_244" [mm_mult.cc:29]   --->   Operation 2418 'shl' 'shl_ln29_47' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2419 [1/1] (1.81ns)   --->   "%add_ln29_20 = add i14 %phi_mul101, 24" [mm_mult.cc:29]   --->   Operation 2419 'add' 'add_ln29_20' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2420 [1/1] (0.00ns)   --->   "%zext_ln29_25 = zext i14 %add_ln29_20 to i64" [mm_mult.cc:29]   --->   Operation 2420 'zext' 'zext_ln29_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 2421 [1/1] (0.00ns)   --->   "%b_addr_24 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_25" [mm_mult.cc:29]   --->   Operation 2421 'getelementptr' 'b_addr_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 2422 [2/2] (3.25ns)   --->   "%b_load_24 = load i32* %b_addr_24, align 4" [mm_mult.cc:29]   --->   Operation 2422 'load' 'b_load_24' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_66 : Operation 2423 [1/1] (1.81ns)   --->   "%add_ln29_21 = add i14 %phi_mul101, 25" [mm_mult.cc:29]   --->   Operation 2423 'add' 'add_ln29_21' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2424 [1/1] (0.00ns)   --->   "%zext_ln29_26 = zext i14 %add_ln29_21 to i64" [mm_mult.cc:29]   --->   Operation 2424 'zext' 'zext_ln29_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 2425 [1/1] (0.00ns)   --->   "%b_addr_25 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_26" [mm_mult.cc:29]   --->   Operation 2425 'getelementptr' 'b_addr_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 2426 [2/2] (3.25ns)   --->   "%b_load_25 = load i32* %b_addr_25, align 4" [mm_mult.cc:29]   --->   Operation 2426 'load' 'b_load_25' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 67 <SV = 16> <Delay = 7.67>
ST_67 : Operation 2427 [1/1] (1.81ns)   --->   "%add_ln29_115 = add i14 %mul_ln29, 22" [mm_mult.cc:29]   --->   Operation 2427 'add' 'add_ln29_115' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2428 [1/1] (0.00ns)   --->   "%sext_ln29_21 = sext i14 %add_ln29_115 to i64" [mm_mult.cc:29]   --->   Operation 2428 'sext' 'sext_ln29_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_67 : Operation 2429 [1/1] (0.00ns)   --->   "%b_buff_addr_22 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_21" [mm_mult.cc:29]   --->   Operation 2429 'getelementptr' 'b_buff_addr_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_67 : Operation 2430 [1/1] (1.81ns)   --->   "%add_ln29_116 = add i14 %mul_ln29, 23" [mm_mult.cc:29]   --->   Operation 2430 'add' 'add_ln29_116' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2431 [1/1] (0.00ns)   --->   "%sext_ln29_22 = sext i14 %add_ln29_116 to i64" [mm_mult.cc:29]   --->   Operation 2431 'sext' 'sext_ln29_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_67 : Operation 2432 [1/1] (0.00ns)   --->   "%b_buff_addr_23 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_22" [mm_mult.cc:29]   --->   Operation 2432 'getelementptr' 'b_buff_addr_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_67 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_45)   --->   "%tmp_75 = call i64 @llvm.part.select.i64(i64 %shl_ln29_45, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2433 'partselect' 'tmp_75' <Predicate = (!icmp_ln26 & icmp_ln29_23)> <Delay = 0.00>
ST_67 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_45)   --->   "%select_ln29_92 = select i1 %icmp_ln29_23, i64 %tmp_75, i64 %shl_ln29_45" [mm_mult.cc:29]   --->   Operation 2434 'select' 'select_ln29_92' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2435 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_45 = and i64 %select_ln29_92, %and_ln29_44" [mm_mult.cc:29]   --->   Operation 2435 'and' 'and_ln29_45' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2436 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_22, i64 %and_ln29_45, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2436 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_67 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_47)   --->   "%tmp_76 = call i64 @llvm.part.select.i64(i64 %shl_ln29_47, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2437 'partselect' 'tmp_76' <Predicate = (!icmp_ln26 & icmp_ln29_24)> <Delay = 0.00>
ST_67 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_47)   --->   "%select_ln29_96 = select i1 %icmp_ln29_24, i64 %tmp_76, i64 %shl_ln29_47" [mm_mult.cc:29]   --->   Operation 2438 'select' 'select_ln29_96' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2439 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_47 = and i64 %select_ln29_96, %and_ln29_46" [mm_mult.cc:29]   --->   Operation 2439 'and' 'and_ln29_47' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2440 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_23, i64 %and_ln29_47, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2440 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_67 : Operation 2441 [1/2] (3.25ns)   --->   "%b_load_24 = load i32* %b_addr_24, align 4" [mm_mult.cc:29]   --->   Operation 2441 'load' 'b_load_24' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_67 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_49)   --->   "%zext_ln29_249 = zext i32 %b_load_24 to i64" [mm_mult.cc:29]   --->   Operation 2442 'zext' 'zext_ln29_249' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_67 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_49)   --->   "%xor_ln29_48 = xor i7 %zext_ln29_247, 63" [mm_mult.cc:29]   --->   Operation 2443 'xor' 'xor_ln29_48' <Predicate = (!icmp_ln26 & icmp_ln29_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2444 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_49)   --->   "%select_ln29_99 = select i1 %icmp_ln29_25, i7 %xor_ln29_48, i7 %zext_ln29_247" [mm_mult.cc:29]   --->   Operation 2444 'select' 'select_ln29_99' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_49)   --->   "%zext_ln29_250 = zext i7 %select_ln29_99 to i64" [mm_mult.cc:29]   --->   Operation 2445 'zext' 'zext_ln29_250' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_67 : Operation 2446 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_49 = shl i64 %zext_ln29_249, %zext_ln29_250" [mm_mult.cc:29]   --->   Operation 2446 'shl' 'shl_ln29_49' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2447 [1/2] (3.25ns)   --->   "%b_load_25 = load i32* %b_addr_25, align 4" [mm_mult.cc:29]   --->   Operation 2447 'load' 'b_load_25' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_67 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_51)   --->   "%zext_ln29_255 = zext i32 %b_load_25 to i64" [mm_mult.cc:29]   --->   Operation 2448 'zext' 'zext_ln29_255' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_67 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_51)   --->   "%xor_ln29_50 = xor i7 %zext_ln29_253, 63" [mm_mult.cc:29]   --->   Operation 2449 'xor' 'xor_ln29_50' <Predicate = (!icmp_ln26 & icmp_ln29_26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_51)   --->   "%select_ln29_103 = select i1 %icmp_ln29_26, i7 %xor_ln29_50, i7 %zext_ln29_253" [mm_mult.cc:29]   --->   Operation 2450 'select' 'select_ln29_103' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_51)   --->   "%zext_ln29_256 = zext i7 %select_ln29_103 to i64" [mm_mult.cc:29]   --->   Operation 2451 'zext' 'zext_ln29_256' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_67 : Operation 2452 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_51 = shl i64 %zext_ln29_255, %zext_ln29_256" [mm_mult.cc:29]   --->   Operation 2452 'shl' 'shl_ln29_51' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2453 [1/1] (1.81ns)   --->   "%add_ln29_22 = add i14 %phi_mul101, 26" [mm_mult.cc:29]   --->   Operation 2453 'add' 'add_ln29_22' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2454 [1/1] (0.00ns)   --->   "%zext_ln29_27 = zext i14 %add_ln29_22 to i64" [mm_mult.cc:29]   --->   Operation 2454 'zext' 'zext_ln29_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_67 : Operation 2455 [1/1] (0.00ns)   --->   "%b_addr_26 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_27" [mm_mult.cc:29]   --->   Operation 2455 'getelementptr' 'b_addr_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_67 : Operation 2456 [2/2] (3.25ns)   --->   "%b_load_26 = load i32* %b_addr_26, align 4" [mm_mult.cc:29]   --->   Operation 2456 'load' 'b_load_26' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_67 : Operation 2457 [1/1] (1.81ns)   --->   "%add_ln29_23 = add i14 %phi_mul101, 27" [mm_mult.cc:29]   --->   Operation 2457 'add' 'add_ln29_23' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2458 [1/1] (0.00ns)   --->   "%zext_ln29_28 = zext i14 %add_ln29_23 to i64" [mm_mult.cc:29]   --->   Operation 2458 'zext' 'zext_ln29_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_67 : Operation 2459 [1/1] (0.00ns)   --->   "%b_addr_27 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_28" [mm_mult.cc:29]   --->   Operation 2459 'getelementptr' 'b_addr_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_67 : Operation 2460 [2/2] (3.25ns)   --->   "%b_load_27 = load i32* %b_addr_27, align 4" [mm_mult.cc:29]   --->   Operation 2460 'load' 'b_load_27' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 68 <SV = 17> <Delay = 7.67>
ST_68 : Operation 2461 [1/1] (1.81ns)   --->   "%add_ln29_117 = add i14 %mul_ln29, 24" [mm_mult.cc:29]   --->   Operation 2461 'add' 'add_ln29_117' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2462 [1/1] (0.00ns)   --->   "%sext_ln29_23 = sext i14 %add_ln29_117 to i64" [mm_mult.cc:29]   --->   Operation 2462 'sext' 'sext_ln29_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 2463 [1/1] (0.00ns)   --->   "%b_buff_addr_24 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_23" [mm_mult.cc:29]   --->   Operation 2463 'getelementptr' 'b_buff_addr_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 2464 [1/1] (1.81ns)   --->   "%add_ln29_118 = add i14 %mul_ln29, 25" [mm_mult.cc:29]   --->   Operation 2464 'add' 'add_ln29_118' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2465 [1/1] (0.00ns)   --->   "%sext_ln29_24 = sext i14 %add_ln29_118 to i64" [mm_mult.cc:29]   --->   Operation 2465 'sext' 'sext_ln29_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 2466 [1/1] (0.00ns)   --->   "%b_buff_addr_25 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_24" [mm_mult.cc:29]   --->   Operation 2466 'getelementptr' 'b_buff_addr_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_49)   --->   "%tmp_77 = call i64 @llvm.part.select.i64(i64 %shl_ln29_49, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2467 'partselect' 'tmp_77' <Predicate = (!icmp_ln26 & icmp_ln29_25)> <Delay = 0.00>
ST_68 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_49)   --->   "%select_ln29_100 = select i1 %icmp_ln29_25, i64 %tmp_77, i64 %shl_ln29_49" [mm_mult.cc:29]   --->   Operation 2468 'select' 'select_ln29_100' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 2469 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_49 = and i64 %select_ln29_100, %and_ln29_48" [mm_mult.cc:29]   --->   Operation 2469 'and' 'and_ln29_49' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2470 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_24, i64 %and_ln29_49, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2470 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_68 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_51)   --->   "%tmp_78 = call i64 @llvm.part.select.i64(i64 %shl_ln29_51, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2471 'partselect' 'tmp_78' <Predicate = (!icmp_ln26 & icmp_ln29_26)> <Delay = 0.00>
ST_68 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_51)   --->   "%select_ln29_104 = select i1 %icmp_ln29_26, i64 %tmp_78, i64 %shl_ln29_51" [mm_mult.cc:29]   --->   Operation 2472 'select' 'select_ln29_104' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 2473 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_51 = and i64 %select_ln29_104, %and_ln29_50" [mm_mult.cc:29]   --->   Operation 2473 'and' 'and_ln29_51' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2474 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_25, i64 %and_ln29_51, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2474 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_68 : Operation 2475 [1/2] (3.25ns)   --->   "%b_load_26 = load i32* %b_addr_26, align 4" [mm_mult.cc:29]   --->   Operation 2475 'load' 'b_load_26' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_68 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_53)   --->   "%zext_ln29_261 = zext i32 %b_load_26 to i64" [mm_mult.cc:29]   --->   Operation 2476 'zext' 'zext_ln29_261' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_53)   --->   "%xor_ln29_52 = xor i7 %zext_ln29_259, 63" [mm_mult.cc:29]   --->   Operation 2477 'xor' 'xor_ln29_52' <Predicate = (!icmp_ln26 & icmp_ln29_27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_53)   --->   "%select_ln29_107 = select i1 %icmp_ln29_27, i7 %xor_ln29_52, i7 %zext_ln29_259" [mm_mult.cc:29]   --->   Operation 2478 'select' 'select_ln29_107' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_53)   --->   "%zext_ln29_262 = zext i7 %select_ln29_107 to i64" [mm_mult.cc:29]   --->   Operation 2479 'zext' 'zext_ln29_262' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 2480 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_53 = shl i64 %zext_ln29_261, %zext_ln29_262" [mm_mult.cc:29]   --->   Operation 2480 'shl' 'shl_ln29_53' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2481 [1/2] (3.25ns)   --->   "%b_load_27 = load i32* %b_addr_27, align 4" [mm_mult.cc:29]   --->   Operation 2481 'load' 'b_load_27' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_68 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_55)   --->   "%zext_ln29_267 = zext i32 %b_load_27 to i64" [mm_mult.cc:29]   --->   Operation 2482 'zext' 'zext_ln29_267' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_55)   --->   "%xor_ln29_54 = xor i7 %zext_ln29_265, 63" [mm_mult.cc:29]   --->   Operation 2483 'xor' 'xor_ln29_54' <Predicate = (!icmp_ln26 & icmp_ln29_28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_55)   --->   "%select_ln29_111 = select i1 %icmp_ln29_28, i7 %xor_ln29_54, i7 %zext_ln29_265" [mm_mult.cc:29]   --->   Operation 2484 'select' 'select_ln29_111' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_55)   --->   "%zext_ln29_268 = zext i7 %select_ln29_111 to i64" [mm_mult.cc:29]   --->   Operation 2485 'zext' 'zext_ln29_268' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 2486 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_55 = shl i64 %zext_ln29_267, %zext_ln29_268" [mm_mult.cc:29]   --->   Operation 2486 'shl' 'shl_ln29_55' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2487 [1/1] (1.81ns)   --->   "%add_ln29_24 = add i14 %phi_mul101, 28" [mm_mult.cc:29]   --->   Operation 2487 'add' 'add_ln29_24' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2488 [1/1] (0.00ns)   --->   "%zext_ln29_29 = zext i14 %add_ln29_24 to i64" [mm_mult.cc:29]   --->   Operation 2488 'zext' 'zext_ln29_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 2489 [1/1] (0.00ns)   --->   "%b_addr_28 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_29" [mm_mult.cc:29]   --->   Operation 2489 'getelementptr' 'b_addr_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 2490 [2/2] (3.25ns)   --->   "%b_load_28 = load i32* %b_addr_28, align 4" [mm_mult.cc:29]   --->   Operation 2490 'load' 'b_load_28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_68 : Operation 2491 [1/1] (1.81ns)   --->   "%add_ln29_25 = add i14 %phi_mul101, 29" [mm_mult.cc:29]   --->   Operation 2491 'add' 'add_ln29_25' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2492 [1/1] (0.00ns)   --->   "%zext_ln29_30 = zext i14 %add_ln29_25 to i64" [mm_mult.cc:29]   --->   Operation 2492 'zext' 'zext_ln29_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 2493 [1/1] (0.00ns)   --->   "%b_addr_29 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_30" [mm_mult.cc:29]   --->   Operation 2493 'getelementptr' 'b_addr_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 2494 [2/2] (3.25ns)   --->   "%b_load_29 = load i32* %b_addr_29, align 4" [mm_mult.cc:29]   --->   Operation 2494 'load' 'b_load_29' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 69 <SV = 18> <Delay = 7.67>
ST_69 : Operation 2495 [1/1] (1.81ns)   --->   "%add_ln29_119 = add i14 %mul_ln29, 26" [mm_mult.cc:29]   --->   Operation 2495 'add' 'add_ln29_119' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2496 [1/1] (0.00ns)   --->   "%sext_ln29_25 = sext i14 %add_ln29_119 to i64" [mm_mult.cc:29]   --->   Operation 2496 'sext' 'sext_ln29_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_69 : Operation 2497 [1/1] (0.00ns)   --->   "%b_buff_addr_26 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_25" [mm_mult.cc:29]   --->   Operation 2497 'getelementptr' 'b_buff_addr_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_69 : Operation 2498 [1/1] (1.81ns)   --->   "%add_ln29_120 = add i14 %mul_ln29, 27" [mm_mult.cc:29]   --->   Operation 2498 'add' 'add_ln29_120' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2499 [1/1] (0.00ns)   --->   "%sext_ln29_26 = sext i14 %add_ln29_120 to i64" [mm_mult.cc:29]   --->   Operation 2499 'sext' 'sext_ln29_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_69 : Operation 2500 [1/1] (0.00ns)   --->   "%b_buff_addr_27 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_26" [mm_mult.cc:29]   --->   Operation 2500 'getelementptr' 'b_buff_addr_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_69 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_53)   --->   "%tmp_79 = call i64 @llvm.part.select.i64(i64 %shl_ln29_53, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2501 'partselect' 'tmp_79' <Predicate = (!icmp_ln26 & icmp_ln29_27)> <Delay = 0.00>
ST_69 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_53)   --->   "%select_ln29_108 = select i1 %icmp_ln29_27, i64 %tmp_79, i64 %shl_ln29_53" [mm_mult.cc:29]   --->   Operation 2502 'select' 'select_ln29_108' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 2503 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_53 = and i64 %select_ln29_108, %and_ln29_52" [mm_mult.cc:29]   --->   Operation 2503 'and' 'and_ln29_53' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2504 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_26, i64 %and_ln29_53, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2504 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_69 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_55)   --->   "%tmp_80 = call i64 @llvm.part.select.i64(i64 %shl_ln29_55, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2505 'partselect' 'tmp_80' <Predicate = (!icmp_ln26 & icmp_ln29_28)> <Delay = 0.00>
ST_69 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_55)   --->   "%select_ln29_112 = select i1 %icmp_ln29_28, i64 %tmp_80, i64 %shl_ln29_55" [mm_mult.cc:29]   --->   Operation 2506 'select' 'select_ln29_112' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 2507 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_55 = and i64 %select_ln29_112, %and_ln29_54" [mm_mult.cc:29]   --->   Operation 2507 'and' 'and_ln29_55' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2508 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_27, i64 %and_ln29_55, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2508 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_69 : Operation 2509 [1/2] (3.25ns)   --->   "%b_load_28 = load i32* %b_addr_28, align 4" [mm_mult.cc:29]   --->   Operation 2509 'load' 'b_load_28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_69 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_57)   --->   "%zext_ln29_273 = zext i32 %b_load_28 to i64" [mm_mult.cc:29]   --->   Operation 2510 'zext' 'zext_ln29_273' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_69 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_57)   --->   "%xor_ln29_56 = xor i7 %zext_ln29_271, 63" [mm_mult.cc:29]   --->   Operation 2511 'xor' 'xor_ln29_56' <Predicate = (!icmp_ln26 & icmp_ln29_29)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_57)   --->   "%select_ln29_115 = select i1 %icmp_ln29_29, i7 %xor_ln29_56, i7 %zext_ln29_271" [mm_mult.cc:29]   --->   Operation 2512 'select' 'select_ln29_115' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_57)   --->   "%zext_ln29_274 = zext i7 %select_ln29_115 to i64" [mm_mult.cc:29]   --->   Operation 2513 'zext' 'zext_ln29_274' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_69 : Operation 2514 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_57 = shl i64 %zext_ln29_273, %zext_ln29_274" [mm_mult.cc:29]   --->   Operation 2514 'shl' 'shl_ln29_57' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2515 [1/2] (3.25ns)   --->   "%b_load_29 = load i32* %b_addr_29, align 4" [mm_mult.cc:29]   --->   Operation 2515 'load' 'b_load_29' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_69 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_59)   --->   "%zext_ln29_279 = zext i32 %b_load_29 to i64" [mm_mult.cc:29]   --->   Operation 2516 'zext' 'zext_ln29_279' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_69 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_59)   --->   "%xor_ln29_58 = xor i7 %zext_ln29_277, 63" [mm_mult.cc:29]   --->   Operation 2517 'xor' 'xor_ln29_58' <Predicate = (!icmp_ln26 & icmp_ln29_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_59)   --->   "%select_ln29_119 = select i1 %icmp_ln29_30, i7 %xor_ln29_58, i7 %zext_ln29_277" [mm_mult.cc:29]   --->   Operation 2518 'select' 'select_ln29_119' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_59)   --->   "%zext_ln29_280 = zext i7 %select_ln29_119 to i64" [mm_mult.cc:29]   --->   Operation 2519 'zext' 'zext_ln29_280' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_69 : Operation 2520 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_59 = shl i64 %zext_ln29_279, %zext_ln29_280" [mm_mult.cc:29]   --->   Operation 2520 'shl' 'shl_ln29_59' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2521 [1/1] (1.81ns)   --->   "%add_ln29_26 = add i14 %phi_mul101, 30" [mm_mult.cc:29]   --->   Operation 2521 'add' 'add_ln29_26' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2522 [1/1] (0.00ns)   --->   "%zext_ln29_31 = zext i14 %add_ln29_26 to i64" [mm_mult.cc:29]   --->   Operation 2522 'zext' 'zext_ln29_31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_69 : Operation 2523 [1/1] (0.00ns)   --->   "%b_addr_30 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_31" [mm_mult.cc:29]   --->   Operation 2523 'getelementptr' 'b_addr_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_69 : Operation 2524 [2/2] (3.25ns)   --->   "%b_load_30 = load i32* %b_addr_30, align 4" [mm_mult.cc:29]   --->   Operation 2524 'load' 'b_load_30' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_69 : Operation 2525 [1/1] (1.81ns)   --->   "%add_ln29_27 = add i14 %phi_mul101, 31" [mm_mult.cc:29]   --->   Operation 2525 'add' 'add_ln29_27' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2526 [1/1] (0.00ns)   --->   "%zext_ln29_32 = zext i14 %add_ln29_27 to i64" [mm_mult.cc:29]   --->   Operation 2526 'zext' 'zext_ln29_32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_69 : Operation 2527 [1/1] (0.00ns)   --->   "%b_addr_31 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_32" [mm_mult.cc:29]   --->   Operation 2527 'getelementptr' 'b_addr_31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_69 : Operation 2528 [2/2] (3.25ns)   --->   "%b_load_31 = load i32* %b_addr_31, align 4" [mm_mult.cc:29]   --->   Operation 2528 'load' 'b_load_31' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 70 <SV = 19> <Delay = 7.67>
ST_70 : Operation 2529 [1/1] (1.81ns)   --->   "%add_ln29_121 = add i14 %mul_ln29, 28" [mm_mult.cc:29]   --->   Operation 2529 'add' 'add_ln29_121' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2530 [1/1] (0.00ns)   --->   "%sext_ln29_27 = sext i14 %add_ln29_121 to i64" [mm_mult.cc:29]   --->   Operation 2530 'sext' 'sext_ln29_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 2531 [1/1] (0.00ns)   --->   "%b_buff_addr_28 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_27" [mm_mult.cc:29]   --->   Operation 2531 'getelementptr' 'b_buff_addr_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 2532 [1/1] (1.81ns)   --->   "%add_ln29_122 = add i14 %mul_ln29, 29" [mm_mult.cc:29]   --->   Operation 2532 'add' 'add_ln29_122' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2533 [1/1] (0.00ns)   --->   "%sext_ln29_28 = sext i14 %add_ln29_122 to i64" [mm_mult.cc:29]   --->   Operation 2533 'sext' 'sext_ln29_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 2534 [1/1] (0.00ns)   --->   "%b_buff_addr_29 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_28" [mm_mult.cc:29]   --->   Operation 2534 'getelementptr' 'b_buff_addr_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_57)   --->   "%tmp_81 = call i64 @llvm.part.select.i64(i64 %shl_ln29_57, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2535 'partselect' 'tmp_81' <Predicate = (!icmp_ln26 & icmp_ln29_29)> <Delay = 0.00>
ST_70 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_57)   --->   "%select_ln29_116 = select i1 %icmp_ln29_29, i64 %tmp_81, i64 %shl_ln29_57" [mm_mult.cc:29]   --->   Operation 2536 'select' 'select_ln29_116' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 2537 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_57 = and i64 %select_ln29_116, %and_ln29_56" [mm_mult.cc:29]   --->   Operation 2537 'and' 'and_ln29_57' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2538 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_28, i64 %and_ln29_57, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2538 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_70 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_59)   --->   "%tmp_82 = call i64 @llvm.part.select.i64(i64 %shl_ln29_59, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2539 'partselect' 'tmp_82' <Predicate = (!icmp_ln26 & icmp_ln29_30)> <Delay = 0.00>
ST_70 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_59)   --->   "%select_ln29_120 = select i1 %icmp_ln29_30, i64 %tmp_82, i64 %shl_ln29_59" [mm_mult.cc:29]   --->   Operation 2540 'select' 'select_ln29_120' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 2541 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_59 = and i64 %select_ln29_120, %and_ln29_58" [mm_mult.cc:29]   --->   Operation 2541 'and' 'and_ln29_59' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2542 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_29, i64 %and_ln29_59, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2542 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_70 : Operation 2543 [1/2] (3.25ns)   --->   "%b_load_30 = load i32* %b_addr_30, align 4" [mm_mult.cc:29]   --->   Operation 2543 'load' 'b_load_30' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_70 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_61)   --->   "%zext_ln29_285 = zext i32 %b_load_30 to i64" [mm_mult.cc:29]   --->   Operation 2544 'zext' 'zext_ln29_285' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_61)   --->   "%xor_ln29_60 = xor i7 %zext_ln29_283, 63" [mm_mult.cc:29]   --->   Operation 2545 'xor' 'xor_ln29_60' <Predicate = (!icmp_ln26 & icmp_ln29_31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_61)   --->   "%select_ln29_123 = select i1 %icmp_ln29_31, i7 %xor_ln29_60, i7 %zext_ln29_283" [mm_mult.cc:29]   --->   Operation 2546 'select' 'select_ln29_123' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_61)   --->   "%zext_ln29_286 = zext i7 %select_ln29_123 to i64" [mm_mult.cc:29]   --->   Operation 2547 'zext' 'zext_ln29_286' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 2548 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_61 = shl i64 %zext_ln29_285, %zext_ln29_286" [mm_mult.cc:29]   --->   Operation 2548 'shl' 'shl_ln29_61' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2549 [1/2] (3.25ns)   --->   "%b_load_31 = load i32* %b_addr_31, align 4" [mm_mult.cc:29]   --->   Operation 2549 'load' 'b_load_31' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_70 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_63)   --->   "%zext_ln29_291 = zext i32 %b_load_31 to i64" [mm_mult.cc:29]   --->   Operation 2550 'zext' 'zext_ln29_291' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_63)   --->   "%xor_ln29_62 = xor i7 %zext_ln29_289, 63" [mm_mult.cc:29]   --->   Operation 2551 'xor' 'xor_ln29_62' <Predicate = (!icmp_ln26 & icmp_ln29_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2552 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_63)   --->   "%select_ln29_127 = select i1 %icmp_ln29_32, i7 %xor_ln29_62, i7 %zext_ln29_289" [mm_mult.cc:29]   --->   Operation 2552 'select' 'select_ln29_127' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 2553 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_63)   --->   "%zext_ln29_292 = zext i7 %select_ln29_127 to i64" [mm_mult.cc:29]   --->   Operation 2553 'zext' 'zext_ln29_292' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 2554 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_63 = shl i64 %zext_ln29_291, %zext_ln29_292" [mm_mult.cc:29]   --->   Operation 2554 'shl' 'shl_ln29_63' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2555 [1/1] (1.81ns)   --->   "%add_ln29_28 = add i14 %phi_mul101, 32" [mm_mult.cc:29]   --->   Operation 2555 'add' 'add_ln29_28' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2556 [1/1] (0.00ns)   --->   "%zext_ln29_33 = zext i14 %add_ln29_28 to i64" [mm_mult.cc:29]   --->   Operation 2556 'zext' 'zext_ln29_33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 2557 [1/1] (0.00ns)   --->   "%b_addr_32 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_33" [mm_mult.cc:29]   --->   Operation 2557 'getelementptr' 'b_addr_32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 2558 [2/2] (3.25ns)   --->   "%b_load_32 = load i32* %b_addr_32, align 4" [mm_mult.cc:29]   --->   Operation 2558 'load' 'b_load_32' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_70 : Operation 2559 [1/1] (1.81ns)   --->   "%add_ln29_29 = add i14 %phi_mul101, 33" [mm_mult.cc:29]   --->   Operation 2559 'add' 'add_ln29_29' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2560 [1/1] (0.00ns)   --->   "%zext_ln29_34 = zext i14 %add_ln29_29 to i64" [mm_mult.cc:29]   --->   Operation 2560 'zext' 'zext_ln29_34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 2561 [1/1] (0.00ns)   --->   "%b_addr_33 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_34" [mm_mult.cc:29]   --->   Operation 2561 'getelementptr' 'b_addr_33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 2562 [2/2] (3.25ns)   --->   "%b_load_33 = load i32* %b_addr_33, align 4" [mm_mult.cc:29]   --->   Operation 2562 'load' 'b_load_33' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 71 <SV = 20> <Delay = 7.67>
ST_71 : Operation 2563 [1/1] (1.81ns)   --->   "%add_ln29_123 = add i14 %mul_ln29, 30" [mm_mult.cc:29]   --->   Operation 2563 'add' 'add_ln29_123' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2564 [1/1] (0.00ns)   --->   "%sext_ln29_29 = sext i14 %add_ln29_123 to i64" [mm_mult.cc:29]   --->   Operation 2564 'sext' 'sext_ln29_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_71 : Operation 2565 [1/1] (0.00ns)   --->   "%b_buff_addr_30 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_29" [mm_mult.cc:29]   --->   Operation 2565 'getelementptr' 'b_buff_addr_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_71 : Operation 2566 [1/1] (1.81ns)   --->   "%add_ln29_124 = add i14 %mul_ln29, 31" [mm_mult.cc:29]   --->   Operation 2566 'add' 'add_ln29_124' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2567 [1/1] (0.00ns)   --->   "%sext_ln29_30 = sext i14 %add_ln29_124 to i64" [mm_mult.cc:29]   --->   Operation 2567 'sext' 'sext_ln29_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_71 : Operation 2568 [1/1] (0.00ns)   --->   "%b_buff_addr_31 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_30" [mm_mult.cc:29]   --->   Operation 2568 'getelementptr' 'b_buff_addr_31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_71 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_61)   --->   "%tmp_83 = call i64 @llvm.part.select.i64(i64 %shl_ln29_61, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2569 'partselect' 'tmp_83' <Predicate = (!icmp_ln26 & icmp_ln29_31)> <Delay = 0.00>
ST_71 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_61)   --->   "%select_ln29_124 = select i1 %icmp_ln29_31, i64 %tmp_83, i64 %shl_ln29_61" [mm_mult.cc:29]   --->   Operation 2570 'select' 'select_ln29_124' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 2571 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_61 = and i64 %select_ln29_124, %and_ln29_60" [mm_mult.cc:29]   --->   Operation 2571 'and' 'and_ln29_61' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2572 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_30, i64 %and_ln29_61, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2572 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_71 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_63)   --->   "%tmp_84 = call i64 @llvm.part.select.i64(i64 %shl_ln29_63, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2573 'partselect' 'tmp_84' <Predicate = (!icmp_ln26 & icmp_ln29_32)> <Delay = 0.00>
ST_71 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_63)   --->   "%select_ln29_128 = select i1 %icmp_ln29_32, i64 %tmp_84, i64 %shl_ln29_63" [mm_mult.cc:29]   --->   Operation 2574 'select' 'select_ln29_128' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 2575 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_63 = and i64 %select_ln29_128, %and_ln29_62" [mm_mult.cc:29]   --->   Operation 2575 'and' 'and_ln29_63' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2576 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_31, i64 %and_ln29_63, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2576 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_71 : Operation 2577 [1/2] (3.25ns)   --->   "%b_load_32 = load i32* %b_addr_32, align 4" [mm_mult.cc:29]   --->   Operation 2577 'load' 'b_load_32' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_71 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_65)   --->   "%zext_ln29_297 = zext i32 %b_load_32 to i64" [mm_mult.cc:29]   --->   Operation 2578 'zext' 'zext_ln29_297' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_71 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_65)   --->   "%xor_ln29_64 = xor i7 %zext_ln29_295, 63" [mm_mult.cc:29]   --->   Operation 2579 'xor' 'xor_ln29_64' <Predicate = (!icmp_ln26 & icmp_ln29_33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_65)   --->   "%select_ln29_131 = select i1 %icmp_ln29_33, i7 %xor_ln29_64, i7 %zext_ln29_295" [mm_mult.cc:29]   --->   Operation 2580 'select' 'select_ln29_131' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_65)   --->   "%zext_ln29_298 = zext i7 %select_ln29_131 to i64" [mm_mult.cc:29]   --->   Operation 2581 'zext' 'zext_ln29_298' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_71 : Operation 2582 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_65 = shl i64 %zext_ln29_297, %zext_ln29_298" [mm_mult.cc:29]   --->   Operation 2582 'shl' 'shl_ln29_65' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2583 [1/2] (3.25ns)   --->   "%b_load_33 = load i32* %b_addr_33, align 4" [mm_mult.cc:29]   --->   Operation 2583 'load' 'b_load_33' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_71 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_67)   --->   "%zext_ln29_303 = zext i32 %b_load_33 to i64" [mm_mult.cc:29]   --->   Operation 2584 'zext' 'zext_ln29_303' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_71 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_67)   --->   "%xor_ln29_66 = xor i7 %zext_ln29_301, 63" [mm_mult.cc:29]   --->   Operation 2585 'xor' 'xor_ln29_66' <Predicate = (!icmp_ln26 & icmp_ln29_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_67)   --->   "%select_ln29_135 = select i1 %icmp_ln29_34, i7 %xor_ln29_66, i7 %zext_ln29_301" [mm_mult.cc:29]   --->   Operation 2586 'select' 'select_ln29_135' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_67)   --->   "%zext_ln29_304 = zext i7 %select_ln29_135 to i64" [mm_mult.cc:29]   --->   Operation 2587 'zext' 'zext_ln29_304' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_71 : Operation 2588 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_67 = shl i64 %zext_ln29_303, %zext_ln29_304" [mm_mult.cc:29]   --->   Operation 2588 'shl' 'shl_ln29_67' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2589 [1/1] (1.81ns)   --->   "%add_ln29_30 = add i14 %phi_mul101, 34" [mm_mult.cc:29]   --->   Operation 2589 'add' 'add_ln29_30' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2590 [1/1] (0.00ns)   --->   "%zext_ln29_35 = zext i14 %add_ln29_30 to i64" [mm_mult.cc:29]   --->   Operation 2590 'zext' 'zext_ln29_35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_71 : Operation 2591 [1/1] (0.00ns)   --->   "%b_addr_34 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_35" [mm_mult.cc:29]   --->   Operation 2591 'getelementptr' 'b_addr_34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_71 : Operation 2592 [2/2] (3.25ns)   --->   "%b_load_34 = load i32* %b_addr_34, align 4" [mm_mult.cc:29]   --->   Operation 2592 'load' 'b_load_34' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_71 : Operation 2593 [1/1] (1.81ns)   --->   "%add_ln29_31 = add i14 %phi_mul101, 35" [mm_mult.cc:29]   --->   Operation 2593 'add' 'add_ln29_31' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2594 [1/1] (0.00ns)   --->   "%zext_ln29_36 = zext i14 %add_ln29_31 to i64" [mm_mult.cc:29]   --->   Operation 2594 'zext' 'zext_ln29_36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_71 : Operation 2595 [1/1] (0.00ns)   --->   "%b_addr_35 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_36" [mm_mult.cc:29]   --->   Operation 2595 'getelementptr' 'b_addr_35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_71 : Operation 2596 [2/2] (3.25ns)   --->   "%b_load_35 = load i32* %b_addr_35, align 4" [mm_mult.cc:29]   --->   Operation 2596 'load' 'b_load_35' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 72 <SV = 21> <Delay = 7.67>
ST_72 : Operation 2597 [1/1] (1.81ns)   --->   "%add_ln29_125 = add i14 %mul_ln29, 32" [mm_mult.cc:29]   --->   Operation 2597 'add' 'add_ln29_125' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2598 [1/1] (0.00ns)   --->   "%sext_ln29_31 = sext i14 %add_ln29_125 to i64" [mm_mult.cc:29]   --->   Operation 2598 'sext' 'sext_ln29_31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2599 [1/1] (0.00ns)   --->   "%b_buff_addr_32 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_31" [mm_mult.cc:29]   --->   Operation 2599 'getelementptr' 'b_buff_addr_32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2600 [1/1] (1.81ns)   --->   "%add_ln29_126 = add i14 %mul_ln29, 33" [mm_mult.cc:29]   --->   Operation 2600 'add' 'add_ln29_126' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2601 [1/1] (0.00ns)   --->   "%sext_ln29_32 = sext i14 %add_ln29_126 to i64" [mm_mult.cc:29]   --->   Operation 2601 'sext' 'sext_ln29_32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2602 [1/1] (0.00ns)   --->   "%b_buff_addr_33 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_32" [mm_mult.cc:29]   --->   Operation 2602 'getelementptr' 'b_buff_addr_33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_65)   --->   "%tmp_85 = call i64 @llvm.part.select.i64(i64 %shl_ln29_65, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2603 'partselect' 'tmp_85' <Predicate = (!icmp_ln26 & icmp_ln29_33)> <Delay = 0.00>
ST_72 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_65)   --->   "%select_ln29_132 = select i1 %icmp_ln29_33, i64 %tmp_85, i64 %shl_ln29_65" [mm_mult.cc:29]   --->   Operation 2604 'select' 'select_ln29_132' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 2605 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_65 = and i64 %select_ln29_132, %and_ln29_64" [mm_mult.cc:29]   --->   Operation 2605 'and' 'and_ln29_65' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2606 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_32, i64 %and_ln29_65, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2606 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_72 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_67)   --->   "%tmp_86 = call i64 @llvm.part.select.i64(i64 %shl_ln29_67, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2607 'partselect' 'tmp_86' <Predicate = (!icmp_ln26 & icmp_ln29_34)> <Delay = 0.00>
ST_72 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_67)   --->   "%select_ln29_136 = select i1 %icmp_ln29_34, i64 %tmp_86, i64 %shl_ln29_67" [mm_mult.cc:29]   --->   Operation 2608 'select' 'select_ln29_136' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 2609 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_67 = and i64 %select_ln29_136, %and_ln29_66" [mm_mult.cc:29]   --->   Operation 2609 'and' 'and_ln29_67' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2610 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_33, i64 %and_ln29_67, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2610 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_72 : Operation 2611 [1/2] (3.25ns)   --->   "%b_load_34 = load i32* %b_addr_34, align 4" [mm_mult.cc:29]   --->   Operation 2611 'load' 'b_load_34' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_72 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_69)   --->   "%zext_ln29_309 = zext i32 %b_load_34 to i64" [mm_mult.cc:29]   --->   Operation 2612 'zext' 'zext_ln29_309' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2613 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_69)   --->   "%xor_ln29_68 = xor i7 %zext_ln29_307, 63" [mm_mult.cc:29]   --->   Operation 2613 'xor' 'xor_ln29_68' <Predicate = (!icmp_ln26 & icmp_ln29_35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_69)   --->   "%select_ln29_139 = select i1 %icmp_ln29_35, i7 %xor_ln29_68, i7 %zext_ln29_307" [mm_mult.cc:29]   --->   Operation 2614 'select' 'select_ln29_139' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_69)   --->   "%zext_ln29_310 = zext i7 %select_ln29_139 to i64" [mm_mult.cc:29]   --->   Operation 2615 'zext' 'zext_ln29_310' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2616 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_69 = shl i64 %zext_ln29_309, %zext_ln29_310" [mm_mult.cc:29]   --->   Operation 2616 'shl' 'shl_ln29_69' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2617 [1/2] (3.25ns)   --->   "%b_load_35 = load i32* %b_addr_35, align 4" [mm_mult.cc:29]   --->   Operation 2617 'load' 'b_load_35' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_72 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_71)   --->   "%zext_ln29_315 = zext i32 %b_load_35 to i64" [mm_mult.cc:29]   --->   Operation 2618 'zext' 'zext_ln29_315' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2619 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_71)   --->   "%xor_ln29_70 = xor i7 %zext_ln29_313, 63" [mm_mult.cc:29]   --->   Operation 2619 'xor' 'xor_ln29_70' <Predicate = (!icmp_ln26 & icmp_ln29_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2620 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_71)   --->   "%select_ln29_143 = select i1 %icmp_ln29_36, i7 %xor_ln29_70, i7 %zext_ln29_313" [mm_mult.cc:29]   --->   Operation 2620 'select' 'select_ln29_143' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 2621 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_71)   --->   "%zext_ln29_316 = zext i7 %select_ln29_143 to i64" [mm_mult.cc:29]   --->   Operation 2621 'zext' 'zext_ln29_316' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2622 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_71 = shl i64 %zext_ln29_315, %zext_ln29_316" [mm_mult.cc:29]   --->   Operation 2622 'shl' 'shl_ln29_71' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2623 [1/1] (1.81ns)   --->   "%add_ln29_32 = add i14 %phi_mul101, 36" [mm_mult.cc:29]   --->   Operation 2623 'add' 'add_ln29_32' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2624 [1/1] (0.00ns)   --->   "%zext_ln29_37 = zext i14 %add_ln29_32 to i64" [mm_mult.cc:29]   --->   Operation 2624 'zext' 'zext_ln29_37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2625 [1/1] (0.00ns)   --->   "%b_addr_36 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_37" [mm_mult.cc:29]   --->   Operation 2625 'getelementptr' 'b_addr_36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2626 [2/2] (3.25ns)   --->   "%b_load_36 = load i32* %b_addr_36, align 4" [mm_mult.cc:29]   --->   Operation 2626 'load' 'b_load_36' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_72 : Operation 2627 [1/1] (1.81ns)   --->   "%add_ln29_33 = add i14 %phi_mul101, 37" [mm_mult.cc:29]   --->   Operation 2627 'add' 'add_ln29_33' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2628 [1/1] (0.00ns)   --->   "%zext_ln29_38 = zext i14 %add_ln29_33 to i64" [mm_mult.cc:29]   --->   Operation 2628 'zext' 'zext_ln29_38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2629 [1/1] (0.00ns)   --->   "%b_addr_37 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_38" [mm_mult.cc:29]   --->   Operation 2629 'getelementptr' 'b_addr_37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2630 [2/2] (3.25ns)   --->   "%b_load_37 = load i32* %b_addr_37, align 4" [mm_mult.cc:29]   --->   Operation 2630 'load' 'b_load_37' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 73 <SV = 22> <Delay = 7.67>
ST_73 : Operation 2631 [1/1] (1.81ns)   --->   "%add_ln29_127 = add i14 %mul_ln29, 34" [mm_mult.cc:29]   --->   Operation 2631 'add' 'add_ln29_127' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln29_33 = sext i14 %add_ln29_127 to i64" [mm_mult.cc:29]   --->   Operation 2632 'sext' 'sext_ln29_33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_73 : Operation 2633 [1/1] (0.00ns)   --->   "%b_buff_addr_34 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_33" [mm_mult.cc:29]   --->   Operation 2633 'getelementptr' 'b_buff_addr_34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_73 : Operation 2634 [1/1] (1.81ns)   --->   "%add_ln29_128 = add i14 %mul_ln29, 35" [mm_mult.cc:29]   --->   Operation 2634 'add' 'add_ln29_128' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2635 [1/1] (0.00ns)   --->   "%sext_ln29_34 = sext i14 %add_ln29_128 to i64" [mm_mult.cc:29]   --->   Operation 2635 'sext' 'sext_ln29_34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_73 : Operation 2636 [1/1] (0.00ns)   --->   "%b_buff_addr_35 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_34" [mm_mult.cc:29]   --->   Operation 2636 'getelementptr' 'b_buff_addr_35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_73 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_69)   --->   "%tmp_87 = call i64 @llvm.part.select.i64(i64 %shl_ln29_69, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2637 'partselect' 'tmp_87' <Predicate = (!icmp_ln26 & icmp_ln29_35)> <Delay = 0.00>
ST_73 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_69)   --->   "%select_ln29_140 = select i1 %icmp_ln29_35, i64 %tmp_87, i64 %shl_ln29_69" [mm_mult.cc:29]   --->   Operation 2638 'select' 'select_ln29_140' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 2639 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_69 = and i64 %select_ln29_140, %and_ln29_68" [mm_mult.cc:29]   --->   Operation 2639 'and' 'and_ln29_69' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2640 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_34, i64 %and_ln29_69, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2640 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_73 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_71)   --->   "%tmp_88 = call i64 @llvm.part.select.i64(i64 %shl_ln29_71, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2641 'partselect' 'tmp_88' <Predicate = (!icmp_ln26 & icmp_ln29_36)> <Delay = 0.00>
ST_73 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_71)   --->   "%select_ln29_144 = select i1 %icmp_ln29_36, i64 %tmp_88, i64 %shl_ln29_71" [mm_mult.cc:29]   --->   Operation 2642 'select' 'select_ln29_144' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 2643 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_71 = and i64 %select_ln29_144, %and_ln29_70" [mm_mult.cc:29]   --->   Operation 2643 'and' 'and_ln29_71' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2644 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_35, i64 %and_ln29_71, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2644 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_73 : Operation 2645 [1/2] (3.25ns)   --->   "%b_load_36 = load i32* %b_addr_36, align 4" [mm_mult.cc:29]   --->   Operation 2645 'load' 'b_load_36' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_73 : Operation 2646 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_73)   --->   "%zext_ln29_321 = zext i32 %b_load_36 to i64" [mm_mult.cc:29]   --->   Operation 2646 'zext' 'zext_ln29_321' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_73 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_73)   --->   "%xor_ln29_72 = xor i7 %zext_ln29_319, 63" [mm_mult.cc:29]   --->   Operation 2647 'xor' 'xor_ln29_72' <Predicate = (!icmp_ln26 & icmp_ln29_37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_73)   --->   "%select_ln29_147 = select i1 %icmp_ln29_37, i7 %xor_ln29_72, i7 %zext_ln29_319" [mm_mult.cc:29]   --->   Operation 2648 'select' 'select_ln29_147' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_73)   --->   "%zext_ln29_322 = zext i7 %select_ln29_147 to i64" [mm_mult.cc:29]   --->   Operation 2649 'zext' 'zext_ln29_322' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_73 : Operation 2650 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_73 = shl i64 %zext_ln29_321, %zext_ln29_322" [mm_mult.cc:29]   --->   Operation 2650 'shl' 'shl_ln29_73' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2651 [1/2] (3.25ns)   --->   "%b_load_37 = load i32* %b_addr_37, align 4" [mm_mult.cc:29]   --->   Operation 2651 'load' 'b_load_37' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_73 : Operation 2652 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_75)   --->   "%zext_ln29_327 = zext i32 %b_load_37 to i64" [mm_mult.cc:29]   --->   Operation 2652 'zext' 'zext_ln29_327' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_73 : Operation 2653 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_75)   --->   "%xor_ln29_74 = xor i7 %zext_ln29_325, 63" [mm_mult.cc:29]   --->   Operation 2653 'xor' 'xor_ln29_74' <Predicate = (!icmp_ln26 & icmp_ln29_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2654 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_75)   --->   "%select_ln29_151 = select i1 %icmp_ln29_38, i7 %xor_ln29_74, i7 %zext_ln29_325" [mm_mult.cc:29]   --->   Operation 2654 'select' 'select_ln29_151' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_75)   --->   "%zext_ln29_328 = zext i7 %select_ln29_151 to i64" [mm_mult.cc:29]   --->   Operation 2655 'zext' 'zext_ln29_328' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_73 : Operation 2656 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_75 = shl i64 %zext_ln29_327, %zext_ln29_328" [mm_mult.cc:29]   --->   Operation 2656 'shl' 'shl_ln29_75' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2657 [1/1] (1.81ns)   --->   "%add_ln29_34 = add i14 %phi_mul101, 38" [mm_mult.cc:29]   --->   Operation 2657 'add' 'add_ln29_34' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2658 [1/1] (0.00ns)   --->   "%zext_ln29_39 = zext i14 %add_ln29_34 to i64" [mm_mult.cc:29]   --->   Operation 2658 'zext' 'zext_ln29_39' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_73 : Operation 2659 [1/1] (0.00ns)   --->   "%b_addr_38 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_39" [mm_mult.cc:29]   --->   Operation 2659 'getelementptr' 'b_addr_38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_73 : Operation 2660 [2/2] (3.25ns)   --->   "%b_load_38 = load i32* %b_addr_38, align 4" [mm_mult.cc:29]   --->   Operation 2660 'load' 'b_load_38' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_73 : Operation 2661 [1/1] (1.81ns)   --->   "%add_ln29_35 = add i14 %phi_mul101, 39" [mm_mult.cc:29]   --->   Operation 2661 'add' 'add_ln29_35' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2662 [1/1] (0.00ns)   --->   "%zext_ln29_40 = zext i14 %add_ln29_35 to i64" [mm_mult.cc:29]   --->   Operation 2662 'zext' 'zext_ln29_40' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_73 : Operation 2663 [1/1] (0.00ns)   --->   "%b_addr_39 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_40" [mm_mult.cc:29]   --->   Operation 2663 'getelementptr' 'b_addr_39' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_73 : Operation 2664 [2/2] (3.25ns)   --->   "%b_load_39 = load i32* %b_addr_39, align 4" [mm_mult.cc:29]   --->   Operation 2664 'load' 'b_load_39' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 74 <SV = 23> <Delay = 7.67>
ST_74 : Operation 2665 [1/1] (1.81ns)   --->   "%add_ln29_129 = add i14 %mul_ln29, 36" [mm_mult.cc:29]   --->   Operation 2665 'add' 'add_ln29_129' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2666 [1/1] (0.00ns)   --->   "%sext_ln29_35 = sext i14 %add_ln29_129 to i64" [mm_mult.cc:29]   --->   Operation 2666 'sext' 'sext_ln29_35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2667 [1/1] (0.00ns)   --->   "%b_buff_addr_36 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_35" [mm_mult.cc:29]   --->   Operation 2667 'getelementptr' 'b_buff_addr_36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2668 [1/1] (1.81ns)   --->   "%add_ln29_130 = add i14 %mul_ln29, 37" [mm_mult.cc:29]   --->   Operation 2668 'add' 'add_ln29_130' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2669 [1/1] (0.00ns)   --->   "%sext_ln29_36 = sext i14 %add_ln29_130 to i64" [mm_mult.cc:29]   --->   Operation 2669 'sext' 'sext_ln29_36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2670 [1/1] (0.00ns)   --->   "%b_buff_addr_37 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_36" [mm_mult.cc:29]   --->   Operation 2670 'getelementptr' 'b_buff_addr_37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_73)   --->   "%tmp_89 = call i64 @llvm.part.select.i64(i64 %shl_ln29_73, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2671 'partselect' 'tmp_89' <Predicate = (!icmp_ln26 & icmp_ln29_37)> <Delay = 0.00>
ST_74 : Operation 2672 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_73)   --->   "%select_ln29_148 = select i1 %icmp_ln29_37, i64 %tmp_89, i64 %shl_ln29_73" [mm_mult.cc:29]   --->   Operation 2672 'select' 'select_ln29_148' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 2673 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_73 = and i64 %select_ln29_148, %and_ln29_72" [mm_mult.cc:29]   --->   Operation 2673 'and' 'and_ln29_73' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2674 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_36, i64 %and_ln29_73, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2674 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_74 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_75)   --->   "%tmp_90 = call i64 @llvm.part.select.i64(i64 %shl_ln29_75, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2675 'partselect' 'tmp_90' <Predicate = (!icmp_ln26 & icmp_ln29_38)> <Delay = 0.00>
ST_74 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_75)   --->   "%select_ln29_152 = select i1 %icmp_ln29_38, i64 %tmp_90, i64 %shl_ln29_75" [mm_mult.cc:29]   --->   Operation 2676 'select' 'select_ln29_152' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 2677 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_75 = and i64 %select_ln29_152, %and_ln29_74" [mm_mult.cc:29]   --->   Operation 2677 'and' 'and_ln29_75' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2678 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_37, i64 %and_ln29_75, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2678 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_74 : Operation 2679 [1/2] (3.25ns)   --->   "%b_load_38 = load i32* %b_addr_38, align 4" [mm_mult.cc:29]   --->   Operation 2679 'load' 'b_load_38' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_74 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_77)   --->   "%zext_ln29_333 = zext i32 %b_load_38 to i64" [mm_mult.cc:29]   --->   Operation 2680 'zext' 'zext_ln29_333' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2681 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_77)   --->   "%xor_ln29_76 = xor i7 %zext_ln29_331, 63" [mm_mult.cc:29]   --->   Operation 2681 'xor' 'xor_ln29_76' <Predicate = (!icmp_ln26 & icmp_ln29_39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2682 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_77)   --->   "%select_ln29_155 = select i1 %icmp_ln29_39, i7 %xor_ln29_76, i7 %zext_ln29_331" [mm_mult.cc:29]   --->   Operation 2682 'select' 'select_ln29_155' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_77)   --->   "%zext_ln29_334 = zext i7 %select_ln29_155 to i64" [mm_mult.cc:29]   --->   Operation 2683 'zext' 'zext_ln29_334' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2684 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_77 = shl i64 %zext_ln29_333, %zext_ln29_334" [mm_mult.cc:29]   --->   Operation 2684 'shl' 'shl_ln29_77' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2685 [1/2] (3.25ns)   --->   "%b_load_39 = load i32* %b_addr_39, align 4" [mm_mult.cc:29]   --->   Operation 2685 'load' 'b_load_39' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_74 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_79)   --->   "%zext_ln29_339 = zext i32 %b_load_39 to i64" [mm_mult.cc:29]   --->   Operation 2686 'zext' 'zext_ln29_339' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_79)   --->   "%xor_ln29_78 = xor i7 %zext_ln29_337, 63" [mm_mult.cc:29]   --->   Operation 2687 'xor' 'xor_ln29_78' <Predicate = (!icmp_ln26 & icmp_ln29_40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2688 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_79)   --->   "%select_ln29_159 = select i1 %icmp_ln29_40, i7 %xor_ln29_78, i7 %zext_ln29_337" [mm_mult.cc:29]   --->   Operation 2688 'select' 'select_ln29_159' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_79)   --->   "%zext_ln29_340 = zext i7 %select_ln29_159 to i64" [mm_mult.cc:29]   --->   Operation 2689 'zext' 'zext_ln29_340' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2690 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_79 = shl i64 %zext_ln29_339, %zext_ln29_340" [mm_mult.cc:29]   --->   Operation 2690 'shl' 'shl_ln29_79' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2691 [1/1] (1.81ns)   --->   "%add_ln29_36 = add i14 %phi_mul101, 40" [mm_mult.cc:29]   --->   Operation 2691 'add' 'add_ln29_36' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2692 [1/1] (0.00ns)   --->   "%zext_ln29_41 = zext i14 %add_ln29_36 to i64" [mm_mult.cc:29]   --->   Operation 2692 'zext' 'zext_ln29_41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2693 [1/1] (0.00ns)   --->   "%b_addr_40 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_41" [mm_mult.cc:29]   --->   Operation 2693 'getelementptr' 'b_addr_40' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2694 [2/2] (3.25ns)   --->   "%b_load_40 = load i32* %b_addr_40, align 4" [mm_mult.cc:29]   --->   Operation 2694 'load' 'b_load_40' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_74 : Operation 2695 [1/1] (1.81ns)   --->   "%add_ln29_37 = add i14 %phi_mul101, 41" [mm_mult.cc:29]   --->   Operation 2695 'add' 'add_ln29_37' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2696 [1/1] (0.00ns)   --->   "%zext_ln29_42 = zext i14 %add_ln29_37 to i64" [mm_mult.cc:29]   --->   Operation 2696 'zext' 'zext_ln29_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2697 [1/1] (0.00ns)   --->   "%b_addr_41 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_42" [mm_mult.cc:29]   --->   Operation 2697 'getelementptr' 'b_addr_41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2698 [2/2] (3.25ns)   --->   "%b_load_41 = load i32* %b_addr_41, align 4" [mm_mult.cc:29]   --->   Operation 2698 'load' 'b_load_41' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 75 <SV = 24> <Delay = 7.67>
ST_75 : Operation 2699 [1/1] (1.81ns)   --->   "%add_ln29_131 = add i14 %mul_ln29, 38" [mm_mult.cc:29]   --->   Operation 2699 'add' 'add_ln29_131' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2700 [1/1] (0.00ns)   --->   "%sext_ln29_37 = sext i14 %add_ln29_131 to i64" [mm_mult.cc:29]   --->   Operation 2700 'sext' 'sext_ln29_37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_75 : Operation 2701 [1/1] (0.00ns)   --->   "%b_buff_addr_38 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_37" [mm_mult.cc:29]   --->   Operation 2701 'getelementptr' 'b_buff_addr_38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_75 : Operation 2702 [1/1] (1.81ns)   --->   "%add_ln29_132 = add i14 %mul_ln29, 39" [mm_mult.cc:29]   --->   Operation 2702 'add' 'add_ln29_132' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2703 [1/1] (0.00ns)   --->   "%sext_ln29_38 = sext i14 %add_ln29_132 to i64" [mm_mult.cc:29]   --->   Operation 2703 'sext' 'sext_ln29_38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_75 : Operation 2704 [1/1] (0.00ns)   --->   "%b_buff_addr_39 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_38" [mm_mult.cc:29]   --->   Operation 2704 'getelementptr' 'b_buff_addr_39' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_75 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_77)   --->   "%tmp_91 = call i64 @llvm.part.select.i64(i64 %shl_ln29_77, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2705 'partselect' 'tmp_91' <Predicate = (!icmp_ln26 & icmp_ln29_39)> <Delay = 0.00>
ST_75 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_77)   --->   "%select_ln29_156 = select i1 %icmp_ln29_39, i64 %tmp_91, i64 %shl_ln29_77" [mm_mult.cc:29]   --->   Operation 2706 'select' 'select_ln29_156' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 2707 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_77 = and i64 %select_ln29_156, %and_ln29_76" [mm_mult.cc:29]   --->   Operation 2707 'and' 'and_ln29_77' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2708 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_38, i64 %and_ln29_77, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2708 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_75 : Operation 2709 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_79)   --->   "%tmp_92 = call i64 @llvm.part.select.i64(i64 %shl_ln29_79, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2709 'partselect' 'tmp_92' <Predicate = (!icmp_ln26 & icmp_ln29_40)> <Delay = 0.00>
ST_75 : Operation 2710 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_79)   --->   "%select_ln29_160 = select i1 %icmp_ln29_40, i64 %tmp_92, i64 %shl_ln29_79" [mm_mult.cc:29]   --->   Operation 2710 'select' 'select_ln29_160' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 2711 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_79 = and i64 %select_ln29_160, %and_ln29_78" [mm_mult.cc:29]   --->   Operation 2711 'and' 'and_ln29_79' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2712 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_39, i64 %and_ln29_79, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2712 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_75 : Operation 2713 [1/2] (3.25ns)   --->   "%b_load_40 = load i32* %b_addr_40, align 4" [mm_mult.cc:29]   --->   Operation 2713 'load' 'b_load_40' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_75 : Operation 2714 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_81)   --->   "%zext_ln29_345 = zext i32 %b_load_40 to i64" [mm_mult.cc:29]   --->   Operation 2714 'zext' 'zext_ln29_345' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_75 : Operation 2715 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_81)   --->   "%xor_ln29_80 = xor i7 %zext_ln29_343, 63" [mm_mult.cc:29]   --->   Operation 2715 'xor' 'xor_ln29_80' <Predicate = (!icmp_ln26 & icmp_ln29_41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2716 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_81)   --->   "%select_ln29_163 = select i1 %icmp_ln29_41, i7 %xor_ln29_80, i7 %zext_ln29_343" [mm_mult.cc:29]   --->   Operation 2716 'select' 'select_ln29_163' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_81)   --->   "%zext_ln29_346 = zext i7 %select_ln29_163 to i64" [mm_mult.cc:29]   --->   Operation 2717 'zext' 'zext_ln29_346' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_75 : Operation 2718 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_81 = shl i64 %zext_ln29_345, %zext_ln29_346" [mm_mult.cc:29]   --->   Operation 2718 'shl' 'shl_ln29_81' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2719 [1/2] (3.25ns)   --->   "%b_load_41 = load i32* %b_addr_41, align 4" [mm_mult.cc:29]   --->   Operation 2719 'load' 'b_load_41' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_75 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_83)   --->   "%zext_ln29_351 = zext i32 %b_load_41 to i64" [mm_mult.cc:29]   --->   Operation 2720 'zext' 'zext_ln29_351' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_75 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_83)   --->   "%xor_ln29_82 = xor i7 %zext_ln29_349, 63" [mm_mult.cc:29]   --->   Operation 2721 'xor' 'xor_ln29_82' <Predicate = (!icmp_ln26 & icmp_ln29_42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2722 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_83)   --->   "%select_ln29_167 = select i1 %icmp_ln29_42, i7 %xor_ln29_82, i7 %zext_ln29_349" [mm_mult.cc:29]   --->   Operation 2722 'select' 'select_ln29_167' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_83)   --->   "%zext_ln29_352 = zext i7 %select_ln29_167 to i64" [mm_mult.cc:29]   --->   Operation 2723 'zext' 'zext_ln29_352' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_75 : Operation 2724 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_83 = shl i64 %zext_ln29_351, %zext_ln29_352" [mm_mult.cc:29]   --->   Operation 2724 'shl' 'shl_ln29_83' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2725 [1/1] (1.81ns)   --->   "%add_ln29_38 = add i14 %phi_mul101, 42" [mm_mult.cc:29]   --->   Operation 2725 'add' 'add_ln29_38' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2726 [1/1] (0.00ns)   --->   "%zext_ln29_43 = zext i14 %add_ln29_38 to i64" [mm_mult.cc:29]   --->   Operation 2726 'zext' 'zext_ln29_43' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_75 : Operation 2727 [1/1] (0.00ns)   --->   "%b_addr_42 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_43" [mm_mult.cc:29]   --->   Operation 2727 'getelementptr' 'b_addr_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_75 : Operation 2728 [2/2] (3.25ns)   --->   "%b_load_42 = load i32* %b_addr_42, align 4" [mm_mult.cc:29]   --->   Operation 2728 'load' 'b_load_42' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_75 : Operation 2729 [1/1] (1.81ns)   --->   "%add_ln29_39 = add i14 %phi_mul101, 43" [mm_mult.cc:29]   --->   Operation 2729 'add' 'add_ln29_39' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2730 [1/1] (0.00ns)   --->   "%zext_ln29_44 = zext i14 %add_ln29_39 to i64" [mm_mult.cc:29]   --->   Operation 2730 'zext' 'zext_ln29_44' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_75 : Operation 2731 [1/1] (0.00ns)   --->   "%b_addr_43 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_44" [mm_mult.cc:29]   --->   Operation 2731 'getelementptr' 'b_addr_43' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_75 : Operation 2732 [2/2] (3.25ns)   --->   "%b_load_43 = load i32* %b_addr_43, align 4" [mm_mult.cc:29]   --->   Operation 2732 'load' 'b_load_43' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 76 <SV = 25> <Delay = 7.67>
ST_76 : Operation 2733 [1/1] (1.81ns)   --->   "%add_ln29_133 = add i14 %mul_ln29, 40" [mm_mult.cc:29]   --->   Operation 2733 'add' 'add_ln29_133' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2734 [1/1] (0.00ns)   --->   "%sext_ln29_39 = sext i14 %add_ln29_133 to i64" [mm_mult.cc:29]   --->   Operation 2734 'sext' 'sext_ln29_39' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_76 : Operation 2735 [1/1] (0.00ns)   --->   "%b_buff_addr_40 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_39" [mm_mult.cc:29]   --->   Operation 2735 'getelementptr' 'b_buff_addr_40' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_76 : Operation 2736 [1/1] (1.81ns)   --->   "%add_ln29_134 = add i14 %mul_ln29, 41" [mm_mult.cc:29]   --->   Operation 2736 'add' 'add_ln29_134' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2737 [1/1] (0.00ns)   --->   "%sext_ln29_40 = sext i14 %add_ln29_134 to i64" [mm_mult.cc:29]   --->   Operation 2737 'sext' 'sext_ln29_40' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_76 : Operation 2738 [1/1] (0.00ns)   --->   "%b_buff_addr_41 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_40" [mm_mult.cc:29]   --->   Operation 2738 'getelementptr' 'b_buff_addr_41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_76 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_81)   --->   "%tmp_93 = call i64 @llvm.part.select.i64(i64 %shl_ln29_81, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2739 'partselect' 'tmp_93' <Predicate = (!icmp_ln26 & icmp_ln29_41)> <Delay = 0.00>
ST_76 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_81)   --->   "%select_ln29_164 = select i1 %icmp_ln29_41, i64 %tmp_93, i64 %shl_ln29_81" [mm_mult.cc:29]   --->   Operation 2740 'select' 'select_ln29_164' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 2741 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_81 = and i64 %select_ln29_164, %and_ln29_80" [mm_mult.cc:29]   --->   Operation 2741 'and' 'and_ln29_81' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2742 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_40, i64 %and_ln29_81, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2742 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_76 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_83)   --->   "%tmp_94 = call i64 @llvm.part.select.i64(i64 %shl_ln29_83, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2743 'partselect' 'tmp_94' <Predicate = (!icmp_ln26 & icmp_ln29_42)> <Delay = 0.00>
ST_76 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_83)   --->   "%select_ln29_168 = select i1 %icmp_ln29_42, i64 %tmp_94, i64 %shl_ln29_83" [mm_mult.cc:29]   --->   Operation 2744 'select' 'select_ln29_168' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 2745 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_83 = and i64 %select_ln29_168, %and_ln29_82" [mm_mult.cc:29]   --->   Operation 2745 'and' 'and_ln29_83' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2746 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_41, i64 %and_ln29_83, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2746 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_76 : Operation 2747 [1/2] (3.25ns)   --->   "%b_load_42 = load i32* %b_addr_42, align 4" [mm_mult.cc:29]   --->   Operation 2747 'load' 'b_load_42' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_76 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_85)   --->   "%zext_ln29_357 = zext i32 %b_load_42 to i64" [mm_mult.cc:29]   --->   Operation 2748 'zext' 'zext_ln29_357' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_76 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_85)   --->   "%xor_ln29_84 = xor i7 %zext_ln29_355, 63" [mm_mult.cc:29]   --->   Operation 2749 'xor' 'xor_ln29_84' <Predicate = (!icmp_ln26 & icmp_ln29_43)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_85)   --->   "%select_ln29_171 = select i1 %icmp_ln29_43, i7 %xor_ln29_84, i7 %zext_ln29_355" [mm_mult.cc:29]   --->   Operation 2750 'select' 'select_ln29_171' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_85)   --->   "%zext_ln29_358 = zext i7 %select_ln29_171 to i64" [mm_mult.cc:29]   --->   Operation 2751 'zext' 'zext_ln29_358' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_76 : Operation 2752 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_85 = shl i64 %zext_ln29_357, %zext_ln29_358" [mm_mult.cc:29]   --->   Operation 2752 'shl' 'shl_ln29_85' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2753 [1/2] (3.25ns)   --->   "%b_load_43 = load i32* %b_addr_43, align 4" [mm_mult.cc:29]   --->   Operation 2753 'load' 'b_load_43' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_76 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_87)   --->   "%zext_ln29_363 = zext i32 %b_load_43 to i64" [mm_mult.cc:29]   --->   Operation 2754 'zext' 'zext_ln29_363' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_76 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_87)   --->   "%xor_ln29_86 = xor i7 %zext_ln29_361, 63" [mm_mult.cc:29]   --->   Operation 2755 'xor' 'xor_ln29_86' <Predicate = (!icmp_ln26 & icmp_ln29_44)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2756 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_87)   --->   "%select_ln29_175 = select i1 %icmp_ln29_44, i7 %xor_ln29_86, i7 %zext_ln29_361" [mm_mult.cc:29]   --->   Operation 2756 'select' 'select_ln29_175' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_87)   --->   "%zext_ln29_364 = zext i7 %select_ln29_175 to i64" [mm_mult.cc:29]   --->   Operation 2757 'zext' 'zext_ln29_364' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_76 : Operation 2758 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_87 = shl i64 %zext_ln29_363, %zext_ln29_364" [mm_mult.cc:29]   --->   Operation 2758 'shl' 'shl_ln29_87' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2759 [1/1] (1.81ns)   --->   "%add_ln29_40 = add i14 %phi_mul101, 44" [mm_mult.cc:29]   --->   Operation 2759 'add' 'add_ln29_40' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2760 [1/1] (0.00ns)   --->   "%zext_ln29_45 = zext i14 %add_ln29_40 to i64" [mm_mult.cc:29]   --->   Operation 2760 'zext' 'zext_ln29_45' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_76 : Operation 2761 [1/1] (0.00ns)   --->   "%b_addr_44 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_45" [mm_mult.cc:29]   --->   Operation 2761 'getelementptr' 'b_addr_44' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_76 : Operation 2762 [2/2] (3.25ns)   --->   "%b_load_44 = load i32* %b_addr_44, align 4" [mm_mult.cc:29]   --->   Operation 2762 'load' 'b_load_44' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_76 : Operation 2763 [1/1] (1.81ns)   --->   "%add_ln29_41 = add i14 %phi_mul101, 45" [mm_mult.cc:29]   --->   Operation 2763 'add' 'add_ln29_41' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2764 [1/1] (0.00ns)   --->   "%zext_ln29_46 = zext i14 %add_ln29_41 to i64" [mm_mult.cc:29]   --->   Operation 2764 'zext' 'zext_ln29_46' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_76 : Operation 2765 [1/1] (0.00ns)   --->   "%b_addr_45 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_46" [mm_mult.cc:29]   --->   Operation 2765 'getelementptr' 'b_addr_45' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_76 : Operation 2766 [2/2] (3.25ns)   --->   "%b_load_45 = load i32* %b_addr_45, align 4" [mm_mult.cc:29]   --->   Operation 2766 'load' 'b_load_45' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 77 <SV = 26> <Delay = 7.67>
ST_77 : Operation 2767 [1/1] (1.81ns)   --->   "%add_ln29_135 = add i14 %mul_ln29, 42" [mm_mult.cc:29]   --->   Operation 2767 'add' 'add_ln29_135' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2768 [1/1] (0.00ns)   --->   "%sext_ln29_41 = sext i14 %add_ln29_135 to i64" [mm_mult.cc:29]   --->   Operation 2768 'sext' 'sext_ln29_41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_77 : Operation 2769 [1/1] (0.00ns)   --->   "%b_buff_addr_42 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_41" [mm_mult.cc:29]   --->   Operation 2769 'getelementptr' 'b_buff_addr_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_77 : Operation 2770 [1/1] (1.81ns)   --->   "%add_ln29_136 = add i14 %mul_ln29, 43" [mm_mult.cc:29]   --->   Operation 2770 'add' 'add_ln29_136' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2771 [1/1] (0.00ns)   --->   "%sext_ln29_42 = sext i14 %add_ln29_136 to i64" [mm_mult.cc:29]   --->   Operation 2771 'sext' 'sext_ln29_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_77 : Operation 2772 [1/1] (0.00ns)   --->   "%b_buff_addr_43 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_42" [mm_mult.cc:29]   --->   Operation 2772 'getelementptr' 'b_buff_addr_43' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_77 : Operation 2773 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_85)   --->   "%tmp_95 = call i64 @llvm.part.select.i64(i64 %shl_ln29_85, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2773 'partselect' 'tmp_95' <Predicate = (!icmp_ln26 & icmp_ln29_43)> <Delay = 0.00>
ST_77 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_85)   --->   "%select_ln29_172 = select i1 %icmp_ln29_43, i64 %tmp_95, i64 %shl_ln29_85" [mm_mult.cc:29]   --->   Operation 2774 'select' 'select_ln29_172' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 2775 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_85 = and i64 %select_ln29_172, %and_ln29_84" [mm_mult.cc:29]   --->   Operation 2775 'and' 'and_ln29_85' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2776 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_42, i64 %and_ln29_85, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2776 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_77 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_87)   --->   "%tmp_96 = call i64 @llvm.part.select.i64(i64 %shl_ln29_87, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2777 'partselect' 'tmp_96' <Predicate = (!icmp_ln26 & icmp_ln29_44)> <Delay = 0.00>
ST_77 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_87)   --->   "%select_ln29_176 = select i1 %icmp_ln29_44, i64 %tmp_96, i64 %shl_ln29_87" [mm_mult.cc:29]   --->   Operation 2778 'select' 'select_ln29_176' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 2779 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_87 = and i64 %select_ln29_176, %and_ln29_86" [mm_mult.cc:29]   --->   Operation 2779 'and' 'and_ln29_87' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2780 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_43, i64 %and_ln29_87, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2780 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_77 : Operation 2781 [1/2] (3.25ns)   --->   "%b_load_44 = load i32* %b_addr_44, align 4" [mm_mult.cc:29]   --->   Operation 2781 'load' 'b_load_44' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_77 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_89)   --->   "%zext_ln29_369 = zext i32 %b_load_44 to i64" [mm_mult.cc:29]   --->   Operation 2782 'zext' 'zext_ln29_369' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_77 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_89)   --->   "%xor_ln29_88 = xor i7 %zext_ln29_367, 63" [mm_mult.cc:29]   --->   Operation 2783 'xor' 'xor_ln29_88' <Predicate = (!icmp_ln26 & icmp_ln29_45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2784 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_89)   --->   "%select_ln29_179 = select i1 %icmp_ln29_45, i7 %xor_ln29_88, i7 %zext_ln29_367" [mm_mult.cc:29]   --->   Operation 2784 'select' 'select_ln29_179' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 2785 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_89)   --->   "%zext_ln29_370 = zext i7 %select_ln29_179 to i64" [mm_mult.cc:29]   --->   Operation 2785 'zext' 'zext_ln29_370' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_77 : Operation 2786 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_89 = shl i64 %zext_ln29_369, %zext_ln29_370" [mm_mult.cc:29]   --->   Operation 2786 'shl' 'shl_ln29_89' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2787 [1/2] (3.25ns)   --->   "%b_load_45 = load i32* %b_addr_45, align 4" [mm_mult.cc:29]   --->   Operation 2787 'load' 'b_load_45' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_77 : Operation 2788 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_91)   --->   "%zext_ln29_375 = zext i32 %b_load_45 to i64" [mm_mult.cc:29]   --->   Operation 2788 'zext' 'zext_ln29_375' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_77 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_91)   --->   "%xor_ln29_90 = xor i7 %zext_ln29_373, 63" [mm_mult.cc:29]   --->   Operation 2789 'xor' 'xor_ln29_90' <Predicate = (!icmp_ln26 & icmp_ln29_46)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2790 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_91)   --->   "%select_ln29_183 = select i1 %icmp_ln29_46, i7 %xor_ln29_90, i7 %zext_ln29_373" [mm_mult.cc:29]   --->   Operation 2790 'select' 'select_ln29_183' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_91)   --->   "%zext_ln29_376 = zext i7 %select_ln29_183 to i64" [mm_mult.cc:29]   --->   Operation 2791 'zext' 'zext_ln29_376' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_77 : Operation 2792 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_91 = shl i64 %zext_ln29_375, %zext_ln29_376" [mm_mult.cc:29]   --->   Operation 2792 'shl' 'shl_ln29_91' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2793 [1/1] (1.81ns)   --->   "%add_ln29_42 = add i14 %phi_mul101, 46" [mm_mult.cc:29]   --->   Operation 2793 'add' 'add_ln29_42' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2794 [1/1] (0.00ns)   --->   "%zext_ln29_47 = zext i14 %add_ln29_42 to i64" [mm_mult.cc:29]   --->   Operation 2794 'zext' 'zext_ln29_47' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_77 : Operation 2795 [1/1] (0.00ns)   --->   "%b_addr_46 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_47" [mm_mult.cc:29]   --->   Operation 2795 'getelementptr' 'b_addr_46' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_77 : Operation 2796 [2/2] (3.25ns)   --->   "%b_load_46 = load i32* %b_addr_46, align 4" [mm_mult.cc:29]   --->   Operation 2796 'load' 'b_load_46' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_77 : Operation 2797 [1/1] (1.81ns)   --->   "%add_ln29_43 = add i14 %phi_mul101, 47" [mm_mult.cc:29]   --->   Operation 2797 'add' 'add_ln29_43' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2798 [1/1] (0.00ns)   --->   "%zext_ln29_48 = zext i14 %add_ln29_43 to i64" [mm_mult.cc:29]   --->   Operation 2798 'zext' 'zext_ln29_48' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_77 : Operation 2799 [1/1] (0.00ns)   --->   "%b_addr_47 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_48" [mm_mult.cc:29]   --->   Operation 2799 'getelementptr' 'b_addr_47' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_77 : Operation 2800 [2/2] (3.25ns)   --->   "%b_load_47 = load i32* %b_addr_47, align 4" [mm_mult.cc:29]   --->   Operation 2800 'load' 'b_load_47' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 78 <SV = 27> <Delay = 7.67>
ST_78 : Operation 2801 [1/1] (1.81ns)   --->   "%add_ln29_137 = add i14 %mul_ln29, 44" [mm_mult.cc:29]   --->   Operation 2801 'add' 'add_ln29_137' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2802 [1/1] (0.00ns)   --->   "%sext_ln29_43 = sext i14 %add_ln29_137 to i64" [mm_mult.cc:29]   --->   Operation 2802 'sext' 'sext_ln29_43' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_78 : Operation 2803 [1/1] (0.00ns)   --->   "%b_buff_addr_44 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_43" [mm_mult.cc:29]   --->   Operation 2803 'getelementptr' 'b_buff_addr_44' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_78 : Operation 2804 [1/1] (1.81ns)   --->   "%add_ln29_138 = add i14 %mul_ln29, 45" [mm_mult.cc:29]   --->   Operation 2804 'add' 'add_ln29_138' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2805 [1/1] (0.00ns)   --->   "%sext_ln29_44 = sext i14 %add_ln29_138 to i64" [mm_mult.cc:29]   --->   Operation 2805 'sext' 'sext_ln29_44' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_78 : Operation 2806 [1/1] (0.00ns)   --->   "%b_buff_addr_45 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_44" [mm_mult.cc:29]   --->   Operation 2806 'getelementptr' 'b_buff_addr_45' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_78 : Operation 2807 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_89)   --->   "%tmp_97 = call i64 @llvm.part.select.i64(i64 %shl_ln29_89, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2807 'partselect' 'tmp_97' <Predicate = (!icmp_ln26 & icmp_ln29_45)> <Delay = 0.00>
ST_78 : Operation 2808 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_89)   --->   "%select_ln29_180 = select i1 %icmp_ln29_45, i64 %tmp_97, i64 %shl_ln29_89" [mm_mult.cc:29]   --->   Operation 2808 'select' 'select_ln29_180' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2809 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_89 = and i64 %select_ln29_180, %and_ln29_88" [mm_mult.cc:29]   --->   Operation 2809 'and' 'and_ln29_89' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2810 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_44, i64 %and_ln29_89, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2810 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_78 : Operation 2811 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_91)   --->   "%tmp_98 = call i64 @llvm.part.select.i64(i64 %shl_ln29_91, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2811 'partselect' 'tmp_98' <Predicate = (!icmp_ln26 & icmp_ln29_46)> <Delay = 0.00>
ST_78 : Operation 2812 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_91)   --->   "%select_ln29_184 = select i1 %icmp_ln29_46, i64 %tmp_98, i64 %shl_ln29_91" [mm_mult.cc:29]   --->   Operation 2812 'select' 'select_ln29_184' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2813 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_91 = and i64 %select_ln29_184, %and_ln29_90" [mm_mult.cc:29]   --->   Operation 2813 'and' 'and_ln29_91' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2814 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_45, i64 %and_ln29_91, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2814 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_78 : Operation 2815 [1/2] (3.25ns)   --->   "%b_load_46 = load i32* %b_addr_46, align 4" [mm_mult.cc:29]   --->   Operation 2815 'load' 'b_load_46' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_78 : Operation 2816 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_93)   --->   "%zext_ln29_381 = zext i32 %b_load_46 to i64" [mm_mult.cc:29]   --->   Operation 2816 'zext' 'zext_ln29_381' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_78 : Operation 2817 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_93)   --->   "%xor_ln29_92 = xor i7 %zext_ln29_379, 63" [mm_mult.cc:29]   --->   Operation 2817 'xor' 'xor_ln29_92' <Predicate = (!icmp_ln26 & icmp_ln29_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2818 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_93)   --->   "%select_ln29_187 = select i1 %icmp_ln29_47, i7 %xor_ln29_92, i7 %zext_ln29_379" [mm_mult.cc:29]   --->   Operation 2818 'select' 'select_ln29_187' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_93)   --->   "%zext_ln29_382 = zext i7 %select_ln29_187 to i64" [mm_mult.cc:29]   --->   Operation 2819 'zext' 'zext_ln29_382' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_78 : Operation 2820 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_93 = shl i64 %zext_ln29_381, %zext_ln29_382" [mm_mult.cc:29]   --->   Operation 2820 'shl' 'shl_ln29_93' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2821 [1/2] (3.25ns)   --->   "%b_load_47 = load i32* %b_addr_47, align 4" [mm_mult.cc:29]   --->   Operation 2821 'load' 'b_load_47' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_78 : Operation 2822 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_95)   --->   "%zext_ln29_387 = zext i32 %b_load_47 to i64" [mm_mult.cc:29]   --->   Operation 2822 'zext' 'zext_ln29_387' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_78 : Operation 2823 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_95)   --->   "%xor_ln29_94 = xor i7 %zext_ln29_385, 63" [mm_mult.cc:29]   --->   Operation 2823 'xor' 'xor_ln29_94' <Predicate = (!icmp_ln26 & icmp_ln29_48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2824 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_95)   --->   "%select_ln29_191 = select i1 %icmp_ln29_48, i7 %xor_ln29_94, i7 %zext_ln29_385" [mm_mult.cc:29]   --->   Operation 2824 'select' 'select_ln29_191' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2825 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_95)   --->   "%zext_ln29_388 = zext i7 %select_ln29_191 to i64" [mm_mult.cc:29]   --->   Operation 2825 'zext' 'zext_ln29_388' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_78 : Operation 2826 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_95 = shl i64 %zext_ln29_387, %zext_ln29_388" [mm_mult.cc:29]   --->   Operation 2826 'shl' 'shl_ln29_95' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2827 [1/1] (1.81ns)   --->   "%add_ln29_44 = add i14 %phi_mul101, 48" [mm_mult.cc:29]   --->   Operation 2827 'add' 'add_ln29_44' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2828 [1/1] (0.00ns)   --->   "%zext_ln29_49 = zext i14 %add_ln29_44 to i64" [mm_mult.cc:29]   --->   Operation 2828 'zext' 'zext_ln29_49' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_78 : Operation 2829 [1/1] (0.00ns)   --->   "%b_addr_48 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_49" [mm_mult.cc:29]   --->   Operation 2829 'getelementptr' 'b_addr_48' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_78 : Operation 2830 [2/2] (3.25ns)   --->   "%b_load_48 = load i32* %b_addr_48, align 4" [mm_mult.cc:29]   --->   Operation 2830 'load' 'b_load_48' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_78 : Operation 2831 [1/1] (1.81ns)   --->   "%add_ln29_45 = add i14 %phi_mul101, 49" [mm_mult.cc:29]   --->   Operation 2831 'add' 'add_ln29_45' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2832 [1/1] (0.00ns)   --->   "%zext_ln29_50 = zext i14 %add_ln29_45 to i64" [mm_mult.cc:29]   --->   Operation 2832 'zext' 'zext_ln29_50' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_78 : Operation 2833 [1/1] (0.00ns)   --->   "%b_addr_49 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_50" [mm_mult.cc:29]   --->   Operation 2833 'getelementptr' 'b_addr_49' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_78 : Operation 2834 [2/2] (3.25ns)   --->   "%b_load_49 = load i32* %b_addr_49, align 4" [mm_mult.cc:29]   --->   Operation 2834 'load' 'b_load_49' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 79 <SV = 28> <Delay = 7.67>
ST_79 : Operation 2835 [1/1] (1.81ns)   --->   "%add_ln29_139 = add i14 %mul_ln29, 46" [mm_mult.cc:29]   --->   Operation 2835 'add' 'add_ln29_139' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2836 [1/1] (0.00ns)   --->   "%sext_ln29_45 = sext i14 %add_ln29_139 to i64" [mm_mult.cc:29]   --->   Operation 2836 'sext' 'sext_ln29_45' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_79 : Operation 2837 [1/1] (0.00ns)   --->   "%b_buff_addr_46 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_45" [mm_mult.cc:29]   --->   Operation 2837 'getelementptr' 'b_buff_addr_46' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_79 : Operation 2838 [1/1] (1.81ns)   --->   "%add_ln29_140 = add i14 %mul_ln29, 47" [mm_mult.cc:29]   --->   Operation 2838 'add' 'add_ln29_140' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2839 [1/1] (0.00ns)   --->   "%sext_ln29_46 = sext i14 %add_ln29_140 to i64" [mm_mult.cc:29]   --->   Operation 2839 'sext' 'sext_ln29_46' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_79 : Operation 2840 [1/1] (0.00ns)   --->   "%b_buff_addr_47 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_46" [mm_mult.cc:29]   --->   Operation 2840 'getelementptr' 'b_buff_addr_47' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_79 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_93)   --->   "%tmp_99 = call i64 @llvm.part.select.i64(i64 %shl_ln29_93, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2841 'partselect' 'tmp_99' <Predicate = (!icmp_ln26 & icmp_ln29_47)> <Delay = 0.00>
ST_79 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_93)   --->   "%select_ln29_188 = select i1 %icmp_ln29_47, i64 %tmp_99, i64 %shl_ln29_93" [mm_mult.cc:29]   --->   Operation 2842 'select' 'select_ln29_188' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 2843 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_93 = and i64 %select_ln29_188, %and_ln29_92" [mm_mult.cc:29]   --->   Operation 2843 'and' 'and_ln29_93' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2844 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_46, i64 %and_ln29_93, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2844 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_79 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_95)   --->   "%tmp_100 = call i64 @llvm.part.select.i64(i64 %shl_ln29_95, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2845 'partselect' 'tmp_100' <Predicate = (!icmp_ln26 & icmp_ln29_48)> <Delay = 0.00>
ST_79 : Operation 2846 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_95)   --->   "%select_ln29_192 = select i1 %icmp_ln29_48, i64 %tmp_100, i64 %shl_ln29_95" [mm_mult.cc:29]   --->   Operation 2846 'select' 'select_ln29_192' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 2847 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_95 = and i64 %select_ln29_192, %and_ln29_94" [mm_mult.cc:29]   --->   Operation 2847 'and' 'and_ln29_95' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2848 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_47, i64 %and_ln29_95, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2848 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_79 : Operation 2849 [1/2] (3.25ns)   --->   "%b_load_48 = load i32* %b_addr_48, align 4" [mm_mult.cc:29]   --->   Operation 2849 'load' 'b_load_48' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_79 : Operation 2850 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_97)   --->   "%zext_ln29_393 = zext i32 %b_load_48 to i64" [mm_mult.cc:29]   --->   Operation 2850 'zext' 'zext_ln29_393' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_79 : Operation 2851 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_97)   --->   "%xor_ln29_96 = xor i7 %zext_ln29_391, 63" [mm_mult.cc:29]   --->   Operation 2851 'xor' 'xor_ln29_96' <Predicate = (!icmp_ln26 & icmp_ln29_49)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2852 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_97)   --->   "%select_ln29_195 = select i1 %icmp_ln29_49, i7 %xor_ln29_96, i7 %zext_ln29_391" [mm_mult.cc:29]   --->   Operation 2852 'select' 'select_ln29_195' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 2853 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_97)   --->   "%zext_ln29_394 = zext i7 %select_ln29_195 to i64" [mm_mult.cc:29]   --->   Operation 2853 'zext' 'zext_ln29_394' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_79 : Operation 2854 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_97 = shl i64 %zext_ln29_393, %zext_ln29_394" [mm_mult.cc:29]   --->   Operation 2854 'shl' 'shl_ln29_97' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2855 [1/2] (3.25ns)   --->   "%b_load_49 = load i32* %b_addr_49, align 4" [mm_mult.cc:29]   --->   Operation 2855 'load' 'b_load_49' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_79 : Operation 2856 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_99)   --->   "%zext_ln29_399 = zext i32 %b_load_49 to i64" [mm_mult.cc:29]   --->   Operation 2856 'zext' 'zext_ln29_399' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_79 : Operation 2857 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_99)   --->   "%xor_ln29_98 = xor i7 %zext_ln29_397, 63" [mm_mult.cc:29]   --->   Operation 2857 'xor' 'xor_ln29_98' <Predicate = (!icmp_ln26 & icmp_ln29_50)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2858 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_99)   --->   "%select_ln29_199 = select i1 %icmp_ln29_50, i7 %xor_ln29_98, i7 %zext_ln29_397" [mm_mult.cc:29]   --->   Operation 2858 'select' 'select_ln29_199' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 2859 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_99)   --->   "%zext_ln29_400 = zext i7 %select_ln29_199 to i64" [mm_mult.cc:29]   --->   Operation 2859 'zext' 'zext_ln29_400' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_79 : Operation 2860 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_99 = shl i64 %zext_ln29_399, %zext_ln29_400" [mm_mult.cc:29]   --->   Operation 2860 'shl' 'shl_ln29_99' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2861 [1/1] (1.81ns)   --->   "%add_ln29_46 = add i14 %phi_mul101, 50" [mm_mult.cc:29]   --->   Operation 2861 'add' 'add_ln29_46' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2862 [1/1] (0.00ns)   --->   "%zext_ln29_51 = zext i14 %add_ln29_46 to i64" [mm_mult.cc:29]   --->   Operation 2862 'zext' 'zext_ln29_51' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_79 : Operation 2863 [1/1] (0.00ns)   --->   "%b_addr_50 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_51" [mm_mult.cc:29]   --->   Operation 2863 'getelementptr' 'b_addr_50' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_79 : Operation 2864 [2/2] (3.25ns)   --->   "%b_load_50 = load i32* %b_addr_50, align 4" [mm_mult.cc:29]   --->   Operation 2864 'load' 'b_load_50' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_79 : Operation 2865 [1/1] (1.81ns)   --->   "%add_ln29_47 = add i14 %phi_mul101, 51" [mm_mult.cc:29]   --->   Operation 2865 'add' 'add_ln29_47' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2866 [1/1] (0.00ns)   --->   "%zext_ln29_52 = zext i14 %add_ln29_47 to i64" [mm_mult.cc:29]   --->   Operation 2866 'zext' 'zext_ln29_52' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_79 : Operation 2867 [1/1] (0.00ns)   --->   "%b_addr_51 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_52" [mm_mult.cc:29]   --->   Operation 2867 'getelementptr' 'b_addr_51' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_79 : Operation 2868 [2/2] (3.25ns)   --->   "%b_load_51 = load i32* %b_addr_51, align 4" [mm_mult.cc:29]   --->   Operation 2868 'load' 'b_load_51' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 80 <SV = 29> <Delay = 7.67>
ST_80 : Operation 2869 [1/1] (1.81ns)   --->   "%add_ln29_141 = add i14 %mul_ln29, 48" [mm_mult.cc:29]   --->   Operation 2869 'add' 'add_ln29_141' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2870 [1/1] (0.00ns)   --->   "%sext_ln29_47 = sext i14 %add_ln29_141 to i64" [mm_mult.cc:29]   --->   Operation 2870 'sext' 'sext_ln29_47' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_80 : Operation 2871 [1/1] (0.00ns)   --->   "%b_buff_addr_48 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_47" [mm_mult.cc:29]   --->   Operation 2871 'getelementptr' 'b_buff_addr_48' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_80 : Operation 2872 [1/1] (1.81ns)   --->   "%add_ln29_142 = add i14 %mul_ln29, 49" [mm_mult.cc:29]   --->   Operation 2872 'add' 'add_ln29_142' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2873 [1/1] (0.00ns)   --->   "%sext_ln29_48 = sext i14 %add_ln29_142 to i64" [mm_mult.cc:29]   --->   Operation 2873 'sext' 'sext_ln29_48' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_80 : Operation 2874 [1/1] (0.00ns)   --->   "%b_buff_addr_49 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_48" [mm_mult.cc:29]   --->   Operation 2874 'getelementptr' 'b_buff_addr_49' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_80 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_97)   --->   "%tmp_101 = call i64 @llvm.part.select.i64(i64 %shl_ln29_97, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2875 'partselect' 'tmp_101' <Predicate = (!icmp_ln26 & icmp_ln29_49)> <Delay = 0.00>
ST_80 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_97)   --->   "%select_ln29_196 = select i1 %icmp_ln29_49, i64 %tmp_101, i64 %shl_ln29_97" [mm_mult.cc:29]   --->   Operation 2876 'select' 'select_ln29_196' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 2877 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_97 = and i64 %select_ln29_196, %and_ln29_96" [mm_mult.cc:29]   --->   Operation 2877 'and' 'and_ln29_97' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2878 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_48, i64 %and_ln29_97, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2878 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_80 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_99)   --->   "%tmp_102 = call i64 @llvm.part.select.i64(i64 %shl_ln29_99, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2879 'partselect' 'tmp_102' <Predicate = (!icmp_ln26 & icmp_ln29_50)> <Delay = 0.00>
ST_80 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_99)   --->   "%select_ln29_200 = select i1 %icmp_ln29_50, i64 %tmp_102, i64 %shl_ln29_99" [mm_mult.cc:29]   --->   Operation 2880 'select' 'select_ln29_200' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 2881 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_99 = and i64 %select_ln29_200, %and_ln29_98" [mm_mult.cc:29]   --->   Operation 2881 'and' 'and_ln29_99' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2882 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_49, i64 %and_ln29_99, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2882 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_80 : Operation 2883 [1/2] (3.25ns)   --->   "%b_load_50 = load i32* %b_addr_50, align 4" [mm_mult.cc:29]   --->   Operation 2883 'load' 'b_load_50' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_80 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_101)   --->   "%zext_ln29_405 = zext i32 %b_load_50 to i64" [mm_mult.cc:29]   --->   Operation 2884 'zext' 'zext_ln29_405' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_80 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_101)   --->   "%xor_ln29_100 = xor i7 %zext_ln29_403, 63" [mm_mult.cc:29]   --->   Operation 2885 'xor' 'xor_ln29_100' <Predicate = (!icmp_ln26 & icmp_ln29_51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_101)   --->   "%select_ln29_203 = select i1 %icmp_ln29_51, i7 %xor_ln29_100, i7 %zext_ln29_403" [mm_mult.cc:29]   --->   Operation 2886 'select' 'select_ln29_203' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_101)   --->   "%zext_ln29_406 = zext i7 %select_ln29_203 to i64" [mm_mult.cc:29]   --->   Operation 2887 'zext' 'zext_ln29_406' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_80 : Operation 2888 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_101 = shl i64 %zext_ln29_405, %zext_ln29_406" [mm_mult.cc:29]   --->   Operation 2888 'shl' 'shl_ln29_101' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2889 [1/2] (3.25ns)   --->   "%b_load_51 = load i32* %b_addr_51, align 4" [mm_mult.cc:29]   --->   Operation 2889 'load' 'b_load_51' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_80 : Operation 2890 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_103)   --->   "%zext_ln29_411 = zext i32 %b_load_51 to i64" [mm_mult.cc:29]   --->   Operation 2890 'zext' 'zext_ln29_411' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_80 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_103)   --->   "%xor_ln29_102 = xor i7 %zext_ln29_409, 63" [mm_mult.cc:29]   --->   Operation 2891 'xor' 'xor_ln29_102' <Predicate = (!icmp_ln26 & icmp_ln29_52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2892 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_103)   --->   "%select_ln29_207 = select i1 %icmp_ln29_52, i7 %xor_ln29_102, i7 %zext_ln29_409" [mm_mult.cc:29]   --->   Operation 2892 'select' 'select_ln29_207' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 2893 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_103)   --->   "%zext_ln29_412 = zext i7 %select_ln29_207 to i64" [mm_mult.cc:29]   --->   Operation 2893 'zext' 'zext_ln29_412' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_80 : Operation 2894 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_103 = shl i64 %zext_ln29_411, %zext_ln29_412" [mm_mult.cc:29]   --->   Operation 2894 'shl' 'shl_ln29_103' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2895 [1/1] (1.81ns)   --->   "%add_ln29_48 = add i14 %phi_mul101, 52" [mm_mult.cc:29]   --->   Operation 2895 'add' 'add_ln29_48' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2896 [1/1] (0.00ns)   --->   "%zext_ln29_53 = zext i14 %add_ln29_48 to i64" [mm_mult.cc:29]   --->   Operation 2896 'zext' 'zext_ln29_53' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_80 : Operation 2897 [1/1] (0.00ns)   --->   "%b_addr_52 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_53" [mm_mult.cc:29]   --->   Operation 2897 'getelementptr' 'b_addr_52' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_80 : Operation 2898 [2/2] (3.25ns)   --->   "%b_load_52 = load i32* %b_addr_52, align 4" [mm_mult.cc:29]   --->   Operation 2898 'load' 'b_load_52' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_80 : Operation 2899 [1/1] (1.81ns)   --->   "%add_ln29_49 = add i14 %phi_mul101, 53" [mm_mult.cc:29]   --->   Operation 2899 'add' 'add_ln29_49' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2900 [1/1] (0.00ns)   --->   "%zext_ln29_54 = zext i14 %add_ln29_49 to i64" [mm_mult.cc:29]   --->   Operation 2900 'zext' 'zext_ln29_54' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_80 : Operation 2901 [1/1] (0.00ns)   --->   "%b_addr_53 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_54" [mm_mult.cc:29]   --->   Operation 2901 'getelementptr' 'b_addr_53' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_80 : Operation 2902 [2/2] (3.25ns)   --->   "%b_load_53 = load i32* %b_addr_53, align 4" [mm_mult.cc:29]   --->   Operation 2902 'load' 'b_load_53' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 81 <SV = 30> <Delay = 7.67>
ST_81 : Operation 2903 [1/1] (1.81ns)   --->   "%add_ln29_143 = add i14 %mul_ln29, 50" [mm_mult.cc:29]   --->   Operation 2903 'add' 'add_ln29_143' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2904 [1/1] (0.00ns)   --->   "%sext_ln29_49 = sext i14 %add_ln29_143 to i64" [mm_mult.cc:29]   --->   Operation 2904 'sext' 'sext_ln29_49' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_81 : Operation 2905 [1/1] (0.00ns)   --->   "%b_buff_addr_50 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_49" [mm_mult.cc:29]   --->   Operation 2905 'getelementptr' 'b_buff_addr_50' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_81 : Operation 2906 [1/1] (1.81ns)   --->   "%add_ln29_144 = add i14 %mul_ln29, 51" [mm_mult.cc:29]   --->   Operation 2906 'add' 'add_ln29_144' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2907 [1/1] (0.00ns)   --->   "%sext_ln29_50 = sext i14 %add_ln29_144 to i64" [mm_mult.cc:29]   --->   Operation 2907 'sext' 'sext_ln29_50' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_81 : Operation 2908 [1/1] (0.00ns)   --->   "%b_buff_addr_51 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_50" [mm_mult.cc:29]   --->   Operation 2908 'getelementptr' 'b_buff_addr_51' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_81 : Operation 2909 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_101)   --->   "%tmp_103 = call i64 @llvm.part.select.i64(i64 %shl_ln29_101, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2909 'partselect' 'tmp_103' <Predicate = (!icmp_ln26 & icmp_ln29_51)> <Delay = 0.00>
ST_81 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_101)   --->   "%select_ln29_204 = select i1 %icmp_ln29_51, i64 %tmp_103, i64 %shl_ln29_101" [mm_mult.cc:29]   --->   Operation 2910 'select' 'select_ln29_204' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 2911 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_101 = and i64 %select_ln29_204, %and_ln29_100" [mm_mult.cc:29]   --->   Operation 2911 'and' 'and_ln29_101' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2912 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_50, i64 %and_ln29_101, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2912 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_81 : Operation 2913 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_103)   --->   "%tmp_104 = call i64 @llvm.part.select.i64(i64 %shl_ln29_103, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2913 'partselect' 'tmp_104' <Predicate = (!icmp_ln26 & icmp_ln29_52)> <Delay = 0.00>
ST_81 : Operation 2914 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_103)   --->   "%select_ln29_208 = select i1 %icmp_ln29_52, i64 %tmp_104, i64 %shl_ln29_103" [mm_mult.cc:29]   --->   Operation 2914 'select' 'select_ln29_208' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 2915 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_103 = and i64 %select_ln29_208, %and_ln29_102" [mm_mult.cc:29]   --->   Operation 2915 'and' 'and_ln29_103' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2916 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_51, i64 %and_ln29_103, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2916 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_81 : Operation 2917 [1/2] (3.25ns)   --->   "%b_load_52 = load i32* %b_addr_52, align 4" [mm_mult.cc:29]   --->   Operation 2917 'load' 'b_load_52' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_81 : Operation 2918 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_105)   --->   "%zext_ln29_417 = zext i32 %b_load_52 to i64" [mm_mult.cc:29]   --->   Operation 2918 'zext' 'zext_ln29_417' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_81 : Operation 2919 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_105)   --->   "%xor_ln29_104 = xor i7 %zext_ln29_415, 63" [mm_mult.cc:29]   --->   Operation 2919 'xor' 'xor_ln29_104' <Predicate = (!icmp_ln26 & icmp_ln29_53)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2920 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_105)   --->   "%select_ln29_211 = select i1 %icmp_ln29_53, i7 %xor_ln29_104, i7 %zext_ln29_415" [mm_mult.cc:29]   --->   Operation 2920 'select' 'select_ln29_211' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 2921 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_105)   --->   "%zext_ln29_418 = zext i7 %select_ln29_211 to i64" [mm_mult.cc:29]   --->   Operation 2921 'zext' 'zext_ln29_418' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_81 : Operation 2922 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_105 = shl i64 %zext_ln29_417, %zext_ln29_418" [mm_mult.cc:29]   --->   Operation 2922 'shl' 'shl_ln29_105' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2923 [1/2] (3.25ns)   --->   "%b_load_53 = load i32* %b_addr_53, align 4" [mm_mult.cc:29]   --->   Operation 2923 'load' 'b_load_53' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_81 : Operation 2924 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_107)   --->   "%zext_ln29_423 = zext i32 %b_load_53 to i64" [mm_mult.cc:29]   --->   Operation 2924 'zext' 'zext_ln29_423' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_81 : Operation 2925 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_107)   --->   "%xor_ln29_106 = xor i7 %zext_ln29_421, 63" [mm_mult.cc:29]   --->   Operation 2925 'xor' 'xor_ln29_106' <Predicate = (!icmp_ln26 & icmp_ln29_54)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2926 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_107)   --->   "%select_ln29_215 = select i1 %icmp_ln29_54, i7 %xor_ln29_106, i7 %zext_ln29_421" [mm_mult.cc:29]   --->   Operation 2926 'select' 'select_ln29_215' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 2927 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_107)   --->   "%zext_ln29_424 = zext i7 %select_ln29_215 to i64" [mm_mult.cc:29]   --->   Operation 2927 'zext' 'zext_ln29_424' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_81 : Operation 2928 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_107 = shl i64 %zext_ln29_423, %zext_ln29_424" [mm_mult.cc:29]   --->   Operation 2928 'shl' 'shl_ln29_107' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2929 [1/1] (1.81ns)   --->   "%add_ln29_50 = add i14 %phi_mul101, 54" [mm_mult.cc:29]   --->   Operation 2929 'add' 'add_ln29_50' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2930 [1/1] (0.00ns)   --->   "%zext_ln29_55 = zext i14 %add_ln29_50 to i64" [mm_mult.cc:29]   --->   Operation 2930 'zext' 'zext_ln29_55' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_81 : Operation 2931 [1/1] (0.00ns)   --->   "%b_addr_54 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_55" [mm_mult.cc:29]   --->   Operation 2931 'getelementptr' 'b_addr_54' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_81 : Operation 2932 [2/2] (3.25ns)   --->   "%b_load_54 = load i32* %b_addr_54, align 4" [mm_mult.cc:29]   --->   Operation 2932 'load' 'b_load_54' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_81 : Operation 2933 [1/1] (1.81ns)   --->   "%add_ln29_51 = add i14 %phi_mul101, 55" [mm_mult.cc:29]   --->   Operation 2933 'add' 'add_ln29_51' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2934 [1/1] (0.00ns)   --->   "%zext_ln29_56 = zext i14 %add_ln29_51 to i64" [mm_mult.cc:29]   --->   Operation 2934 'zext' 'zext_ln29_56' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_81 : Operation 2935 [1/1] (0.00ns)   --->   "%b_addr_55 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_56" [mm_mult.cc:29]   --->   Operation 2935 'getelementptr' 'b_addr_55' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_81 : Operation 2936 [2/2] (3.25ns)   --->   "%b_load_55 = load i32* %b_addr_55, align 4" [mm_mult.cc:29]   --->   Operation 2936 'load' 'b_load_55' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 82 <SV = 31> <Delay = 7.67>
ST_82 : Operation 2937 [1/1] (1.81ns)   --->   "%add_ln29_145 = add i14 %mul_ln29, 52" [mm_mult.cc:29]   --->   Operation 2937 'add' 'add_ln29_145' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2938 [1/1] (0.00ns)   --->   "%sext_ln29_51 = sext i14 %add_ln29_145 to i64" [mm_mult.cc:29]   --->   Operation 2938 'sext' 'sext_ln29_51' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 2939 [1/1] (0.00ns)   --->   "%b_buff_addr_52 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_51" [mm_mult.cc:29]   --->   Operation 2939 'getelementptr' 'b_buff_addr_52' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 2940 [1/1] (1.81ns)   --->   "%add_ln29_146 = add i14 %mul_ln29, 53" [mm_mult.cc:29]   --->   Operation 2940 'add' 'add_ln29_146' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2941 [1/1] (0.00ns)   --->   "%sext_ln29_52 = sext i14 %add_ln29_146 to i64" [mm_mult.cc:29]   --->   Operation 2941 'sext' 'sext_ln29_52' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 2942 [1/1] (0.00ns)   --->   "%b_buff_addr_53 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_52" [mm_mult.cc:29]   --->   Operation 2942 'getelementptr' 'b_buff_addr_53' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_105)   --->   "%tmp_105 = call i64 @llvm.part.select.i64(i64 %shl_ln29_105, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2943 'partselect' 'tmp_105' <Predicate = (!icmp_ln26 & icmp_ln29_53)> <Delay = 0.00>
ST_82 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_105)   --->   "%select_ln29_212 = select i1 %icmp_ln29_53, i64 %tmp_105, i64 %shl_ln29_105" [mm_mult.cc:29]   --->   Operation 2944 'select' 'select_ln29_212' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 2945 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_105 = and i64 %select_ln29_212, %and_ln29_104" [mm_mult.cc:29]   --->   Operation 2945 'and' 'and_ln29_105' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2946 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_52, i64 %and_ln29_105, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2946 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_82 : Operation 2947 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_107)   --->   "%tmp_106 = call i64 @llvm.part.select.i64(i64 %shl_ln29_107, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2947 'partselect' 'tmp_106' <Predicate = (!icmp_ln26 & icmp_ln29_54)> <Delay = 0.00>
ST_82 : Operation 2948 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_107)   --->   "%select_ln29_216 = select i1 %icmp_ln29_54, i64 %tmp_106, i64 %shl_ln29_107" [mm_mult.cc:29]   --->   Operation 2948 'select' 'select_ln29_216' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 2949 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_107 = and i64 %select_ln29_216, %and_ln29_106" [mm_mult.cc:29]   --->   Operation 2949 'and' 'and_ln29_107' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2950 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_53, i64 %and_ln29_107, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2950 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_82 : Operation 2951 [1/2] (3.25ns)   --->   "%b_load_54 = load i32* %b_addr_54, align 4" [mm_mult.cc:29]   --->   Operation 2951 'load' 'b_load_54' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_82 : Operation 2952 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_109)   --->   "%zext_ln29_429 = zext i32 %b_load_54 to i64" [mm_mult.cc:29]   --->   Operation 2952 'zext' 'zext_ln29_429' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 2953 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_109)   --->   "%xor_ln29_108 = xor i7 %zext_ln29_427, 63" [mm_mult.cc:29]   --->   Operation 2953 'xor' 'xor_ln29_108' <Predicate = (!icmp_ln26 & icmp_ln29_55)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_109)   --->   "%select_ln29_219 = select i1 %icmp_ln29_55, i7 %xor_ln29_108, i7 %zext_ln29_427" [mm_mult.cc:29]   --->   Operation 2954 'select' 'select_ln29_219' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_109)   --->   "%zext_ln29_430 = zext i7 %select_ln29_219 to i64" [mm_mult.cc:29]   --->   Operation 2955 'zext' 'zext_ln29_430' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 2956 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_109 = shl i64 %zext_ln29_429, %zext_ln29_430" [mm_mult.cc:29]   --->   Operation 2956 'shl' 'shl_ln29_109' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2957 [1/2] (3.25ns)   --->   "%b_load_55 = load i32* %b_addr_55, align 4" [mm_mult.cc:29]   --->   Operation 2957 'load' 'b_load_55' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_82 : Operation 2958 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_111)   --->   "%zext_ln29_435 = zext i32 %b_load_55 to i64" [mm_mult.cc:29]   --->   Operation 2958 'zext' 'zext_ln29_435' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_111)   --->   "%xor_ln29_110 = xor i7 %zext_ln29_433, 63" [mm_mult.cc:29]   --->   Operation 2959 'xor' 'xor_ln29_110' <Predicate = (!icmp_ln26 & icmp_ln29_56)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_111)   --->   "%select_ln29_223 = select i1 %icmp_ln29_56, i7 %xor_ln29_110, i7 %zext_ln29_433" [mm_mult.cc:29]   --->   Operation 2960 'select' 'select_ln29_223' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 2961 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_111)   --->   "%zext_ln29_436 = zext i7 %select_ln29_223 to i64" [mm_mult.cc:29]   --->   Operation 2961 'zext' 'zext_ln29_436' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 2962 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_111 = shl i64 %zext_ln29_435, %zext_ln29_436" [mm_mult.cc:29]   --->   Operation 2962 'shl' 'shl_ln29_111' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2963 [1/1] (1.81ns)   --->   "%add_ln29_52 = add i14 %phi_mul101, 56" [mm_mult.cc:29]   --->   Operation 2963 'add' 'add_ln29_52' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2964 [1/1] (0.00ns)   --->   "%zext_ln29_57 = zext i14 %add_ln29_52 to i64" [mm_mult.cc:29]   --->   Operation 2964 'zext' 'zext_ln29_57' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 2965 [1/1] (0.00ns)   --->   "%b_addr_56 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_57" [mm_mult.cc:29]   --->   Operation 2965 'getelementptr' 'b_addr_56' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 2966 [2/2] (3.25ns)   --->   "%b_load_56 = load i32* %b_addr_56, align 4" [mm_mult.cc:29]   --->   Operation 2966 'load' 'b_load_56' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_82 : Operation 2967 [1/1] (1.81ns)   --->   "%add_ln29_53 = add i14 %phi_mul101, 57" [mm_mult.cc:29]   --->   Operation 2967 'add' 'add_ln29_53' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2968 [1/1] (0.00ns)   --->   "%zext_ln29_58 = zext i14 %add_ln29_53 to i64" [mm_mult.cc:29]   --->   Operation 2968 'zext' 'zext_ln29_58' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 2969 [1/1] (0.00ns)   --->   "%b_addr_57 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_58" [mm_mult.cc:29]   --->   Operation 2969 'getelementptr' 'b_addr_57' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 2970 [2/2] (3.25ns)   --->   "%b_load_57 = load i32* %b_addr_57, align 4" [mm_mult.cc:29]   --->   Operation 2970 'load' 'b_load_57' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 83 <SV = 32> <Delay = 7.67>
ST_83 : Operation 2971 [1/1] (1.81ns)   --->   "%add_ln29_147 = add i14 %mul_ln29, 54" [mm_mult.cc:29]   --->   Operation 2971 'add' 'add_ln29_147' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2972 [1/1] (0.00ns)   --->   "%sext_ln29_53 = sext i14 %add_ln29_147 to i64" [mm_mult.cc:29]   --->   Operation 2972 'sext' 'sext_ln29_53' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 2973 [1/1] (0.00ns)   --->   "%b_buff_addr_54 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_53" [mm_mult.cc:29]   --->   Operation 2973 'getelementptr' 'b_buff_addr_54' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 2974 [1/1] (1.81ns)   --->   "%add_ln29_148 = add i14 %mul_ln29, 55" [mm_mult.cc:29]   --->   Operation 2974 'add' 'add_ln29_148' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2975 [1/1] (0.00ns)   --->   "%sext_ln29_54 = sext i14 %add_ln29_148 to i64" [mm_mult.cc:29]   --->   Operation 2975 'sext' 'sext_ln29_54' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 2976 [1/1] (0.00ns)   --->   "%b_buff_addr_55 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_54" [mm_mult.cc:29]   --->   Operation 2976 'getelementptr' 'b_buff_addr_55' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 2977 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_109)   --->   "%tmp_107 = call i64 @llvm.part.select.i64(i64 %shl_ln29_109, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2977 'partselect' 'tmp_107' <Predicate = (!icmp_ln26 & icmp_ln29_55)> <Delay = 0.00>
ST_83 : Operation 2978 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_109)   --->   "%select_ln29_220 = select i1 %icmp_ln29_55, i64 %tmp_107, i64 %shl_ln29_109" [mm_mult.cc:29]   --->   Operation 2978 'select' 'select_ln29_220' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 2979 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_109 = and i64 %select_ln29_220, %and_ln29_108" [mm_mult.cc:29]   --->   Operation 2979 'and' 'and_ln29_109' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2980 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_54, i64 %and_ln29_109, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2980 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_83 : Operation 2981 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_111)   --->   "%tmp_108 = call i64 @llvm.part.select.i64(i64 %shl_ln29_111, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 2981 'partselect' 'tmp_108' <Predicate = (!icmp_ln26 & icmp_ln29_56)> <Delay = 0.00>
ST_83 : Operation 2982 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_111)   --->   "%select_ln29_224 = select i1 %icmp_ln29_56, i64 %tmp_108, i64 %shl_ln29_111" [mm_mult.cc:29]   --->   Operation 2982 'select' 'select_ln29_224' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 2983 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_111 = and i64 %select_ln29_224, %and_ln29_110" [mm_mult.cc:29]   --->   Operation 2983 'and' 'and_ln29_111' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2984 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_55, i64 %and_ln29_111, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 2984 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_83 : Operation 2985 [1/2] (3.25ns)   --->   "%b_load_56 = load i32* %b_addr_56, align 4" [mm_mult.cc:29]   --->   Operation 2985 'load' 'b_load_56' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_83 : Operation 2986 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_113)   --->   "%zext_ln29_441 = zext i32 %b_load_56 to i64" [mm_mult.cc:29]   --->   Operation 2986 'zext' 'zext_ln29_441' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 2987 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_113)   --->   "%xor_ln29_112 = xor i7 %zext_ln29_439, 63" [mm_mult.cc:29]   --->   Operation 2987 'xor' 'xor_ln29_112' <Predicate = (!icmp_ln26 & icmp_ln29_57)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2988 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_113)   --->   "%select_ln29_227 = select i1 %icmp_ln29_57, i7 %xor_ln29_112, i7 %zext_ln29_439" [mm_mult.cc:29]   --->   Operation 2988 'select' 'select_ln29_227' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 2989 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_113)   --->   "%zext_ln29_442 = zext i7 %select_ln29_227 to i64" [mm_mult.cc:29]   --->   Operation 2989 'zext' 'zext_ln29_442' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 2990 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_113 = shl i64 %zext_ln29_441, %zext_ln29_442" [mm_mult.cc:29]   --->   Operation 2990 'shl' 'shl_ln29_113' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2991 [1/2] (3.25ns)   --->   "%b_load_57 = load i32* %b_addr_57, align 4" [mm_mult.cc:29]   --->   Operation 2991 'load' 'b_load_57' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_83 : Operation 2992 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_115)   --->   "%zext_ln29_447 = zext i32 %b_load_57 to i64" [mm_mult.cc:29]   --->   Operation 2992 'zext' 'zext_ln29_447' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 2993 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_115)   --->   "%xor_ln29_114 = xor i7 %zext_ln29_445, 63" [mm_mult.cc:29]   --->   Operation 2993 'xor' 'xor_ln29_114' <Predicate = (!icmp_ln26 & icmp_ln29_58)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2994 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_115)   --->   "%select_ln29_231 = select i1 %icmp_ln29_58, i7 %xor_ln29_114, i7 %zext_ln29_445" [mm_mult.cc:29]   --->   Operation 2994 'select' 'select_ln29_231' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 2995 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_115)   --->   "%zext_ln29_448 = zext i7 %select_ln29_231 to i64" [mm_mult.cc:29]   --->   Operation 2995 'zext' 'zext_ln29_448' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 2996 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_115 = shl i64 %zext_ln29_447, %zext_ln29_448" [mm_mult.cc:29]   --->   Operation 2996 'shl' 'shl_ln29_115' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2997 [1/1] (1.81ns)   --->   "%add_ln29_54 = add i14 %phi_mul101, 58" [mm_mult.cc:29]   --->   Operation 2997 'add' 'add_ln29_54' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2998 [1/1] (0.00ns)   --->   "%zext_ln29_59 = zext i14 %add_ln29_54 to i64" [mm_mult.cc:29]   --->   Operation 2998 'zext' 'zext_ln29_59' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 2999 [1/1] (0.00ns)   --->   "%b_addr_58 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_59" [mm_mult.cc:29]   --->   Operation 2999 'getelementptr' 'b_addr_58' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 3000 [2/2] (3.25ns)   --->   "%b_load_58 = load i32* %b_addr_58, align 4" [mm_mult.cc:29]   --->   Operation 3000 'load' 'b_load_58' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_83 : Operation 3001 [1/1] (1.81ns)   --->   "%add_ln29_55 = add i14 %phi_mul101, 59" [mm_mult.cc:29]   --->   Operation 3001 'add' 'add_ln29_55' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3002 [1/1] (0.00ns)   --->   "%zext_ln29_60 = zext i14 %add_ln29_55 to i64" [mm_mult.cc:29]   --->   Operation 3002 'zext' 'zext_ln29_60' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 3003 [1/1] (0.00ns)   --->   "%b_addr_59 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_60" [mm_mult.cc:29]   --->   Operation 3003 'getelementptr' 'b_addr_59' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 3004 [2/2] (3.25ns)   --->   "%b_load_59 = load i32* %b_addr_59, align 4" [mm_mult.cc:29]   --->   Operation 3004 'load' 'b_load_59' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 84 <SV = 33> <Delay = 7.67>
ST_84 : Operation 3005 [1/1] (1.81ns)   --->   "%add_ln29_149 = add i14 %mul_ln29, 56" [mm_mult.cc:29]   --->   Operation 3005 'add' 'add_ln29_149' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3006 [1/1] (0.00ns)   --->   "%sext_ln29_55 = sext i14 %add_ln29_149 to i64" [mm_mult.cc:29]   --->   Operation 3006 'sext' 'sext_ln29_55' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 3007 [1/1] (0.00ns)   --->   "%b_buff_addr_56 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_55" [mm_mult.cc:29]   --->   Operation 3007 'getelementptr' 'b_buff_addr_56' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 3008 [1/1] (1.81ns)   --->   "%add_ln29_150 = add i14 %mul_ln29, 57" [mm_mult.cc:29]   --->   Operation 3008 'add' 'add_ln29_150' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3009 [1/1] (0.00ns)   --->   "%sext_ln29_56 = sext i14 %add_ln29_150 to i64" [mm_mult.cc:29]   --->   Operation 3009 'sext' 'sext_ln29_56' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 3010 [1/1] (0.00ns)   --->   "%b_buff_addr_57 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_56" [mm_mult.cc:29]   --->   Operation 3010 'getelementptr' 'b_buff_addr_57' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 3011 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_113)   --->   "%tmp_109 = call i64 @llvm.part.select.i64(i64 %shl_ln29_113, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3011 'partselect' 'tmp_109' <Predicate = (!icmp_ln26 & icmp_ln29_57)> <Delay = 0.00>
ST_84 : Operation 3012 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_113)   --->   "%select_ln29_228 = select i1 %icmp_ln29_57, i64 %tmp_109, i64 %shl_ln29_113" [mm_mult.cc:29]   --->   Operation 3012 'select' 'select_ln29_228' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 3013 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_113 = and i64 %select_ln29_228, %and_ln29_112" [mm_mult.cc:29]   --->   Operation 3013 'and' 'and_ln29_113' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3014 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_56, i64 %and_ln29_113, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3014 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_84 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_115)   --->   "%tmp_110 = call i64 @llvm.part.select.i64(i64 %shl_ln29_115, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3015 'partselect' 'tmp_110' <Predicate = (!icmp_ln26 & icmp_ln29_58)> <Delay = 0.00>
ST_84 : Operation 3016 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_115)   --->   "%select_ln29_232 = select i1 %icmp_ln29_58, i64 %tmp_110, i64 %shl_ln29_115" [mm_mult.cc:29]   --->   Operation 3016 'select' 'select_ln29_232' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 3017 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_115 = and i64 %select_ln29_232, %and_ln29_114" [mm_mult.cc:29]   --->   Operation 3017 'and' 'and_ln29_115' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3018 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_57, i64 %and_ln29_115, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3018 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_84 : Operation 3019 [1/2] (3.25ns)   --->   "%b_load_58 = load i32* %b_addr_58, align 4" [mm_mult.cc:29]   --->   Operation 3019 'load' 'b_load_58' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_84 : Operation 3020 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_117)   --->   "%zext_ln29_453 = zext i32 %b_load_58 to i64" [mm_mult.cc:29]   --->   Operation 3020 'zext' 'zext_ln29_453' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 3021 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_117)   --->   "%xor_ln29_116 = xor i7 %zext_ln29_451, 63" [mm_mult.cc:29]   --->   Operation 3021 'xor' 'xor_ln29_116' <Predicate = (!icmp_ln26 & icmp_ln29_59)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3022 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_117)   --->   "%select_ln29_235 = select i1 %icmp_ln29_59, i7 %xor_ln29_116, i7 %zext_ln29_451" [mm_mult.cc:29]   --->   Operation 3022 'select' 'select_ln29_235' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 3023 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_117)   --->   "%zext_ln29_454 = zext i7 %select_ln29_235 to i64" [mm_mult.cc:29]   --->   Operation 3023 'zext' 'zext_ln29_454' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 3024 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_117 = shl i64 %zext_ln29_453, %zext_ln29_454" [mm_mult.cc:29]   --->   Operation 3024 'shl' 'shl_ln29_117' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3025 [1/2] (3.25ns)   --->   "%b_load_59 = load i32* %b_addr_59, align 4" [mm_mult.cc:29]   --->   Operation 3025 'load' 'b_load_59' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_84 : Operation 3026 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_119)   --->   "%zext_ln29_459 = zext i32 %b_load_59 to i64" [mm_mult.cc:29]   --->   Operation 3026 'zext' 'zext_ln29_459' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 3027 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_119)   --->   "%xor_ln29_118 = xor i7 %zext_ln29_457, 63" [mm_mult.cc:29]   --->   Operation 3027 'xor' 'xor_ln29_118' <Predicate = (!icmp_ln26 & icmp_ln29_60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3028 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_119)   --->   "%select_ln29_239 = select i1 %icmp_ln29_60, i7 %xor_ln29_118, i7 %zext_ln29_457" [mm_mult.cc:29]   --->   Operation 3028 'select' 'select_ln29_239' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 3029 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_119)   --->   "%zext_ln29_460 = zext i7 %select_ln29_239 to i64" [mm_mult.cc:29]   --->   Operation 3029 'zext' 'zext_ln29_460' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 3030 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_119 = shl i64 %zext_ln29_459, %zext_ln29_460" [mm_mult.cc:29]   --->   Operation 3030 'shl' 'shl_ln29_119' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3031 [1/1] (1.81ns)   --->   "%add_ln29_56 = add i14 %phi_mul101, 60" [mm_mult.cc:29]   --->   Operation 3031 'add' 'add_ln29_56' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3032 [1/1] (0.00ns)   --->   "%zext_ln29_61 = zext i14 %add_ln29_56 to i64" [mm_mult.cc:29]   --->   Operation 3032 'zext' 'zext_ln29_61' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 3033 [1/1] (0.00ns)   --->   "%b_addr_60 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_61" [mm_mult.cc:29]   --->   Operation 3033 'getelementptr' 'b_addr_60' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 3034 [2/2] (3.25ns)   --->   "%b_load_60 = load i32* %b_addr_60, align 4" [mm_mult.cc:29]   --->   Operation 3034 'load' 'b_load_60' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_84 : Operation 3035 [1/1] (1.81ns)   --->   "%add_ln29_57 = add i14 %phi_mul101, 61" [mm_mult.cc:29]   --->   Operation 3035 'add' 'add_ln29_57' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3036 [1/1] (0.00ns)   --->   "%zext_ln29_62 = zext i14 %add_ln29_57 to i64" [mm_mult.cc:29]   --->   Operation 3036 'zext' 'zext_ln29_62' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 3037 [1/1] (0.00ns)   --->   "%b_addr_61 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_62" [mm_mult.cc:29]   --->   Operation 3037 'getelementptr' 'b_addr_61' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 3038 [2/2] (3.25ns)   --->   "%b_load_61 = load i32* %b_addr_61, align 4" [mm_mult.cc:29]   --->   Operation 3038 'load' 'b_load_61' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 85 <SV = 34> <Delay = 7.67>
ST_85 : Operation 3039 [1/1] (1.81ns)   --->   "%add_ln29_151 = add i14 %mul_ln29, 58" [mm_mult.cc:29]   --->   Operation 3039 'add' 'add_ln29_151' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3040 [1/1] (0.00ns)   --->   "%sext_ln29_57 = sext i14 %add_ln29_151 to i64" [mm_mult.cc:29]   --->   Operation 3040 'sext' 'sext_ln29_57' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_85 : Operation 3041 [1/1] (0.00ns)   --->   "%b_buff_addr_58 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_57" [mm_mult.cc:29]   --->   Operation 3041 'getelementptr' 'b_buff_addr_58' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_85 : Operation 3042 [1/1] (1.81ns)   --->   "%add_ln29_152 = add i14 %mul_ln29, 59" [mm_mult.cc:29]   --->   Operation 3042 'add' 'add_ln29_152' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3043 [1/1] (0.00ns)   --->   "%sext_ln29_58 = sext i14 %add_ln29_152 to i64" [mm_mult.cc:29]   --->   Operation 3043 'sext' 'sext_ln29_58' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_85 : Operation 3044 [1/1] (0.00ns)   --->   "%b_buff_addr_59 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_58" [mm_mult.cc:29]   --->   Operation 3044 'getelementptr' 'b_buff_addr_59' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_85 : Operation 3045 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_117)   --->   "%tmp_111 = call i64 @llvm.part.select.i64(i64 %shl_ln29_117, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3045 'partselect' 'tmp_111' <Predicate = (!icmp_ln26 & icmp_ln29_59)> <Delay = 0.00>
ST_85 : Operation 3046 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_117)   --->   "%select_ln29_236 = select i1 %icmp_ln29_59, i64 %tmp_111, i64 %shl_ln29_117" [mm_mult.cc:29]   --->   Operation 3046 'select' 'select_ln29_236' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 3047 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_117 = and i64 %select_ln29_236, %and_ln29_116" [mm_mult.cc:29]   --->   Operation 3047 'and' 'and_ln29_117' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3048 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_58, i64 %and_ln29_117, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3048 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_85 : Operation 3049 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_119)   --->   "%tmp_112 = call i64 @llvm.part.select.i64(i64 %shl_ln29_119, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3049 'partselect' 'tmp_112' <Predicate = (!icmp_ln26 & icmp_ln29_60)> <Delay = 0.00>
ST_85 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_119)   --->   "%select_ln29_240 = select i1 %icmp_ln29_60, i64 %tmp_112, i64 %shl_ln29_119" [mm_mult.cc:29]   --->   Operation 3050 'select' 'select_ln29_240' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 3051 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_119 = and i64 %select_ln29_240, %and_ln29_118" [mm_mult.cc:29]   --->   Operation 3051 'and' 'and_ln29_119' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3052 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_59, i64 %and_ln29_119, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3052 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_85 : Operation 3053 [1/2] (3.25ns)   --->   "%b_load_60 = load i32* %b_addr_60, align 4" [mm_mult.cc:29]   --->   Operation 3053 'load' 'b_load_60' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_85 : Operation 3054 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_121)   --->   "%zext_ln29_465 = zext i32 %b_load_60 to i64" [mm_mult.cc:29]   --->   Operation 3054 'zext' 'zext_ln29_465' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_85 : Operation 3055 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_121)   --->   "%xor_ln29_120 = xor i7 %zext_ln29_463, 63" [mm_mult.cc:29]   --->   Operation 3055 'xor' 'xor_ln29_120' <Predicate = (!icmp_ln26 & icmp_ln29_61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3056 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_121)   --->   "%select_ln29_243 = select i1 %icmp_ln29_61, i7 %xor_ln29_120, i7 %zext_ln29_463" [mm_mult.cc:29]   --->   Operation 3056 'select' 'select_ln29_243' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 3057 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_121)   --->   "%zext_ln29_466 = zext i7 %select_ln29_243 to i64" [mm_mult.cc:29]   --->   Operation 3057 'zext' 'zext_ln29_466' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_85 : Operation 3058 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_121 = shl i64 %zext_ln29_465, %zext_ln29_466" [mm_mult.cc:29]   --->   Operation 3058 'shl' 'shl_ln29_121' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3059 [1/2] (3.25ns)   --->   "%b_load_61 = load i32* %b_addr_61, align 4" [mm_mult.cc:29]   --->   Operation 3059 'load' 'b_load_61' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_85 : Operation 3060 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_123)   --->   "%zext_ln29_471 = zext i32 %b_load_61 to i64" [mm_mult.cc:29]   --->   Operation 3060 'zext' 'zext_ln29_471' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_85 : Operation 3061 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_123)   --->   "%xor_ln29_122 = xor i7 %zext_ln29_469, 63" [mm_mult.cc:29]   --->   Operation 3061 'xor' 'xor_ln29_122' <Predicate = (!icmp_ln26 & icmp_ln29_62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3062 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_123)   --->   "%select_ln29_247 = select i1 %icmp_ln29_62, i7 %xor_ln29_122, i7 %zext_ln29_469" [mm_mult.cc:29]   --->   Operation 3062 'select' 'select_ln29_247' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 3063 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_123)   --->   "%zext_ln29_472 = zext i7 %select_ln29_247 to i64" [mm_mult.cc:29]   --->   Operation 3063 'zext' 'zext_ln29_472' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_85 : Operation 3064 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_123 = shl i64 %zext_ln29_471, %zext_ln29_472" [mm_mult.cc:29]   --->   Operation 3064 'shl' 'shl_ln29_123' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3065 [1/1] (1.81ns)   --->   "%add_ln29_58 = add i14 %phi_mul101, 62" [mm_mult.cc:29]   --->   Operation 3065 'add' 'add_ln29_58' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3066 [1/1] (0.00ns)   --->   "%zext_ln29_63 = zext i14 %add_ln29_58 to i64" [mm_mult.cc:29]   --->   Operation 3066 'zext' 'zext_ln29_63' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_85 : Operation 3067 [1/1] (0.00ns)   --->   "%b_addr_62 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_63" [mm_mult.cc:29]   --->   Operation 3067 'getelementptr' 'b_addr_62' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_85 : Operation 3068 [2/2] (3.25ns)   --->   "%b_load_62 = load i32* %b_addr_62, align 4" [mm_mult.cc:29]   --->   Operation 3068 'load' 'b_load_62' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_85 : Operation 3069 [1/1] (1.81ns)   --->   "%add_ln29_59 = add i14 %phi_mul101, 63" [mm_mult.cc:29]   --->   Operation 3069 'add' 'add_ln29_59' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3070 [1/1] (0.00ns)   --->   "%zext_ln29_64 = zext i14 %add_ln29_59 to i64" [mm_mult.cc:29]   --->   Operation 3070 'zext' 'zext_ln29_64' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_85 : Operation 3071 [1/1] (0.00ns)   --->   "%b_addr_63 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_64" [mm_mult.cc:29]   --->   Operation 3071 'getelementptr' 'b_addr_63' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_85 : Operation 3072 [2/2] (3.25ns)   --->   "%b_load_63 = load i32* %b_addr_63, align 4" [mm_mult.cc:29]   --->   Operation 3072 'load' 'b_load_63' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 86 <SV = 35> <Delay = 7.67>
ST_86 : Operation 3073 [1/1] (1.81ns)   --->   "%add_ln29_153 = add i14 %mul_ln29, 60" [mm_mult.cc:29]   --->   Operation 3073 'add' 'add_ln29_153' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3074 [1/1] (0.00ns)   --->   "%sext_ln29_59 = sext i14 %add_ln29_153 to i64" [mm_mult.cc:29]   --->   Operation 3074 'sext' 'sext_ln29_59' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 3075 [1/1] (0.00ns)   --->   "%b_buff_addr_60 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_59" [mm_mult.cc:29]   --->   Operation 3075 'getelementptr' 'b_buff_addr_60' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 3076 [1/1] (1.81ns)   --->   "%add_ln29_154 = add i14 %mul_ln29, 61" [mm_mult.cc:29]   --->   Operation 3076 'add' 'add_ln29_154' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3077 [1/1] (0.00ns)   --->   "%sext_ln29_60 = sext i14 %add_ln29_154 to i64" [mm_mult.cc:29]   --->   Operation 3077 'sext' 'sext_ln29_60' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 3078 [1/1] (0.00ns)   --->   "%b_buff_addr_61 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_60" [mm_mult.cc:29]   --->   Operation 3078 'getelementptr' 'b_buff_addr_61' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 3079 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_121)   --->   "%tmp_113 = call i64 @llvm.part.select.i64(i64 %shl_ln29_121, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3079 'partselect' 'tmp_113' <Predicate = (!icmp_ln26 & icmp_ln29_61)> <Delay = 0.00>
ST_86 : Operation 3080 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_121)   --->   "%select_ln29_244 = select i1 %icmp_ln29_61, i64 %tmp_113, i64 %shl_ln29_121" [mm_mult.cc:29]   --->   Operation 3080 'select' 'select_ln29_244' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 3081 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_121 = and i64 %select_ln29_244, %and_ln29_120" [mm_mult.cc:29]   --->   Operation 3081 'and' 'and_ln29_121' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3082 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_60, i64 %and_ln29_121, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3082 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_86 : Operation 3083 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_123)   --->   "%tmp_114 = call i64 @llvm.part.select.i64(i64 %shl_ln29_123, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3083 'partselect' 'tmp_114' <Predicate = (!icmp_ln26 & icmp_ln29_62)> <Delay = 0.00>
ST_86 : Operation 3084 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_123)   --->   "%select_ln29_248 = select i1 %icmp_ln29_62, i64 %tmp_114, i64 %shl_ln29_123" [mm_mult.cc:29]   --->   Operation 3084 'select' 'select_ln29_248' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 3085 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_123 = and i64 %select_ln29_248, %and_ln29_122" [mm_mult.cc:29]   --->   Operation 3085 'and' 'and_ln29_123' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3086 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_61, i64 %and_ln29_123, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3086 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_86 : Operation 3087 [1/2] (3.25ns)   --->   "%b_load_62 = load i32* %b_addr_62, align 4" [mm_mult.cc:29]   --->   Operation 3087 'load' 'b_load_62' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_86 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_125)   --->   "%zext_ln29_477 = zext i32 %b_load_62 to i64" [mm_mult.cc:29]   --->   Operation 3088 'zext' 'zext_ln29_477' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 3089 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_125)   --->   "%xor_ln29_124 = xor i7 %zext_ln29_475, 63" [mm_mult.cc:29]   --->   Operation 3089 'xor' 'xor_ln29_124' <Predicate = (!icmp_ln26 & icmp_ln29_63)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3090 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_125)   --->   "%select_ln29_251 = select i1 %icmp_ln29_63, i7 %xor_ln29_124, i7 %zext_ln29_475" [mm_mult.cc:29]   --->   Operation 3090 'select' 'select_ln29_251' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 3091 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_125)   --->   "%zext_ln29_478 = zext i7 %select_ln29_251 to i64" [mm_mult.cc:29]   --->   Operation 3091 'zext' 'zext_ln29_478' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 3092 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_125 = shl i64 %zext_ln29_477, %zext_ln29_478" [mm_mult.cc:29]   --->   Operation 3092 'shl' 'shl_ln29_125' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3093 [1/2] (3.25ns)   --->   "%b_load_63 = load i32* %b_addr_63, align 4" [mm_mult.cc:29]   --->   Operation 3093 'load' 'b_load_63' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_86 : Operation 3094 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_127)   --->   "%zext_ln29_483 = zext i32 %b_load_63 to i64" [mm_mult.cc:29]   --->   Operation 3094 'zext' 'zext_ln29_483' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 3095 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_127)   --->   "%xor_ln29_126 = xor i7 %zext_ln29_481, 63" [mm_mult.cc:29]   --->   Operation 3095 'xor' 'xor_ln29_126' <Predicate = (!icmp_ln26 & icmp_ln29_64)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3096 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_127)   --->   "%select_ln29_255 = select i1 %icmp_ln29_64, i7 %xor_ln29_126, i7 %zext_ln29_481" [mm_mult.cc:29]   --->   Operation 3096 'select' 'select_ln29_255' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 3097 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_127)   --->   "%zext_ln29_484 = zext i7 %select_ln29_255 to i64" [mm_mult.cc:29]   --->   Operation 3097 'zext' 'zext_ln29_484' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 3098 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_127 = shl i64 %zext_ln29_483, %zext_ln29_484" [mm_mult.cc:29]   --->   Operation 3098 'shl' 'shl_ln29_127' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3099 [1/1] (1.81ns)   --->   "%add_ln29_60 = add i14 %phi_mul101, 64" [mm_mult.cc:29]   --->   Operation 3099 'add' 'add_ln29_60' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3100 [1/1] (0.00ns)   --->   "%zext_ln29_65 = zext i14 %add_ln29_60 to i64" [mm_mult.cc:29]   --->   Operation 3100 'zext' 'zext_ln29_65' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 3101 [1/1] (0.00ns)   --->   "%b_addr_64 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_65" [mm_mult.cc:29]   --->   Operation 3101 'getelementptr' 'b_addr_64' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 3102 [2/2] (3.25ns)   --->   "%b_load_64 = load i32* %b_addr_64, align 4" [mm_mult.cc:29]   --->   Operation 3102 'load' 'b_load_64' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_86 : Operation 3103 [1/1] (1.81ns)   --->   "%add_ln29_61 = add i14 %phi_mul101, 65" [mm_mult.cc:29]   --->   Operation 3103 'add' 'add_ln29_61' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3104 [1/1] (0.00ns)   --->   "%zext_ln29_66 = zext i14 %add_ln29_61 to i64" [mm_mult.cc:29]   --->   Operation 3104 'zext' 'zext_ln29_66' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 3105 [1/1] (0.00ns)   --->   "%b_addr_65 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_66" [mm_mult.cc:29]   --->   Operation 3105 'getelementptr' 'b_addr_65' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 3106 [2/2] (3.25ns)   --->   "%b_load_65 = load i32* %b_addr_65, align 4" [mm_mult.cc:29]   --->   Operation 3106 'load' 'b_load_65' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 87 <SV = 36> <Delay = 7.67>
ST_87 : Operation 3107 [1/1] (1.81ns)   --->   "%add_ln29_155 = add i14 %mul_ln29, 62" [mm_mult.cc:29]   --->   Operation 3107 'add' 'add_ln29_155' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3108 [1/1] (0.00ns)   --->   "%sext_ln29_61 = sext i14 %add_ln29_155 to i64" [mm_mult.cc:29]   --->   Operation 3108 'sext' 'sext_ln29_61' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_87 : Operation 3109 [1/1] (0.00ns)   --->   "%b_buff_addr_62 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_61" [mm_mult.cc:29]   --->   Operation 3109 'getelementptr' 'b_buff_addr_62' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_87 : Operation 3110 [1/1] (1.81ns)   --->   "%add_ln29_156 = add i14 %mul_ln29, 63" [mm_mult.cc:29]   --->   Operation 3110 'add' 'add_ln29_156' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3111 [1/1] (0.00ns)   --->   "%sext_ln29_62 = sext i14 %add_ln29_156 to i64" [mm_mult.cc:29]   --->   Operation 3111 'sext' 'sext_ln29_62' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_87 : Operation 3112 [1/1] (0.00ns)   --->   "%b_buff_addr_63 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_62" [mm_mult.cc:29]   --->   Operation 3112 'getelementptr' 'b_buff_addr_63' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_87 : Operation 3113 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_125)   --->   "%tmp_115 = call i64 @llvm.part.select.i64(i64 %shl_ln29_125, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3113 'partselect' 'tmp_115' <Predicate = (!icmp_ln26 & icmp_ln29_63)> <Delay = 0.00>
ST_87 : Operation 3114 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_125)   --->   "%select_ln29_252 = select i1 %icmp_ln29_63, i64 %tmp_115, i64 %shl_ln29_125" [mm_mult.cc:29]   --->   Operation 3114 'select' 'select_ln29_252' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 3115 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_125 = and i64 %select_ln29_252, %and_ln29_124" [mm_mult.cc:29]   --->   Operation 3115 'and' 'and_ln29_125' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3116 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_62, i64 %and_ln29_125, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3116 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_87 : Operation 3117 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_127)   --->   "%tmp_116 = call i64 @llvm.part.select.i64(i64 %shl_ln29_127, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3117 'partselect' 'tmp_116' <Predicate = (!icmp_ln26 & icmp_ln29_64)> <Delay = 0.00>
ST_87 : Operation 3118 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_127)   --->   "%select_ln29_256 = select i1 %icmp_ln29_64, i64 %tmp_116, i64 %shl_ln29_127" [mm_mult.cc:29]   --->   Operation 3118 'select' 'select_ln29_256' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 3119 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_127 = and i64 %select_ln29_256, %and_ln29_126" [mm_mult.cc:29]   --->   Operation 3119 'and' 'and_ln29_127' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3120 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_63, i64 %and_ln29_127, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3120 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_87 : Operation 3121 [1/2] (3.25ns)   --->   "%b_load_64 = load i32* %b_addr_64, align 4" [mm_mult.cc:29]   --->   Operation 3121 'load' 'b_load_64' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_87 : Operation 3122 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_129)   --->   "%zext_ln29_489 = zext i32 %b_load_64 to i64" [mm_mult.cc:29]   --->   Operation 3122 'zext' 'zext_ln29_489' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_87 : Operation 3123 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_129)   --->   "%xor_ln29_128 = xor i7 %zext_ln29_487, 63" [mm_mult.cc:29]   --->   Operation 3123 'xor' 'xor_ln29_128' <Predicate = (!icmp_ln26 & icmp_ln29_65)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3124 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_129)   --->   "%select_ln29_259 = select i1 %icmp_ln29_65, i7 %xor_ln29_128, i7 %zext_ln29_487" [mm_mult.cc:29]   --->   Operation 3124 'select' 'select_ln29_259' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 3125 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_129)   --->   "%zext_ln29_490 = zext i7 %select_ln29_259 to i64" [mm_mult.cc:29]   --->   Operation 3125 'zext' 'zext_ln29_490' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_87 : Operation 3126 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_129 = shl i64 %zext_ln29_489, %zext_ln29_490" [mm_mult.cc:29]   --->   Operation 3126 'shl' 'shl_ln29_129' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3127 [1/2] (3.25ns)   --->   "%b_load_65 = load i32* %b_addr_65, align 4" [mm_mult.cc:29]   --->   Operation 3127 'load' 'b_load_65' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_87 : Operation 3128 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_131)   --->   "%zext_ln29_495 = zext i32 %b_load_65 to i64" [mm_mult.cc:29]   --->   Operation 3128 'zext' 'zext_ln29_495' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_87 : Operation 3129 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_131)   --->   "%xor_ln29_130 = xor i7 %zext_ln29_493, 63" [mm_mult.cc:29]   --->   Operation 3129 'xor' 'xor_ln29_130' <Predicate = (!icmp_ln26 & icmp_ln29_66)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3130 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_131)   --->   "%select_ln29_263 = select i1 %icmp_ln29_66, i7 %xor_ln29_130, i7 %zext_ln29_493" [mm_mult.cc:29]   --->   Operation 3130 'select' 'select_ln29_263' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 3131 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_131)   --->   "%zext_ln29_496 = zext i7 %select_ln29_263 to i64" [mm_mult.cc:29]   --->   Operation 3131 'zext' 'zext_ln29_496' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_87 : Operation 3132 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_131 = shl i64 %zext_ln29_495, %zext_ln29_496" [mm_mult.cc:29]   --->   Operation 3132 'shl' 'shl_ln29_131' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3133 [1/1] (1.81ns)   --->   "%add_ln29_62 = add i14 %phi_mul101, 66" [mm_mult.cc:29]   --->   Operation 3133 'add' 'add_ln29_62' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3134 [1/1] (0.00ns)   --->   "%zext_ln29_67 = zext i14 %add_ln29_62 to i64" [mm_mult.cc:29]   --->   Operation 3134 'zext' 'zext_ln29_67' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_87 : Operation 3135 [1/1] (0.00ns)   --->   "%b_addr_66 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_67" [mm_mult.cc:29]   --->   Operation 3135 'getelementptr' 'b_addr_66' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_87 : Operation 3136 [2/2] (3.25ns)   --->   "%b_load_66 = load i32* %b_addr_66, align 4" [mm_mult.cc:29]   --->   Operation 3136 'load' 'b_load_66' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_87 : Operation 3137 [1/1] (1.81ns)   --->   "%add_ln29_63 = add i14 %phi_mul101, 67" [mm_mult.cc:29]   --->   Operation 3137 'add' 'add_ln29_63' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3138 [1/1] (0.00ns)   --->   "%zext_ln29_68 = zext i14 %add_ln29_63 to i64" [mm_mult.cc:29]   --->   Operation 3138 'zext' 'zext_ln29_68' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_87 : Operation 3139 [1/1] (0.00ns)   --->   "%b_addr_67 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_68" [mm_mult.cc:29]   --->   Operation 3139 'getelementptr' 'b_addr_67' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_87 : Operation 3140 [2/2] (3.25ns)   --->   "%b_load_67 = load i32* %b_addr_67, align 4" [mm_mult.cc:29]   --->   Operation 3140 'load' 'b_load_67' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 88 <SV = 37> <Delay = 7.67>
ST_88 : Operation 3141 [1/1] (1.81ns)   --->   "%add_ln29_157 = add i14 %mul_ln29, 64" [mm_mult.cc:29]   --->   Operation 3141 'add' 'add_ln29_157' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3142 [1/1] (0.00ns)   --->   "%sext_ln29_63 = sext i14 %add_ln29_157 to i64" [mm_mult.cc:29]   --->   Operation 3142 'sext' 'sext_ln29_63' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_88 : Operation 3143 [1/1] (0.00ns)   --->   "%b_buff_addr_64 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_63" [mm_mult.cc:29]   --->   Operation 3143 'getelementptr' 'b_buff_addr_64' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_88 : Operation 3144 [1/1] (1.81ns)   --->   "%add_ln29_158 = add i14 %mul_ln29, 65" [mm_mult.cc:29]   --->   Operation 3144 'add' 'add_ln29_158' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3145 [1/1] (0.00ns)   --->   "%sext_ln29_64 = sext i14 %add_ln29_158 to i64" [mm_mult.cc:29]   --->   Operation 3145 'sext' 'sext_ln29_64' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_88 : Operation 3146 [1/1] (0.00ns)   --->   "%b_buff_addr_65 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_64" [mm_mult.cc:29]   --->   Operation 3146 'getelementptr' 'b_buff_addr_65' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_88 : Operation 3147 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_129)   --->   "%tmp_117 = call i64 @llvm.part.select.i64(i64 %shl_ln29_129, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3147 'partselect' 'tmp_117' <Predicate = (!icmp_ln26 & icmp_ln29_65)> <Delay = 0.00>
ST_88 : Operation 3148 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_129)   --->   "%select_ln29_260 = select i1 %icmp_ln29_65, i64 %tmp_117, i64 %shl_ln29_129" [mm_mult.cc:29]   --->   Operation 3148 'select' 'select_ln29_260' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 3149 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_129 = and i64 %select_ln29_260, %and_ln29_128" [mm_mult.cc:29]   --->   Operation 3149 'and' 'and_ln29_129' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3150 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_64, i64 %and_ln29_129, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3150 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_88 : Operation 3151 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_131)   --->   "%tmp_118 = call i64 @llvm.part.select.i64(i64 %shl_ln29_131, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3151 'partselect' 'tmp_118' <Predicate = (!icmp_ln26 & icmp_ln29_66)> <Delay = 0.00>
ST_88 : Operation 3152 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_131)   --->   "%select_ln29_264 = select i1 %icmp_ln29_66, i64 %tmp_118, i64 %shl_ln29_131" [mm_mult.cc:29]   --->   Operation 3152 'select' 'select_ln29_264' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 3153 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_131 = and i64 %select_ln29_264, %and_ln29_130" [mm_mult.cc:29]   --->   Operation 3153 'and' 'and_ln29_131' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3154 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_65, i64 %and_ln29_131, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3154 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_88 : Operation 3155 [1/2] (3.25ns)   --->   "%b_load_66 = load i32* %b_addr_66, align 4" [mm_mult.cc:29]   --->   Operation 3155 'load' 'b_load_66' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_88 : Operation 3156 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_133)   --->   "%zext_ln29_501 = zext i32 %b_load_66 to i64" [mm_mult.cc:29]   --->   Operation 3156 'zext' 'zext_ln29_501' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_88 : Operation 3157 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_133)   --->   "%xor_ln29_132 = xor i7 %zext_ln29_499, 63" [mm_mult.cc:29]   --->   Operation 3157 'xor' 'xor_ln29_132' <Predicate = (!icmp_ln26 & icmp_ln29_67)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3158 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_133)   --->   "%select_ln29_267 = select i1 %icmp_ln29_67, i7 %xor_ln29_132, i7 %zext_ln29_499" [mm_mult.cc:29]   --->   Operation 3158 'select' 'select_ln29_267' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 3159 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_133)   --->   "%zext_ln29_502 = zext i7 %select_ln29_267 to i64" [mm_mult.cc:29]   --->   Operation 3159 'zext' 'zext_ln29_502' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_88 : Operation 3160 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_133 = shl i64 %zext_ln29_501, %zext_ln29_502" [mm_mult.cc:29]   --->   Operation 3160 'shl' 'shl_ln29_133' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3161 [1/2] (3.25ns)   --->   "%b_load_67 = load i32* %b_addr_67, align 4" [mm_mult.cc:29]   --->   Operation 3161 'load' 'b_load_67' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_88 : Operation 3162 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_135)   --->   "%zext_ln29_507 = zext i32 %b_load_67 to i64" [mm_mult.cc:29]   --->   Operation 3162 'zext' 'zext_ln29_507' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_88 : Operation 3163 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_135)   --->   "%xor_ln29_134 = xor i7 %zext_ln29_505, 63" [mm_mult.cc:29]   --->   Operation 3163 'xor' 'xor_ln29_134' <Predicate = (!icmp_ln26 & icmp_ln29_68)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3164 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_135)   --->   "%select_ln29_271 = select i1 %icmp_ln29_68, i7 %xor_ln29_134, i7 %zext_ln29_505" [mm_mult.cc:29]   --->   Operation 3164 'select' 'select_ln29_271' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 3165 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_135)   --->   "%zext_ln29_508 = zext i7 %select_ln29_271 to i64" [mm_mult.cc:29]   --->   Operation 3165 'zext' 'zext_ln29_508' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_88 : Operation 3166 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_135 = shl i64 %zext_ln29_507, %zext_ln29_508" [mm_mult.cc:29]   --->   Operation 3166 'shl' 'shl_ln29_135' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3167 [1/1] (1.81ns)   --->   "%add_ln29_64 = add i14 %phi_mul101, 68" [mm_mult.cc:29]   --->   Operation 3167 'add' 'add_ln29_64' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3168 [1/1] (0.00ns)   --->   "%zext_ln29_69 = zext i14 %add_ln29_64 to i64" [mm_mult.cc:29]   --->   Operation 3168 'zext' 'zext_ln29_69' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_88 : Operation 3169 [1/1] (0.00ns)   --->   "%b_addr_68 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_69" [mm_mult.cc:29]   --->   Operation 3169 'getelementptr' 'b_addr_68' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_88 : Operation 3170 [2/2] (3.25ns)   --->   "%b_load_68 = load i32* %b_addr_68, align 4" [mm_mult.cc:29]   --->   Operation 3170 'load' 'b_load_68' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_88 : Operation 3171 [1/1] (1.81ns)   --->   "%add_ln29_65 = add i14 %phi_mul101, 69" [mm_mult.cc:29]   --->   Operation 3171 'add' 'add_ln29_65' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3172 [1/1] (0.00ns)   --->   "%zext_ln29_70 = zext i14 %add_ln29_65 to i64" [mm_mult.cc:29]   --->   Operation 3172 'zext' 'zext_ln29_70' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_88 : Operation 3173 [1/1] (0.00ns)   --->   "%b_addr_69 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_70" [mm_mult.cc:29]   --->   Operation 3173 'getelementptr' 'b_addr_69' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_88 : Operation 3174 [2/2] (3.25ns)   --->   "%b_load_69 = load i32* %b_addr_69, align 4" [mm_mult.cc:29]   --->   Operation 3174 'load' 'b_load_69' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 89 <SV = 38> <Delay = 7.67>
ST_89 : Operation 3175 [1/1] (1.81ns)   --->   "%add_ln29_159 = add i14 %mul_ln29, 66" [mm_mult.cc:29]   --->   Operation 3175 'add' 'add_ln29_159' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3176 [1/1] (0.00ns)   --->   "%sext_ln29_65 = sext i14 %add_ln29_159 to i64" [mm_mult.cc:29]   --->   Operation 3176 'sext' 'sext_ln29_65' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_89 : Operation 3177 [1/1] (0.00ns)   --->   "%b_buff_addr_66 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_65" [mm_mult.cc:29]   --->   Operation 3177 'getelementptr' 'b_buff_addr_66' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_89 : Operation 3178 [1/1] (1.81ns)   --->   "%add_ln29_160 = add i14 %mul_ln29, 67" [mm_mult.cc:29]   --->   Operation 3178 'add' 'add_ln29_160' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3179 [1/1] (0.00ns)   --->   "%sext_ln29_66 = sext i14 %add_ln29_160 to i64" [mm_mult.cc:29]   --->   Operation 3179 'sext' 'sext_ln29_66' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_89 : Operation 3180 [1/1] (0.00ns)   --->   "%b_buff_addr_67 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_66" [mm_mult.cc:29]   --->   Operation 3180 'getelementptr' 'b_buff_addr_67' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_89 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_133)   --->   "%tmp_119 = call i64 @llvm.part.select.i64(i64 %shl_ln29_133, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3181 'partselect' 'tmp_119' <Predicate = (!icmp_ln26 & icmp_ln29_67)> <Delay = 0.00>
ST_89 : Operation 3182 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_133)   --->   "%select_ln29_268 = select i1 %icmp_ln29_67, i64 %tmp_119, i64 %shl_ln29_133" [mm_mult.cc:29]   --->   Operation 3182 'select' 'select_ln29_268' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 3183 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_133 = and i64 %select_ln29_268, %and_ln29_132" [mm_mult.cc:29]   --->   Operation 3183 'and' 'and_ln29_133' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3184 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_66, i64 %and_ln29_133, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3184 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_89 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_135)   --->   "%tmp_120 = call i64 @llvm.part.select.i64(i64 %shl_ln29_135, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3185 'partselect' 'tmp_120' <Predicate = (!icmp_ln26 & icmp_ln29_68)> <Delay = 0.00>
ST_89 : Operation 3186 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_135)   --->   "%select_ln29_272 = select i1 %icmp_ln29_68, i64 %tmp_120, i64 %shl_ln29_135" [mm_mult.cc:29]   --->   Operation 3186 'select' 'select_ln29_272' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 3187 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_135 = and i64 %select_ln29_272, %and_ln29_134" [mm_mult.cc:29]   --->   Operation 3187 'and' 'and_ln29_135' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3188 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_67, i64 %and_ln29_135, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3188 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_89 : Operation 3189 [1/2] (3.25ns)   --->   "%b_load_68 = load i32* %b_addr_68, align 4" [mm_mult.cc:29]   --->   Operation 3189 'load' 'b_load_68' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_89 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_137)   --->   "%zext_ln29_513 = zext i32 %b_load_68 to i64" [mm_mult.cc:29]   --->   Operation 3190 'zext' 'zext_ln29_513' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_89 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_137)   --->   "%xor_ln29_136 = xor i7 %zext_ln29_511, 63" [mm_mult.cc:29]   --->   Operation 3191 'xor' 'xor_ln29_136' <Predicate = (!icmp_ln26 & icmp_ln29_69)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3192 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_137)   --->   "%select_ln29_275 = select i1 %icmp_ln29_69, i7 %xor_ln29_136, i7 %zext_ln29_511" [mm_mult.cc:29]   --->   Operation 3192 'select' 'select_ln29_275' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 3193 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_137)   --->   "%zext_ln29_514 = zext i7 %select_ln29_275 to i64" [mm_mult.cc:29]   --->   Operation 3193 'zext' 'zext_ln29_514' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_89 : Operation 3194 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_137 = shl i64 %zext_ln29_513, %zext_ln29_514" [mm_mult.cc:29]   --->   Operation 3194 'shl' 'shl_ln29_137' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3195 [1/2] (3.25ns)   --->   "%b_load_69 = load i32* %b_addr_69, align 4" [mm_mult.cc:29]   --->   Operation 3195 'load' 'b_load_69' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_89 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_139)   --->   "%zext_ln29_519 = zext i32 %b_load_69 to i64" [mm_mult.cc:29]   --->   Operation 3196 'zext' 'zext_ln29_519' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_89 : Operation 3197 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_139)   --->   "%xor_ln29_138 = xor i7 %zext_ln29_517, 63" [mm_mult.cc:29]   --->   Operation 3197 'xor' 'xor_ln29_138' <Predicate = (!icmp_ln26 & icmp_ln29_70)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3198 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_139)   --->   "%select_ln29_279 = select i1 %icmp_ln29_70, i7 %xor_ln29_138, i7 %zext_ln29_517" [mm_mult.cc:29]   --->   Operation 3198 'select' 'select_ln29_279' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_139)   --->   "%zext_ln29_520 = zext i7 %select_ln29_279 to i64" [mm_mult.cc:29]   --->   Operation 3199 'zext' 'zext_ln29_520' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_89 : Operation 3200 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_139 = shl i64 %zext_ln29_519, %zext_ln29_520" [mm_mult.cc:29]   --->   Operation 3200 'shl' 'shl_ln29_139' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3201 [1/1] (1.81ns)   --->   "%add_ln29_66 = add i14 %phi_mul101, 70" [mm_mult.cc:29]   --->   Operation 3201 'add' 'add_ln29_66' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3202 [1/1] (0.00ns)   --->   "%zext_ln29_71 = zext i14 %add_ln29_66 to i64" [mm_mult.cc:29]   --->   Operation 3202 'zext' 'zext_ln29_71' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_89 : Operation 3203 [1/1] (0.00ns)   --->   "%b_addr_70 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_71" [mm_mult.cc:29]   --->   Operation 3203 'getelementptr' 'b_addr_70' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_89 : Operation 3204 [2/2] (3.25ns)   --->   "%b_load_70 = load i32* %b_addr_70, align 4" [mm_mult.cc:29]   --->   Operation 3204 'load' 'b_load_70' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_89 : Operation 3205 [1/1] (1.81ns)   --->   "%add_ln29_67 = add i14 %phi_mul101, 71" [mm_mult.cc:29]   --->   Operation 3205 'add' 'add_ln29_67' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3206 [1/1] (0.00ns)   --->   "%zext_ln29_72 = zext i14 %add_ln29_67 to i64" [mm_mult.cc:29]   --->   Operation 3206 'zext' 'zext_ln29_72' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_89 : Operation 3207 [1/1] (0.00ns)   --->   "%b_addr_71 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_72" [mm_mult.cc:29]   --->   Operation 3207 'getelementptr' 'b_addr_71' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_89 : Operation 3208 [2/2] (3.25ns)   --->   "%b_load_71 = load i32* %b_addr_71, align 4" [mm_mult.cc:29]   --->   Operation 3208 'load' 'b_load_71' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 90 <SV = 39> <Delay = 7.67>
ST_90 : Operation 3209 [1/1] (1.81ns)   --->   "%add_ln29_161 = add i14 %mul_ln29, 68" [mm_mult.cc:29]   --->   Operation 3209 'add' 'add_ln29_161' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3210 [1/1] (0.00ns)   --->   "%sext_ln29_67 = sext i14 %add_ln29_161 to i64" [mm_mult.cc:29]   --->   Operation 3210 'sext' 'sext_ln29_67' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_90 : Operation 3211 [1/1] (0.00ns)   --->   "%b_buff_addr_68 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_67" [mm_mult.cc:29]   --->   Operation 3211 'getelementptr' 'b_buff_addr_68' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_90 : Operation 3212 [1/1] (1.81ns)   --->   "%add_ln29_162 = add i14 %mul_ln29, 69" [mm_mult.cc:29]   --->   Operation 3212 'add' 'add_ln29_162' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3213 [1/1] (0.00ns)   --->   "%sext_ln29_68 = sext i14 %add_ln29_162 to i64" [mm_mult.cc:29]   --->   Operation 3213 'sext' 'sext_ln29_68' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_90 : Operation 3214 [1/1] (0.00ns)   --->   "%b_buff_addr_69 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_68" [mm_mult.cc:29]   --->   Operation 3214 'getelementptr' 'b_buff_addr_69' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_90 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_137)   --->   "%tmp_121 = call i64 @llvm.part.select.i64(i64 %shl_ln29_137, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3215 'partselect' 'tmp_121' <Predicate = (!icmp_ln26 & icmp_ln29_69)> <Delay = 0.00>
ST_90 : Operation 3216 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_137)   --->   "%select_ln29_276 = select i1 %icmp_ln29_69, i64 %tmp_121, i64 %shl_ln29_137" [mm_mult.cc:29]   --->   Operation 3216 'select' 'select_ln29_276' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 3217 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_137 = and i64 %select_ln29_276, %and_ln29_136" [mm_mult.cc:29]   --->   Operation 3217 'and' 'and_ln29_137' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3218 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_68, i64 %and_ln29_137, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3218 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_90 : Operation 3219 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_139)   --->   "%tmp_122 = call i64 @llvm.part.select.i64(i64 %shl_ln29_139, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3219 'partselect' 'tmp_122' <Predicate = (!icmp_ln26 & icmp_ln29_70)> <Delay = 0.00>
ST_90 : Operation 3220 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_139)   --->   "%select_ln29_280 = select i1 %icmp_ln29_70, i64 %tmp_122, i64 %shl_ln29_139" [mm_mult.cc:29]   --->   Operation 3220 'select' 'select_ln29_280' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 3221 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_139 = and i64 %select_ln29_280, %and_ln29_138" [mm_mult.cc:29]   --->   Operation 3221 'and' 'and_ln29_139' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3222 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_69, i64 %and_ln29_139, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3222 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_90 : Operation 3223 [1/2] (3.25ns)   --->   "%b_load_70 = load i32* %b_addr_70, align 4" [mm_mult.cc:29]   --->   Operation 3223 'load' 'b_load_70' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_90 : Operation 3224 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_141)   --->   "%zext_ln29_525 = zext i32 %b_load_70 to i64" [mm_mult.cc:29]   --->   Operation 3224 'zext' 'zext_ln29_525' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_90 : Operation 3225 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_141)   --->   "%xor_ln29_140 = xor i7 %zext_ln29_523, 63" [mm_mult.cc:29]   --->   Operation 3225 'xor' 'xor_ln29_140' <Predicate = (!icmp_ln26 & icmp_ln29_71)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3226 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_141)   --->   "%select_ln29_283 = select i1 %icmp_ln29_71, i7 %xor_ln29_140, i7 %zext_ln29_523" [mm_mult.cc:29]   --->   Operation 3226 'select' 'select_ln29_283' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 3227 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_141)   --->   "%zext_ln29_526 = zext i7 %select_ln29_283 to i64" [mm_mult.cc:29]   --->   Operation 3227 'zext' 'zext_ln29_526' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_90 : Operation 3228 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_141 = shl i64 %zext_ln29_525, %zext_ln29_526" [mm_mult.cc:29]   --->   Operation 3228 'shl' 'shl_ln29_141' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3229 [1/2] (3.25ns)   --->   "%b_load_71 = load i32* %b_addr_71, align 4" [mm_mult.cc:29]   --->   Operation 3229 'load' 'b_load_71' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_90 : Operation 3230 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_143)   --->   "%zext_ln29_531 = zext i32 %b_load_71 to i64" [mm_mult.cc:29]   --->   Operation 3230 'zext' 'zext_ln29_531' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_90 : Operation 3231 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_143)   --->   "%xor_ln29_142 = xor i7 %zext_ln29_529, 63" [mm_mult.cc:29]   --->   Operation 3231 'xor' 'xor_ln29_142' <Predicate = (!icmp_ln26 & icmp_ln29_72)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_143)   --->   "%select_ln29_287 = select i1 %icmp_ln29_72, i7 %xor_ln29_142, i7 %zext_ln29_529" [mm_mult.cc:29]   --->   Operation 3232 'select' 'select_ln29_287' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_143)   --->   "%zext_ln29_532 = zext i7 %select_ln29_287 to i64" [mm_mult.cc:29]   --->   Operation 3233 'zext' 'zext_ln29_532' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_90 : Operation 3234 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_143 = shl i64 %zext_ln29_531, %zext_ln29_532" [mm_mult.cc:29]   --->   Operation 3234 'shl' 'shl_ln29_143' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3235 [1/1] (1.81ns)   --->   "%add_ln29_68 = add i14 %phi_mul101, 72" [mm_mult.cc:29]   --->   Operation 3235 'add' 'add_ln29_68' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3236 [1/1] (0.00ns)   --->   "%zext_ln29_73 = zext i14 %add_ln29_68 to i64" [mm_mult.cc:29]   --->   Operation 3236 'zext' 'zext_ln29_73' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_90 : Operation 3237 [1/1] (0.00ns)   --->   "%b_addr_72 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_73" [mm_mult.cc:29]   --->   Operation 3237 'getelementptr' 'b_addr_72' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_90 : Operation 3238 [2/2] (3.25ns)   --->   "%b_load_72 = load i32* %b_addr_72, align 4" [mm_mult.cc:29]   --->   Operation 3238 'load' 'b_load_72' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_90 : Operation 3239 [1/1] (1.81ns)   --->   "%add_ln29_69 = add i14 %phi_mul101, 73" [mm_mult.cc:29]   --->   Operation 3239 'add' 'add_ln29_69' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3240 [1/1] (0.00ns)   --->   "%zext_ln29_74 = zext i14 %add_ln29_69 to i64" [mm_mult.cc:29]   --->   Operation 3240 'zext' 'zext_ln29_74' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_90 : Operation 3241 [1/1] (0.00ns)   --->   "%b_addr_73 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_74" [mm_mult.cc:29]   --->   Operation 3241 'getelementptr' 'b_addr_73' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_90 : Operation 3242 [2/2] (3.25ns)   --->   "%b_load_73 = load i32* %b_addr_73, align 4" [mm_mult.cc:29]   --->   Operation 3242 'load' 'b_load_73' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 91 <SV = 40> <Delay = 7.67>
ST_91 : Operation 3243 [1/1] (1.81ns)   --->   "%add_ln29_163 = add i14 %mul_ln29, 70" [mm_mult.cc:29]   --->   Operation 3243 'add' 'add_ln29_163' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3244 [1/1] (0.00ns)   --->   "%sext_ln29_69 = sext i14 %add_ln29_163 to i64" [mm_mult.cc:29]   --->   Operation 3244 'sext' 'sext_ln29_69' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_91 : Operation 3245 [1/1] (0.00ns)   --->   "%b_buff_addr_70 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_69" [mm_mult.cc:29]   --->   Operation 3245 'getelementptr' 'b_buff_addr_70' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_91 : Operation 3246 [1/1] (1.81ns)   --->   "%add_ln29_164 = add i14 %mul_ln29, 71" [mm_mult.cc:29]   --->   Operation 3246 'add' 'add_ln29_164' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3247 [1/1] (0.00ns)   --->   "%sext_ln29_70 = sext i14 %add_ln29_164 to i64" [mm_mult.cc:29]   --->   Operation 3247 'sext' 'sext_ln29_70' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_91 : Operation 3248 [1/1] (0.00ns)   --->   "%b_buff_addr_71 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_70" [mm_mult.cc:29]   --->   Operation 3248 'getelementptr' 'b_buff_addr_71' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_91 : Operation 3249 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_141)   --->   "%tmp_123 = call i64 @llvm.part.select.i64(i64 %shl_ln29_141, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3249 'partselect' 'tmp_123' <Predicate = (!icmp_ln26 & icmp_ln29_71)> <Delay = 0.00>
ST_91 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_141)   --->   "%select_ln29_284 = select i1 %icmp_ln29_71, i64 %tmp_123, i64 %shl_ln29_141" [mm_mult.cc:29]   --->   Operation 3250 'select' 'select_ln29_284' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 3251 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_141 = and i64 %select_ln29_284, %and_ln29_140" [mm_mult.cc:29]   --->   Operation 3251 'and' 'and_ln29_141' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3252 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_70, i64 %and_ln29_141, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3252 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_91 : Operation 3253 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_143)   --->   "%tmp_124 = call i64 @llvm.part.select.i64(i64 %shl_ln29_143, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3253 'partselect' 'tmp_124' <Predicate = (!icmp_ln26 & icmp_ln29_72)> <Delay = 0.00>
ST_91 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_143)   --->   "%select_ln29_288 = select i1 %icmp_ln29_72, i64 %tmp_124, i64 %shl_ln29_143" [mm_mult.cc:29]   --->   Operation 3254 'select' 'select_ln29_288' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 3255 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_143 = and i64 %select_ln29_288, %and_ln29_142" [mm_mult.cc:29]   --->   Operation 3255 'and' 'and_ln29_143' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3256 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_71, i64 %and_ln29_143, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3256 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_91 : Operation 3257 [1/2] (3.25ns)   --->   "%b_load_72 = load i32* %b_addr_72, align 4" [mm_mult.cc:29]   --->   Operation 3257 'load' 'b_load_72' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_91 : Operation 3258 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_145)   --->   "%zext_ln29_537 = zext i32 %b_load_72 to i64" [mm_mult.cc:29]   --->   Operation 3258 'zext' 'zext_ln29_537' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_91 : Operation 3259 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_145)   --->   "%xor_ln29_144 = xor i7 %zext_ln29_535, 63" [mm_mult.cc:29]   --->   Operation 3259 'xor' 'xor_ln29_144' <Predicate = (!icmp_ln26 & icmp_ln29_73)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_145)   --->   "%select_ln29_291 = select i1 %icmp_ln29_73, i7 %xor_ln29_144, i7 %zext_ln29_535" [mm_mult.cc:29]   --->   Operation 3260 'select' 'select_ln29_291' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_145)   --->   "%zext_ln29_538 = zext i7 %select_ln29_291 to i64" [mm_mult.cc:29]   --->   Operation 3261 'zext' 'zext_ln29_538' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_91 : Operation 3262 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_145 = shl i64 %zext_ln29_537, %zext_ln29_538" [mm_mult.cc:29]   --->   Operation 3262 'shl' 'shl_ln29_145' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3263 [1/2] (3.25ns)   --->   "%b_load_73 = load i32* %b_addr_73, align 4" [mm_mult.cc:29]   --->   Operation 3263 'load' 'b_load_73' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_91 : Operation 3264 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_147)   --->   "%zext_ln29_543 = zext i32 %b_load_73 to i64" [mm_mult.cc:29]   --->   Operation 3264 'zext' 'zext_ln29_543' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_91 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_147)   --->   "%xor_ln29_146 = xor i7 %zext_ln29_541, 63" [mm_mult.cc:29]   --->   Operation 3265 'xor' 'xor_ln29_146' <Predicate = (!icmp_ln26 & icmp_ln29_74)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3266 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_147)   --->   "%select_ln29_295 = select i1 %icmp_ln29_74, i7 %xor_ln29_146, i7 %zext_ln29_541" [mm_mult.cc:29]   --->   Operation 3266 'select' 'select_ln29_295' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 3267 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_147)   --->   "%zext_ln29_544 = zext i7 %select_ln29_295 to i64" [mm_mult.cc:29]   --->   Operation 3267 'zext' 'zext_ln29_544' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_91 : Operation 3268 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_147 = shl i64 %zext_ln29_543, %zext_ln29_544" [mm_mult.cc:29]   --->   Operation 3268 'shl' 'shl_ln29_147' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3269 [1/1] (1.81ns)   --->   "%add_ln29_70 = add i14 %phi_mul101, 74" [mm_mult.cc:29]   --->   Operation 3269 'add' 'add_ln29_70' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3270 [1/1] (0.00ns)   --->   "%zext_ln29_75 = zext i14 %add_ln29_70 to i64" [mm_mult.cc:29]   --->   Operation 3270 'zext' 'zext_ln29_75' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_91 : Operation 3271 [1/1] (0.00ns)   --->   "%b_addr_74 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_75" [mm_mult.cc:29]   --->   Operation 3271 'getelementptr' 'b_addr_74' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_91 : Operation 3272 [2/2] (3.25ns)   --->   "%b_load_74 = load i32* %b_addr_74, align 4" [mm_mult.cc:29]   --->   Operation 3272 'load' 'b_load_74' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_91 : Operation 3273 [1/1] (1.81ns)   --->   "%add_ln29_71 = add i14 %phi_mul101, 75" [mm_mult.cc:29]   --->   Operation 3273 'add' 'add_ln29_71' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3274 [1/1] (0.00ns)   --->   "%zext_ln29_76 = zext i14 %add_ln29_71 to i64" [mm_mult.cc:29]   --->   Operation 3274 'zext' 'zext_ln29_76' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_91 : Operation 3275 [1/1] (0.00ns)   --->   "%b_addr_75 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_76" [mm_mult.cc:29]   --->   Operation 3275 'getelementptr' 'b_addr_75' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_91 : Operation 3276 [2/2] (3.25ns)   --->   "%b_load_75 = load i32* %b_addr_75, align 4" [mm_mult.cc:29]   --->   Operation 3276 'load' 'b_load_75' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 92 <SV = 41> <Delay = 7.67>
ST_92 : Operation 3277 [1/1] (1.81ns)   --->   "%add_ln29_165 = add i14 %mul_ln29, 72" [mm_mult.cc:29]   --->   Operation 3277 'add' 'add_ln29_165' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3278 [1/1] (0.00ns)   --->   "%sext_ln29_71 = sext i14 %add_ln29_165 to i64" [mm_mult.cc:29]   --->   Operation 3278 'sext' 'sext_ln29_71' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_92 : Operation 3279 [1/1] (0.00ns)   --->   "%b_buff_addr_72 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_71" [mm_mult.cc:29]   --->   Operation 3279 'getelementptr' 'b_buff_addr_72' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_92 : Operation 3280 [1/1] (1.81ns)   --->   "%add_ln29_166 = add i14 %mul_ln29, 73" [mm_mult.cc:29]   --->   Operation 3280 'add' 'add_ln29_166' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3281 [1/1] (0.00ns)   --->   "%sext_ln29_72 = sext i14 %add_ln29_166 to i64" [mm_mult.cc:29]   --->   Operation 3281 'sext' 'sext_ln29_72' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_92 : Operation 3282 [1/1] (0.00ns)   --->   "%b_buff_addr_73 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_72" [mm_mult.cc:29]   --->   Operation 3282 'getelementptr' 'b_buff_addr_73' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_92 : Operation 3283 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_145)   --->   "%tmp_125 = call i64 @llvm.part.select.i64(i64 %shl_ln29_145, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3283 'partselect' 'tmp_125' <Predicate = (!icmp_ln26 & icmp_ln29_73)> <Delay = 0.00>
ST_92 : Operation 3284 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_145)   --->   "%select_ln29_292 = select i1 %icmp_ln29_73, i64 %tmp_125, i64 %shl_ln29_145" [mm_mult.cc:29]   --->   Operation 3284 'select' 'select_ln29_292' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 3285 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_145 = and i64 %select_ln29_292, %and_ln29_144" [mm_mult.cc:29]   --->   Operation 3285 'and' 'and_ln29_145' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3286 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_72, i64 %and_ln29_145, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3286 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_92 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_147)   --->   "%tmp_126 = call i64 @llvm.part.select.i64(i64 %shl_ln29_147, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3287 'partselect' 'tmp_126' <Predicate = (!icmp_ln26 & icmp_ln29_74)> <Delay = 0.00>
ST_92 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_147)   --->   "%select_ln29_296 = select i1 %icmp_ln29_74, i64 %tmp_126, i64 %shl_ln29_147" [mm_mult.cc:29]   --->   Operation 3288 'select' 'select_ln29_296' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 3289 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_147 = and i64 %select_ln29_296, %and_ln29_146" [mm_mult.cc:29]   --->   Operation 3289 'and' 'and_ln29_147' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3290 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_73, i64 %and_ln29_147, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3290 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_92 : Operation 3291 [1/2] (3.25ns)   --->   "%b_load_74 = load i32* %b_addr_74, align 4" [mm_mult.cc:29]   --->   Operation 3291 'load' 'b_load_74' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_92 : Operation 3292 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_149)   --->   "%zext_ln29_549 = zext i32 %b_load_74 to i64" [mm_mult.cc:29]   --->   Operation 3292 'zext' 'zext_ln29_549' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_92 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_149)   --->   "%xor_ln29_148 = xor i7 %zext_ln29_547, 63" [mm_mult.cc:29]   --->   Operation 3293 'xor' 'xor_ln29_148' <Predicate = (!icmp_ln26 & icmp_ln29_75)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3294 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_149)   --->   "%select_ln29_299 = select i1 %icmp_ln29_75, i7 %xor_ln29_148, i7 %zext_ln29_547" [mm_mult.cc:29]   --->   Operation 3294 'select' 'select_ln29_299' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 3295 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_149)   --->   "%zext_ln29_550 = zext i7 %select_ln29_299 to i64" [mm_mult.cc:29]   --->   Operation 3295 'zext' 'zext_ln29_550' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_92 : Operation 3296 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_149 = shl i64 %zext_ln29_549, %zext_ln29_550" [mm_mult.cc:29]   --->   Operation 3296 'shl' 'shl_ln29_149' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3297 [1/2] (3.25ns)   --->   "%b_load_75 = load i32* %b_addr_75, align 4" [mm_mult.cc:29]   --->   Operation 3297 'load' 'b_load_75' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_92 : Operation 3298 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_151)   --->   "%zext_ln29_555 = zext i32 %b_load_75 to i64" [mm_mult.cc:29]   --->   Operation 3298 'zext' 'zext_ln29_555' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_92 : Operation 3299 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_151)   --->   "%xor_ln29_150 = xor i7 %zext_ln29_553, 63" [mm_mult.cc:29]   --->   Operation 3299 'xor' 'xor_ln29_150' <Predicate = (!icmp_ln26 & icmp_ln29_76)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3300 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_151)   --->   "%select_ln29_303 = select i1 %icmp_ln29_76, i7 %xor_ln29_150, i7 %zext_ln29_553" [mm_mult.cc:29]   --->   Operation 3300 'select' 'select_ln29_303' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 3301 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_151)   --->   "%zext_ln29_556 = zext i7 %select_ln29_303 to i64" [mm_mult.cc:29]   --->   Operation 3301 'zext' 'zext_ln29_556' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_92 : Operation 3302 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_151 = shl i64 %zext_ln29_555, %zext_ln29_556" [mm_mult.cc:29]   --->   Operation 3302 'shl' 'shl_ln29_151' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3303 [1/1] (1.81ns)   --->   "%add_ln29_72 = add i14 %phi_mul101, 76" [mm_mult.cc:29]   --->   Operation 3303 'add' 'add_ln29_72' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3304 [1/1] (0.00ns)   --->   "%zext_ln29_77 = zext i14 %add_ln29_72 to i64" [mm_mult.cc:29]   --->   Operation 3304 'zext' 'zext_ln29_77' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_92 : Operation 3305 [1/1] (0.00ns)   --->   "%b_addr_76 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_77" [mm_mult.cc:29]   --->   Operation 3305 'getelementptr' 'b_addr_76' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_92 : Operation 3306 [2/2] (3.25ns)   --->   "%b_load_76 = load i32* %b_addr_76, align 4" [mm_mult.cc:29]   --->   Operation 3306 'load' 'b_load_76' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_92 : Operation 3307 [1/1] (1.81ns)   --->   "%add_ln29_73 = add i14 %phi_mul101, 77" [mm_mult.cc:29]   --->   Operation 3307 'add' 'add_ln29_73' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3308 [1/1] (0.00ns)   --->   "%zext_ln29_78 = zext i14 %add_ln29_73 to i64" [mm_mult.cc:29]   --->   Operation 3308 'zext' 'zext_ln29_78' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_92 : Operation 3309 [1/1] (0.00ns)   --->   "%b_addr_77 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_78" [mm_mult.cc:29]   --->   Operation 3309 'getelementptr' 'b_addr_77' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_92 : Operation 3310 [2/2] (3.25ns)   --->   "%b_load_77 = load i32* %b_addr_77, align 4" [mm_mult.cc:29]   --->   Operation 3310 'load' 'b_load_77' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 93 <SV = 42> <Delay = 7.67>
ST_93 : Operation 3311 [1/1] (1.81ns)   --->   "%add_ln29_167 = add i14 %mul_ln29, 74" [mm_mult.cc:29]   --->   Operation 3311 'add' 'add_ln29_167' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3312 [1/1] (0.00ns)   --->   "%sext_ln29_73 = sext i14 %add_ln29_167 to i64" [mm_mult.cc:29]   --->   Operation 3312 'sext' 'sext_ln29_73' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_93 : Operation 3313 [1/1] (0.00ns)   --->   "%b_buff_addr_74 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_73" [mm_mult.cc:29]   --->   Operation 3313 'getelementptr' 'b_buff_addr_74' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_93 : Operation 3314 [1/1] (1.81ns)   --->   "%add_ln29_168 = add i14 %mul_ln29, 75" [mm_mult.cc:29]   --->   Operation 3314 'add' 'add_ln29_168' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3315 [1/1] (0.00ns)   --->   "%sext_ln29_74 = sext i14 %add_ln29_168 to i64" [mm_mult.cc:29]   --->   Operation 3315 'sext' 'sext_ln29_74' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_93 : Operation 3316 [1/1] (0.00ns)   --->   "%b_buff_addr_75 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_74" [mm_mult.cc:29]   --->   Operation 3316 'getelementptr' 'b_buff_addr_75' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_93 : Operation 3317 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_149)   --->   "%tmp_127 = call i64 @llvm.part.select.i64(i64 %shl_ln29_149, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3317 'partselect' 'tmp_127' <Predicate = (!icmp_ln26 & icmp_ln29_75)> <Delay = 0.00>
ST_93 : Operation 3318 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_149)   --->   "%select_ln29_300 = select i1 %icmp_ln29_75, i64 %tmp_127, i64 %shl_ln29_149" [mm_mult.cc:29]   --->   Operation 3318 'select' 'select_ln29_300' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 3319 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_149 = and i64 %select_ln29_300, %and_ln29_148" [mm_mult.cc:29]   --->   Operation 3319 'and' 'and_ln29_149' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3320 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_74, i64 %and_ln29_149, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3320 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_93 : Operation 3321 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_151)   --->   "%tmp_128 = call i64 @llvm.part.select.i64(i64 %shl_ln29_151, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3321 'partselect' 'tmp_128' <Predicate = (!icmp_ln26 & icmp_ln29_76)> <Delay = 0.00>
ST_93 : Operation 3322 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_151)   --->   "%select_ln29_304 = select i1 %icmp_ln29_76, i64 %tmp_128, i64 %shl_ln29_151" [mm_mult.cc:29]   --->   Operation 3322 'select' 'select_ln29_304' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 3323 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_151 = and i64 %select_ln29_304, %and_ln29_150" [mm_mult.cc:29]   --->   Operation 3323 'and' 'and_ln29_151' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3324 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_75, i64 %and_ln29_151, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3324 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_93 : Operation 3325 [1/2] (3.25ns)   --->   "%b_load_76 = load i32* %b_addr_76, align 4" [mm_mult.cc:29]   --->   Operation 3325 'load' 'b_load_76' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_93 : Operation 3326 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_153)   --->   "%zext_ln29_561 = zext i32 %b_load_76 to i64" [mm_mult.cc:29]   --->   Operation 3326 'zext' 'zext_ln29_561' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_93 : Operation 3327 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_153)   --->   "%xor_ln29_152 = xor i7 %zext_ln29_559, 63" [mm_mult.cc:29]   --->   Operation 3327 'xor' 'xor_ln29_152' <Predicate = (!icmp_ln26 & icmp_ln29_77)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3328 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_153)   --->   "%select_ln29_307 = select i1 %icmp_ln29_77, i7 %xor_ln29_152, i7 %zext_ln29_559" [mm_mult.cc:29]   --->   Operation 3328 'select' 'select_ln29_307' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 3329 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_153)   --->   "%zext_ln29_562 = zext i7 %select_ln29_307 to i64" [mm_mult.cc:29]   --->   Operation 3329 'zext' 'zext_ln29_562' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_93 : Operation 3330 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_153 = shl i64 %zext_ln29_561, %zext_ln29_562" [mm_mult.cc:29]   --->   Operation 3330 'shl' 'shl_ln29_153' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3331 [1/2] (3.25ns)   --->   "%b_load_77 = load i32* %b_addr_77, align 4" [mm_mult.cc:29]   --->   Operation 3331 'load' 'b_load_77' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_93 : Operation 3332 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_155)   --->   "%zext_ln29_567 = zext i32 %b_load_77 to i64" [mm_mult.cc:29]   --->   Operation 3332 'zext' 'zext_ln29_567' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_93 : Operation 3333 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_155)   --->   "%xor_ln29_154 = xor i7 %zext_ln29_565, 63" [mm_mult.cc:29]   --->   Operation 3333 'xor' 'xor_ln29_154' <Predicate = (!icmp_ln26 & icmp_ln29_78)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3334 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_155)   --->   "%select_ln29_311 = select i1 %icmp_ln29_78, i7 %xor_ln29_154, i7 %zext_ln29_565" [mm_mult.cc:29]   --->   Operation 3334 'select' 'select_ln29_311' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 3335 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_155)   --->   "%zext_ln29_568 = zext i7 %select_ln29_311 to i64" [mm_mult.cc:29]   --->   Operation 3335 'zext' 'zext_ln29_568' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_93 : Operation 3336 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_155 = shl i64 %zext_ln29_567, %zext_ln29_568" [mm_mult.cc:29]   --->   Operation 3336 'shl' 'shl_ln29_155' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3337 [1/1] (1.81ns)   --->   "%add_ln29_74 = add i14 %phi_mul101, 78" [mm_mult.cc:29]   --->   Operation 3337 'add' 'add_ln29_74' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3338 [1/1] (0.00ns)   --->   "%zext_ln29_79 = zext i14 %add_ln29_74 to i64" [mm_mult.cc:29]   --->   Operation 3338 'zext' 'zext_ln29_79' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_93 : Operation 3339 [1/1] (0.00ns)   --->   "%b_addr_78 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_79" [mm_mult.cc:29]   --->   Operation 3339 'getelementptr' 'b_addr_78' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_93 : Operation 3340 [2/2] (3.25ns)   --->   "%b_load_78 = load i32* %b_addr_78, align 4" [mm_mult.cc:29]   --->   Operation 3340 'load' 'b_load_78' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_93 : Operation 3341 [1/1] (1.81ns)   --->   "%add_ln29_75 = add i14 %phi_mul101, 79" [mm_mult.cc:29]   --->   Operation 3341 'add' 'add_ln29_75' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3342 [1/1] (0.00ns)   --->   "%zext_ln29_80 = zext i14 %add_ln29_75 to i64" [mm_mult.cc:29]   --->   Operation 3342 'zext' 'zext_ln29_80' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_93 : Operation 3343 [1/1] (0.00ns)   --->   "%b_addr_79 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_80" [mm_mult.cc:29]   --->   Operation 3343 'getelementptr' 'b_addr_79' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_93 : Operation 3344 [2/2] (3.25ns)   --->   "%b_load_79 = load i32* %b_addr_79, align 4" [mm_mult.cc:29]   --->   Operation 3344 'load' 'b_load_79' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 94 <SV = 43> <Delay = 7.67>
ST_94 : Operation 3345 [1/1] (1.81ns)   --->   "%add_ln29_169 = add i14 %mul_ln29, 76" [mm_mult.cc:29]   --->   Operation 3345 'add' 'add_ln29_169' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3346 [1/1] (0.00ns)   --->   "%sext_ln29_75 = sext i14 %add_ln29_169 to i64" [mm_mult.cc:29]   --->   Operation 3346 'sext' 'sext_ln29_75' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_94 : Operation 3347 [1/1] (0.00ns)   --->   "%b_buff_addr_76 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_75" [mm_mult.cc:29]   --->   Operation 3347 'getelementptr' 'b_buff_addr_76' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_94 : Operation 3348 [1/1] (1.81ns)   --->   "%add_ln29_170 = add i14 %mul_ln29, 77" [mm_mult.cc:29]   --->   Operation 3348 'add' 'add_ln29_170' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3349 [1/1] (0.00ns)   --->   "%sext_ln29_76 = sext i14 %add_ln29_170 to i64" [mm_mult.cc:29]   --->   Operation 3349 'sext' 'sext_ln29_76' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_94 : Operation 3350 [1/1] (0.00ns)   --->   "%b_buff_addr_77 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_76" [mm_mult.cc:29]   --->   Operation 3350 'getelementptr' 'b_buff_addr_77' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_94 : Operation 3351 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_153)   --->   "%tmp_129 = call i64 @llvm.part.select.i64(i64 %shl_ln29_153, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3351 'partselect' 'tmp_129' <Predicate = (!icmp_ln26 & icmp_ln29_77)> <Delay = 0.00>
ST_94 : Operation 3352 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_153)   --->   "%select_ln29_308 = select i1 %icmp_ln29_77, i64 %tmp_129, i64 %shl_ln29_153" [mm_mult.cc:29]   --->   Operation 3352 'select' 'select_ln29_308' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 3353 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_153 = and i64 %select_ln29_308, %and_ln29_152" [mm_mult.cc:29]   --->   Operation 3353 'and' 'and_ln29_153' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3354 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_76, i64 %and_ln29_153, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3354 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_94 : Operation 3355 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_155)   --->   "%tmp_130 = call i64 @llvm.part.select.i64(i64 %shl_ln29_155, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3355 'partselect' 'tmp_130' <Predicate = (!icmp_ln26 & icmp_ln29_78)> <Delay = 0.00>
ST_94 : Operation 3356 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_155)   --->   "%select_ln29_312 = select i1 %icmp_ln29_78, i64 %tmp_130, i64 %shl_ln29_155" [mm_mult.cc:29]   --->   Operation 3356 'select' 'select_ln29_312' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 3357 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_155 = and i64 %select_ln29_312, %and_ln29_154" [mm_mult.cc:29]   --->   Operation 3357 'and' 'and_ln29_155' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3358 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_77, i64 %and_ln29_155, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3358 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_94 : Operation 3359 [1/2] (3.25ns)   --->   "%b_load_78 = load i32* %b_addr_78, align 4" [mm_mult.cc:29]   --->   Operation 3359 'load' 'b_load_78' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_94 : Operation 3360 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_157)   --->   "%zext_ln29_573 = zext i32 %b_load_78 to i64" [mm_mult.cc:29]   --->   Operation 3360 'zext' 'zext_ln29_573' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_94 : Operation 3361 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_157)   --->   "%xor_ln29_156 = xor i7 %zext_ln29_571, 63" [mm_mult.cc:29]   --->   Operation 3361 'xor' 'xor_ln29_156' <Predicate = (!icmp_ln26 & icmp_ln29_79)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3362 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_157)   --->   "%select_ln29_315 = select i1 %icmp_ln29_79, i7 %xor_ln29_156, i7 %zext_ln29_571" [mm_mult.cc:29]   --->   Operation 3362 'select' 'select_ln29_315' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 3363 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_157)   --->   "%zext_ln29_574 = zext i7 %select_ln29_315 to i64" [mm_mult.cc:29]   --->   Operation 3363 'zext' 'zext_ln29_574' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_94 : Operation 3364 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_157 = shl i64 %zext_ln29_573, %zext_ln29_574" [mm_mult.cc:29]   --->   Operation 3364 'shl' 'shl_ln29_157' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3365 [1/2] (3.25ns)   --->   "%b_load_79 = load i32* %b_addr_79, align 4" [mm_mult.cc:29]   --->   Operation 3365 'load' 'b_load_79' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_94 : Operation 3366 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_159)   --->   "%zext_ln29_579 = zext i32 %b_load_79 to i64" [mm_mult.cc:29]   --->   Operation 3366 'zext' 'zext_ln29_579' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_94 : Operation 3367 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_159)   --->   "%xor_ln29_158 = xor i7 %zext_ln29_577, 63" [mm_mult.cc:29]   --->   Operation 3367 'xor' 'xor_ln29_158' <Predicate = (!icmp_ln26 & icmp_ln29_80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3368 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_159)   --->   "%select_ln29_319 = select i1 %icmp_ln29_80, i7 %xor_ln29_158, i7 %zext_ln29_577" [mm_mult.cc:29]   --->   Operation 3368 'select' 'select_ln29_319' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 3369 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_159)   --->   "%zext_ln29_580 = zext i7 %select_ln29_319 to i64" [mm_mult.cc:29]   --->   Operation 3369 'zext' 'zext_ln29_580' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_94 : Operation 3370 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_159 = shl i64 %zext_ln29_579, %zext_ln29_580" [mm_mult.cc:29]   --->   Operation 3370 'shl' 'shl_ln29_159' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3371 [1/1] (1.81ns)   --->   "%add_ln29_76 = add i14 %phi_mul101, 80" [mm_mult.cc:29]   --->   Operation 3371 'add' 'add_ln29_76' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3372 [1/1] (0.00ns)   --->   "%zext_ln29_81 = zext i14 %add_ln29_76 to i64" [mm_mult.cc:29]   --->   Operation 3372 'zext' 'zext_ln29_81' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_94 : Operation 3373 [1/1] (0.00ns)   --->   "%b_addr_80 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_81" [mm_mult.cc:29]   --->   Operation 3373 'getelementptr' 'b_addr_80' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_94 : Operation 3374 [2/2] (3.25ns)   --->   "%b_load_80 = load i32* %b_addr_80, align 4" [mm_mult.cc:29]   --->   Operation 3374 'load' 'b_load_80' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_94 : Operation 3375 [1/1] (1.81ns)   --->   "%add_ln29_77 = add i14 %phi_mul101, 81" [mm_mult.cc:29]   --->   Operation 3375 'add' 'add_ln29_77' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3376 [1/1] (0.00ns)   --->   "%zext_ln29_82 = zext i14 %add_ln29_77 to i64" [mm_mult.cc:29]   --->   Operation 3376 'zext' 'zext_ln29_82' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_94 : Operation 3377 [1/1] (0.00ns)   --->   "%b_addr_81 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_82" [mm_mult.cc:29]   --->   Operation 3377 'getelementptr' 'b_addr_81' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_94 : Operation 3378 [2/2] (3.25ns)   --->   "%b_load_81 = load i32* %b_addr_81, align 4" [mm_mult.cc:29]   --->   Operation 3378 'load' 'b_load_81' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 95 <SV = 44> <Delay = 7.67>
ST_95 : Operation 3379 [1/1] (1.81ns)   --->   "%add_ln29_171 = add i14 %mul_ln29, 78" [mm_mult.cc:29]   --->   Operation 3379 'add' 'add_ln29_171' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3380 [1/1] (0.00ns)   --->   "%sext_ln29_77 = sext i14 %add_ln29_171 to i64" [mm_mult.cc:29]   --->   Operation 3380 'sext' 'sext_ln29_77' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_95 : Operation 3381 [1/1] (0.00ns)   --->   "%b_buff_addr_78 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_77" [mm_mult.cc:29]   --->   Operation 3381 'getelementptr' 'b_buff_addr_78' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_95 : Operation 3382 [1/1] (1.81ns)   --->   "%add_ln29_172 = add i14 %mul_ln29, 79" [mm_mult.cc:29]   --->   Operation 3382 'add' 'add_ln29_172' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3383 [1/1] (0.00ns)   --->   "%sext_ln29_78 = sext i14 %add_ln29_172 to i64" [mm_mult.cc:29]   --->   Operation 3383 'sext' 'sext_ln29_78' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_95 : Operation 3384 [1/1] (0.00ns)   --->   "%b_buff_addr_79 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_78" [mm_mult.cc:29]   --->   Operation 3384 'getelementptr' 'b_buff_addr_79' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_95 : Operation 3385 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_157)   --->   "%tmp_131 = call i64 @llvm.part.select.i64(i64 %shl_ln29_157, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3385 'partselect' 'tmp_131' <Predicate = (!icmp_ln26 & icmp_ln29_79)> <Delay = 0.00>
ST_95 : Operation 3386 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_157)   --->   "%select_ln29_316 = select i1 %icmp_ln29_79, i64 %tmp_131, i64 %shl_ln29_157" [mm_mult.cc:29]   --->   Operation 3386 'select' 'select_ln29_316' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 3387 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_157 = and i64 %select_ln29_316, %and_ln29_156" [mm_mult.cc:29]   --->   Operation 3387 'and' 'and_ln29_157' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3388 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_78, i64 %and_ln29_157, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3388 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_95 : Operation 3389 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_159)   --->   "%tmp_132 = call i64 @llvm.part.select.i64(i64 %shl_ln29_159, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3389 'partselect' 'tmp_132' <Predicate = (!icmp_ln26 & icmp_ln29_80)> <Delay = 0.00>
ST_95 : Operation 3390 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_159)   --->   "%select_ln29_320 = select i1 %icmp_ln29_80, i64 %tmp_132, i64 %shl_ln29_159" [mm_mult.cc:29]   --->   Operation 3390 'select' 'select_ln29_320' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 3391 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_159 = and i64 %select_ln29_320, %and_ln29_158" [mm_mult.cc:29]   --->   Operation 3391 'and' 'and_ln29_159' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3392 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_79, i64 %and_ln29_159, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3392 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_95 : Operation 3393 [1/2] (3.25ns)   --->   "%b_load_80 = load i32* %b_addr_80, align 4" [mm_mult.cc:29]   --->   Operation 3393 'load' 'b_load_80' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_95 : Operation 3394 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_161)   --->   "%zext_ln29_585 = zext i32 %b_load_80 to i64" [mm_mult.cc:29]   --->   Operation 3394 'zext' 'zext_ln29_585' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_95 : Operation 3395 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_161)   --->   "%xor_ln29_160 = xor i7 %zext_ln29_583, 63" [mm_mult.cc:29]   --->   Operation 3395 'xor' 'xor_ln29_160' <Predicate = (!icmp_ln26 & icmp_ln29_81)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3396 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_161)   --->   "%select_ln29_323 = select i1 %icmp_ln29_81, i7 %xor_ln29_160, i7 %zext_ln29_583" [mm_mult.cc:29]   --->   Operation 3396 'select' 'select_ln29_323' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 3397 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_161)   --->   "%zext_ln29_586 = zext i7 %select_ln29_323 to i64" [mm_mult.cc:29]   --->   Operation 3397 'zext' 'zext_ln29_586' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_95 : Operation 3398 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_161 = shl i64 %zext_ln29_585, %zext_ln29_586" [mm_mult.cc:29]   --->   Operation 3398 'shl' 'shl_ln29_161' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3399 [1/2] (3.25ns)   --->   "%b_load_81 = load i32* %b_addr_81, align 4" [mm_mult.cc:29]   --->   Operation 3399 'load' 'b_load_81' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_95 : Operation 3400 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_163)   --->   "%zext_ln29_591 = zext i32 %b_load_81 to i64" [mm_mult.cc:29]   --->   Operation 3400 'zext' 'zext_ln29_591' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_95 : Operation 3401 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_163)   --->   "%xor_ln29_162 = xor i7 %zext_ln29_589, 63" [mm_mult.cc:29]   --->   Operation 3401 'xor' 'xor_ln29_162' <Predicate = (!icmp_ln26 & icmp_ln29_82)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3402 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_163)   --->   "%select_ln29_327 = select i1 %icmp_ln29_82, i7 %xor_ln29_162, i7 %zext_ln29_589" [mm_mult.cc:29]   --->   Operation 3402 'select' 'select_ln29_327' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 3403 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_163)   --->   "%zext_ln29_592 = zext i7 %select_ln29_327 to i64" [mm_mult.cc:29]   --->   Operation 3403 'zext' 'zext_ln29_592' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_95 : Operation 3404 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_163 = shl i64 %zext_ln29_591, %zext_ln29_592" [mm_mult.cc:29]   --->   Operation 3404 'shl' 'shl_ln29_163' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3405 [1/1] (1.81ns)   --->   "%add_ln29_78 = add i14 %phi_mul101, 82" [mm_mult.cc:29]   --->   Operation 3405 'add' 'add_ln29_78' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3406 [1/1] (0.00ns)   --->   "%zext_ln29_83 = zext i14 %add_ln29_78 to i64" [mm_mult.cc:29]   --->   Operation 3406 'zext' 'zext_ln29_83' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_95 : Operation 3407 [1/1] (0.00ns)   --->   "%b_addr_82 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_83" [mm_mult.cc:29]   --->   Operation 3407 'getelementptr' 'b_addr_82' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_95 : Operation 3408 [2/2] (3.25ns)   --->   "%b_load_82 = load i32* %b_addr_82, align 4" [mm_mult.cc:29]   --->   Operation 3408 'load' 'b_load_82' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_95 : Operation 3409 [1/1] (1.81ns)   --->   "%add_ln29_79 = add i14 %phi_mul101, 83" [mm_mult.cc:29]   --->   Operation 3409 'add' 'add_ln29_79' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3410 [1/1] (0.00ns)   --->   "%zext_ln29_84 = zext i14 %add_ln29_79 to i64" [mm_mult.cc:29]   --->   Operation 3410 'zext' 'zext_ln29_84' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_95 : Operation 3411 [1/1] (0.00ns)   --->   "%b_addr_83 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_84" [mm_mult.cc:29]   --->   Operation 3411 'getelementptr' 'b_addr_83' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_95 : Operation 3412 [2/2] (3.25ns)   --->   "%b_load_83 = load i32* %b_addr_83, align 4" [mm_mult.cc:29]   --->   Operation 3412 'load' 'b_load_83' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 96 <SV = 45> <Delay = 7.67>
ST_96 : Operation 3413 [1/1] (1.81ns)   --->   "%add_ln29_173 = add i14 %mul_ln29, 80" [mm_mult.cc:29]   --->   Operation 3413 'add' 'add_ln29_173' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3414 [1/1] (0.00ns)   --->   "%sext_ln29_79 = sext i14 %add_ln29_173 to i64" [mm_mult.cc:29]   --->   Operation 3414 'sext' 'sext_ln29_79' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_96 : Operation 3415 [1/1] (0.00ns)   --->   "%b_buff_addr_80 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_79" [mm_mult.cc:29]   --->   Operation 3415 'getelementptr' 'b_buff_addr_80' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_96 : Operation 3416 [1/1] (1.81ns)   --->   "%add_ln29_174 = add i14 %mul_ln29, 81" [mm_mult.cc:29]   --->   Operation 3416 'add' 'add_ln29_174' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3417 [1/1] (0.00ns)   --->   "%sext_ln29_80 = sext i14 %add_ln29_174 to i64" [mm_mult.cc:29]   --->   Operation 3417 'sext' 'sext_ln29_80' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_96 : Operation 3418 [1/1] (0.00ns)   --->   "%b_buff_addr_81 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_80" [mm_mult.cc:29]   --->   Operation 3418 'getelementptr' 'b_buff_addr_81' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_96 : Operation 3419 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_161)   --->   "%tmp_133 = call i64 @llvm.part.select.i64(i64 %shl_ln29_161, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3419 'partselect' 'tmp_133' <Predicate = (!icmp_ln26 & icmp_ln29_81)> <Delay = 0.00>
ST_96 : Operation 3420 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_161)   --->   "%select_ln29_324 = select i1 %icmp_ln29_81, i64 %tmp_133, i64 %shl_ln29_161" [mm_mult.cc:29]   --->   Operation 3420 'select' 'select_ln29_324' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 3421 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_161 = and i64 %select_ln29_324, %and_ln29_160" [mm_mult.cc:29]   --->   Operation 3421 'and' 'and_ln29_161' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3422 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_80, i64 %and_ln29_161, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3422 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_96 : Operation 3423 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_163)   --->   "%tmp_134 = call i64 @llvm.part.select.i64(i64 %shl_ln29_163, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3423 'partselect' 'tmp_134' <Predicate = (!icmp_ln26 & icmp_ln29_82)> <Delay = 0.00>
ST_96 : Operation 3424 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_163)   --->   "%select_ln29_328 = select i1 %icmp_ln29_82, i64 %tmp_134, i64 %shl_ln29_163" [mm_mult.cc:29]   --->   Operation 3424 'select' 'select_ln29_328' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 3425 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_163 = and i64 %select_ln29_328, %and_ln29_162" [mm_mult.cc:29]   --->   Operation 3425 'and' 'and_ln29_163' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3426 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_81, i64 %and_ln29_163, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3426 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_96 : Operation 3427 [1/2] (3.25ns)   --->   "%b_load_82 = load i32* %b_addr_82, align 4" [mm_mult.cc:29]   --->   Operation 3427 'load' 'b_load_82' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_96 : Operation 3428 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_165)   --->   "%zext_ln29_597 = zext i32 %b_load_82 to i64" [mm_mult.cc:29]   --->   Operation 3428 'zext' 'zext_ln29_597' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_96 : Operation 3429 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_165)   --->   "%xor_ln29_164 = xor i7 %zext_ln29_595, 63" [mm_mult.cc:29]   --->   Operation 3429 'xor' 'xor_ln29_164' <Predicate = (!icmp_ln26 & icmp_ln29_83)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3430 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_165)   --->   "%select_ln29_331 = select i1 %icmp_ln29_83, i7 %xor_ln29_164, i7 %zext_ln29_595" [mm_mult.cc:29]   --->   Operation 3430 'select' 'select_ln29_331' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 3431 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_165)   --->   "%zext_ln29_598 = zext i7 %select_ln29_331 to i64" [mm_mult.cc:29]   --->   Operation 3431 'zext' 'zext_ln29_598' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_96 : Operation 3432 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_165 = shl i64 %zext_ln29_597, %zext_ln29_598" [mm_mult.cc:29]   --->   Operation 3432 'shl' 'shl_ln29_165' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3433 [1/2] (3.25ns)   --->   "%b_load_83 = load i32* %b_addr_83, align 4" [mm_mult.cc:29]   --->   Operation 3433 'load' 'b_load_83' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_96 : Operation 3434 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_167)   --->   "%zext_ln29_603 = zext i32 %b_load_83 to i64" [mm_mult.cc:29]   --->   Operation 3434 'zext' 'zext_ln29_603' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_96 : Operation 3435 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_167)   --->   "%xor_ln29_166 = xor i7 %zext_ln29_601, 63" [mm_mult.cc:29]   --->   Operation 3435 'xor' 'xor_ln29_166' <Predicate = (!icmp_ln26 & icmp_ln29_84)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3436 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_167)   --->   "%select_ln29_335 = select i1 %icmp_ln29_84, i7 %xor_ln29_166, i7 %zext_ln29_601" [mm_mult.cc:29]   --->   Operation 3436 'select' 'select_ln29_335' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 3437 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_167)   --->   "%zext_ln29_604 = zext i7 %select_ln29_335 to i64" [mm_mult.cc:29]   --->   Operation 3437 'zext' 'zext_ln29_604' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_96 : Operation 3438 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_167 = shl i64 %zext_ln29_603, %zext_ln29_604" [mm_mult.cc:29]   --->   Operation 3438 'shl' 'shl_ln29_167' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3439 [1/1] (1.81ns)   --->   "%add_ln29_80 = add i14 %phi_mul101, 84" [mm_mult.cc:29]   --->   Operation 3439 'add' 'add_ln29_80' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3440 [1/1] (0.00ns)   --->   "%zext_ln29_85 = zext i14 %add_ln29_80 to i64" [mm_mult.cc:29]   --->   Operation 3440 'zext' 'zext_ln29_85' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_96 : Operation 3441 [1/1] (0.00ns)   --->   "%b_addr_84 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_85" [mm_mult.cc:29]   --->   Operation 3441 'getelementptr' 'b_addr_84' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_96 : Operation 3442 [2/2] (3.25ns)   --->   "%b_load_84 = load i32* %b_addr_84, align 4" [mm_mult.cc:29]   --->   Operation 3442 'load' 'b_load_84' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_96 : Operation 3443 [1/1] (1.81ns)   --->   "%add_ln29_81 = add i14 %phi_mul101, 85" [mm_mult.cc:29]   --->   Operation 3443 'add' 'add_ln29_81' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 3444 [1/1] (0.00ns)   --->   "%zext_ln29_86 = zext i14 %add_ln29_81 to i64" [mm_mult.cc:29]   --->   Operation 3444 'zext' 'zext_ln29_86' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_96 : Operation 3445 [1/1] (0.00ns)   --->   "%b_addr_85 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_86" [mm_mult.cc:29]   --->   Operation 3445 'getelementptr' 'b_addr_85' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_96 : Operation 3446 [2/2] (3.25ns)   --->   "%b_load_85 = load i32* %b_addr_85, align 4" [mm_mult.cc:29]   --->   Operation 3446 'load' 'b_load_85' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 97 <SV = 46> <Delay = 7.67>
ST_97 : Operation 3447 [1/1] (1.81ns)   --->   "%add_ln29_175 = add i14 %mul_ln29, 82" [mm_mult.cc:29]   --->   Operation 3447 'add' 'add_ln29_175' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3448 [1/1] (0.00ns)   --->   "%sext_ln29_81 = sext i14 %add_ln29_175 to i64" [mm_mult.cc:29]   --->   Operation 3448 'sext' 'sext_ln29_81' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_97 : Operation 3449 [1/1] (0.00ns)   --->   "%b_buff_addr_82 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_81" [mm_mult.cc:29]   --->   Operation 3449 'getelementptr' 'b_buff_addr_82' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_97 : Operation 3450 [1/1] (1.81ns)   --->   "%add_ln29_176 = add i14 %mul_ln29, 83" [mm_mult.cc:29]   --->   Operation 3450 'add' 'add_ln29_176' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3451 [1/1] (0.00ns)   --->   "%sext_ln29_82 = sext i14 %add_ln29_176 to i64" [mm_mult.cc:29]   --->   Operation 3451 'sext' 'sext_ln29_82' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_97 : Operation 3452 [1/1] (0.00ns)   --->   "%b_buff_addr_83 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_82" [mm_mult.cc:29]   --->   Operation 3452 'getelementptr' 'b_buff_addr_83' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_97 : Operation 3453 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_165)   --->   "%tmp_135 = call i64 @llvm.part.select.i64(i64 %shl_ln29_165, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3453 'partselect' 'tmp_135' <Predicate = (!icmp_ln26 & icmp_ln29_83)> <Delay = 0.00>
ST_97 : Operation 3454 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_165)   --->   "%select_ln29_332 = select i1 %icmp_ln29_83, i64 %tmp_135, i64 %shl_ln29_165" [mm_mult.cc:29]   --->   Operation 3454 'select' 'select_ln29_332' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 3455 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_165 = and i64 %select_ln29_332, %and_ln29_164" [mm_mult.cc:29]   --->   Operation 3455 'and' 'and_ln29_165' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3456 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_82, i64 %and_ln29_165, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3456 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_97 : Operation 3457 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_167)   --->   "%tmp_136 = call i64 @llvm.part.select.i64(i64 %shl_ln29_167, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3457 'partselect' 'tmp_136' <Predicate = (!icmp_ln26 & icmp_ln29_84)> <Delay = 0.00>
ST_97 : Operation 3458 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_167)   --->   "%select_ln29_336 = select i1 %icmp_ln29_84, i64 %tmp_136, i64 %shl_ln29_167" [mm_mult.cc:29]   --->   Operation 3458 'select' 'select_ln29_336' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 3459 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_167 = and i64 %select_ln29_336, %and_ln29_166" [mm_mult.cc:29]   --->   Operation 3459 'and' 'and_ln29_167' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3460 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_83, i64 %and_ln29_167, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3460 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_97 : Operation 3461 [1/2] (3.25ns)   --->   "%b_load_84 = load i32* %b_addr_84, align 4" [mm_mult.cc:29]   --->   Operation 3461 'load' 'b_load_84' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_97 : Operation 3462 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_169)   --->   "%zext_ln29_609 = zext i32 %b_load_84 to i64" [mm_mult.cc:29]   --->   Operation 3462 'zext' 'zext_ln29_609' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_97 : Operation 3463 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_169)   --->   "%xor_ln29_168 = xor i7 %zext_ln29_607, 63" [mm_mult.cc:29]   --->   Operation 3463 'xor' 'xor_ln29_168' <Predicate = (!icmp_ln26 & icmp_ln29_85)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3464 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_169)   --->   "%select_ln29_339 = select i1 %icmp_ln29_85, i7 %xor_ln29_168, i7 %zext_ln29_607" [mm_mult.cc:29]   --->   Operation 3464 'select' 'select_ln29_339' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 3465 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_169)   --->   "%zext_ln29_610 = zext i7 %select_ln29_339 to i64" [mm_mult.cc:29]   --->   Operation 3465 'zext' 'zext_ln29_610' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_97 : Operation 3466 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_169 = shl i64 %zext_ln29_609, %zext_ln29_610" [mm_mult.cc:29]   --->   Operation 3466 'shl' 'shl_ln29_169' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3467 [1/2] (3.25ns)   --->   "%b_load_85 = load i32* %b_addr_85, align 4" [mm_mult.cc:29]   --->   Operation 3467 'load' 'b_load_85' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_97 : Operation 3468 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_171)   --->   "%zext_ln29_615 = zext i32 %b_load_85 to i64" [mm_mult.cc:29]   --->   Operation 3468 'zext' 'zext_ln29_615' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_97 : Operation 3469 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_171)   --->   "%xor_ln29_170 = xor i7 %zext_ln29_613, 63" [mm_mult.cc:29]   --->   Operation 3469 'xor' 'xor_ln29_170' <Predicate = (!icmp_ln26 & icmp_ln29_86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3470 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_171)   --->   "%select_ln29_343 = select i1 %icmp_ln29_86, i7 %xor_ln29_170, i7 %zext_ln29_613" [mm_mult.cc:29]   --->   Operation 3470 'select' 'select_ln29_343' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 3471 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_171)   --->   "%zext_ln29_616 = zext i7 %select_ln29_343 to i64" [mm_mult.cc:29]   --->   Operation 3471 'zext' 'zext_ln29_616' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_97 : Operation 3472 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_171 = shl i64 %zext_ln29_615, %zext_ln29_616" [mm_mult.cc:29]   --->   Operation 3472 'shl' 'shl_ln29_171' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3473 [1/1] (1.81ns)   --->   "%add_ln29_82 = add i14 %phi_mul101, 86" [mm_mult.cc:29]   --->   Operation 3473 'add' 'add_ln29_82' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3474 [1/1] (0.00ns)   --->   "%zext_ln29_87 = zext i14 %add_ln29_82 to i64" [mm_mult.cc:29]   --->   Operation 3474 'zext' 'zext_ln29_87' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_97 : Operation 3475 [1/1] (0.00ns)   --->   "%b_addr_86 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_87" [mm_mult.cc:29]   --->   Operation 3475 'getelementptr' 'b_addr_86' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_97 : Operation 3476 [2/2] (3.25ns)   --->   "%b_load_86 = load i32* %b_addr_86, align 4" [mm_mult.cc:29]   --->   Operation 3476 'load' 'b_load_86' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_97 : Operation 3477 [1/1] (1.81ns)   --->   "%add_ln29_83 = add i14 %phi_mul101, 87" [mm_mult.cc:29]   --->   Operation 3477 'add' 'add_ln29_83' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 3478 [1/1] (0.00ns)   --->   "%zext_ln29_88 = zext i14 %add_ln29_83 to i64" [mm_mult.cc:29]   --->   Operation 3478 'zext' 'zext_ln29_88' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_97 : Operation 3479 [1/1] (0.00ns)   --->   "%b_addr_87 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_88" [mm_mult.cc:29]   --->   Operation 3479 'getelementptr' 'b_addr_87' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_97 : Operation 3480 [2/2] (3.25ns)   --->   "%b_load_87 = load i32* %b_addr_87, align 4" [mm_mult.cc:29]   --->   Operation 3480 'load' 'b_load_87' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 98 <SV = 47> <Delay = 7.67>
ST_98 : Operation 3481 [1/1] (1.81ns)   --->   "%add_ln29_177 = add i14 %mul_ln29, 84" [mm_mult.cc:29]   --->   Operation 3481 'add' 'add_ln29_177' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3482 [1/1] (0.00ns)   --->   "%sext_ln29_83 = sext i14 %add_ln29_177 to i64" [mm_mult.cc:29]   --->   Operation 3482 'sext' 'sext_ln29_83' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_98 : Operation 3483 [1/1] (0.00ns)   --->   "%b_buff_addr_84 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_83" [mm_mult.cc:29]   --->   Operation 3483 'getelementptr' 'b_buff_addr_84' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_98 : Operation 3484 [1/1] (1.81ns)   --->   "%add_ln29_178 = add i14 %mul_ln29, 85" [mm_mult.cc:29]   --->   Operation 3484 'add' 'add_ln29_178' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3485 [1/1] (0.00ns)   --->   "%sext_ln29_84 = sext i14 %add_ln29_178 to i64" [mm_mult.cc:29]   --->   Operation 3485 'sext' 'sext_ln29_84' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_98 : Operation 3486 [1/1] (0.00ns)   --->   "%b_buff_addr_85 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_84" [mm_mult.cc:29]   --->   Operation 3486 'getelementptr' 'b_buff_addr_85' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_98 : Operation 3487 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_169)   --->   "%tmp_137 = call i64 @llvm.part.select.i64(i64 %shl_ln29_169, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3487 'partselect' 'tmp_137' <Predicate = (!icmp_ln26 & icmp_ln29_85)> <Delay = 0.00>
ST_98 : Operation 3488 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_169)   --->   "%select_ln29_340 = select i1 %icmp_ln29_85, i64 %tmp_137, i64 %shl_ln29_169" [mm_mult.cc:29]   --->   Operation 3488 'select' 'select_ln29_340' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 3489 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_169 = and i64 %select_ln29_340, %and_ln29_168" [mm_mult.cc:29]   --->   Operation 3489 'and' 'and_ln29_169' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3490 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_84, i64 %and_ln29_169, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3490 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_98 : Operation 3491 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_171)   --->   "%tmp_138 = call i64 @llvm.part.select.i64(i64 %shl_ln29_171, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3491 'partselect' 'tmp_138' <Predicate = (!icmp_ln26 & icmp_ln29_86)> <Delay = 0.00>
ST_98 : Operation 3492 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_171)   --->   "%select_ln29_344 = select i1 %icmp_ln29_86, i64 %tmp_138, i64 %shl_ln29_171" [mm_mult.cc:29]   --->   Operation 3492 'select' 'select_ln29_344' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 3493 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_171 = and i64 %select_ln29_344, %and_ln29_170" [mm_mult.cc:29]   --->   Operation 3493 'and' 'and_ln29_171' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3494 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_85, i64 %and_ln29_171, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3494 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_98 : Operation 3495 [1/2] (3.25ns)   --->   "%b_load_86 = load i32* %b_addr_86, align 4" [mm_mult.cc:29]   --->   Operation 3495 'load' 'b_load_86' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_98 : Operation 3496 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_173)   --->   "%zext_ln29_621 = zext i32 %b_load_86 to i64" [mm_mult.cc:29]   --->   Operation 3496 'zext' 'zext_ln29_621' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_98 : Operation 3497 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_173)   --->   "%xor_ln29_172 = xor i7 %zext_ln29_619, 63" [mm_mult.cc:29]   --->   Operation 3497 'xor' 'xor_ln29_172' <Predicate = (!icmp_ln26 & icmp_ln29_87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3498 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_173)   --->   "%select_ln29_347 = select i1 %icmp_ln29_87, i7 %xor_ln29_172, i7 %zext_ln29_619" [mm_mult.cc:29]   --->   Operation 3498 'select' 'select_ln29_347' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 3499 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_173)   --->   "%zext_ln29_622 = zext i7 %select_ln29_347 to i64" [mm_mult.cc:29]   --->   Operation 3499 'zext' 'zext_ln29_622' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_98 : Operation 3500 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_173 = shl i64 %zext_ln29_621, %zext_ln29_622" [mm_mult.cc:29]   --->   Operation 3500 'shl' 'shl_ln29_173' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3501 [1/2] (3.25ns)   --->   "%b_load_87 = load i32* %b_addr_87, align 4" [mm_mult.cc:29]   --->   Operation 3501 'load' 'b_load_87' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_98 : Operation 3502 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_175)   --->   "%zext_ln29_627 = zext i32 %b_load_87 to i64" [mm_mult.cc:29]   --->   Operation 3502 'zext' 'zext_ln29_627' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_98 : Operation 3503 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_175)   --->   "%xor_ln29_174 = xor i7 %zext_ln29_625, 63" [mm_mult.cc:29]   --->   Operation 3503 'xor' 'xor_ln29_174' <Predicate = (!icmp_ln26 & icmp_ln29_88)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3504 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_175)   --->   "%select_ln29_351 = select i1 %icmp_ln29_88, i7 %xor_ln29_174, i7 %zext_ln29_625" [mm_mult.cc:29]   --->   Operation 3504 'select' 'select_ln29_351' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 3505 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_175)   --->   "%zext_ln29_628 = zext i7 %select_ln29_351 to i64" [mm_mult.cc:29]   --->   Operation 3505 'zext' 'zext_ln29_628' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_98 : Operation 3506 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_175 = shl i64 %zext_ln29_627, %zext_ln29_628" [mm_mult.cc:29]   --->   Operation 3506 'shl' 'shl_ln29_175' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3507 [1/1] (1.81ns)   --->   "%add_ln29_84 = add i14 %phi_mul101, 88" [mm_mult.cc:29]   --->   Operation 3507 'add' 'add_ln29_84' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3508 [1/1] (0.00ns)   --->   "%zext_ln29_89 = zext i14 %add_ln29_84 to i64" [mm_mult.cc:29]   --->   Operation 3508 'zext' 'zext_ln29_89' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_98 : Operation 3509 [1/1] (0.00ns)   --->   "%b_addr_88 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_89" [mm_mult.cc:29]   --->   Operation 3509 'getelementptr' 'b_addr_88' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_98 : Operation 3510 [2/2] (3.25ns)   --->   "%b_load_88 = load i32* %b_addr_88, align 4" [mm_mult.cc:29]   --->   Operation 3510 'load' 'b_load_88' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_98 : Operation 3511 [1/1] (1.81ns)   --->   "%add_ln29_85 = add i14 %phi_mul101, 89" [mm_mult.cc:29]   --->   Operation 3511 'add' 'add_ln29_85' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 3512 [1/1] (0.00ns)   --->   "%zext_ln29_90 = zext i14 %add_ln29_85 to i64" [mm_mult.cc:29]   --->   Operation 3512 'zext' 'zext_ln29_90' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_98 : Operation 3513 [1/1] (0.00ns)   --->   "%b_addr_89 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_90" [mm_mult.cc:29]   --->   Operation 3513 'getelementptr' 'b_addr_89' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_98 : Operation 3514 [2/2] (3.25ns)   --->   "%b_load_89 = load i32* %b_addr_89, align 4" [mm_mult.cc:29]   --->   Operation 3514 'load' 'b_load_89' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 99 <SV = 48> <Delay = 7.67>
ST_99 : Operation 3515 [1/1] (1.81ns)   --->   "%add_ln29_179 = add i14 %mul_ln29, 86" [mm_mult.cc:29]   --->   Operation 3515 'add' 'add_ln29_179' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3516 [1/1] (0.00ns)   --->   "%sext_ln29_85 = sext i14 %add_ln29_179 to i64" [mm_mult.cc:29]   --->   Operation 3516 'sext' 'sext_ln29_85' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_99 : Operation 3517 [1/1] (0.00ns)   --->   "%b_buff_addr_86 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_85" [mm_mult.cc:29]   --->   Operation 3517 'getelementptr' 'b_buff_addr_86' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_99 : Operation 3518 [1/1] (1.81ns)   --->   "%add_ln29_180 = add i14 %mul_ln29, 87" [mm_mult.cc:29]   --->   Operation 3518 'add' 'add_ln29_180' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3519 [1/1] (0.00ns)   --->   "%sext_ln29_86 = sext i14 %add_ln29_180 to i64" [mm_mult.cc:29]   --->   Operation 3519 'sext' 'sext_ln29_86' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_99 : Operation 3520 [1/1] (0.00ns)   --->   "%b_buff_addr_87 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_86" [mm_mult.cc:29]   --->   Operation 3520 'getelementptr' 'b_buff_addr_87' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_99 : Operation 3521 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_173)   --->   "%tmp_139 = call i64 @llvm.part.select.i64(i64 %shl_ln29_173, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3521 'partselect' 'tmp_139' <Predicate = (!icmp_ln26 & icmp_ln29_87)> <Delay = 0.00>
ST_99 : Operation 3522 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_173)   --->   "%select_ln29_348 = select i1 %icmp_ln29_87, i64 %tmp_139, i64 %shl_ln29_173" [mm_mult.cc:29]   --->   Operation 3522 'select' 'select_ln29_348' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 3523 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_173 = and i64 %select_ln29_348, %and_ln29_172" [mm_mult.cc:29]   --->   Operation 3523 'and' 'and_ln29_173' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3524 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_86, i64 %and_ln29_173, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3524 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_99 : Operation 3525 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_175)   --->   "%tmp_140 = call i64 @llvm.part.select.i64(i64 %shl_ln29_175, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3525 'partselect' 'tmp_140' <Predicate = (!icmp_ln26 & icmp_ln29_88)> <Delay = 0.00>
ST_99 : Operation 3526 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_175)   --->   "%select_ln29_352 = select i1 %icmp_ln29_88, i64 %tmp_140, i64 %shl_ln29_175" [mm_mult.cc:29]   --->   Operation 3526 'select' 'select_ln29_352' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 3527 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_175 = and i64 %select_ln29_352, %and_ln29_174" [mm_mult.cc:29]   --->   Operation 3527 'and' 'and_ln29_175' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3528 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_87, i64 %and_ln29_175, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3528 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_99 : Operation 3529 [1/2] (3.25ns)   --->   "%b_load_88 = load i32* %b_addr_88, align 4" [mm_mult.cc:29]   --->   Operation 3529 'load' 'b_load_88' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_99 : Operation 3530 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_177)   --->   "%zext_ln29_633 = zext i32 %b_load_88 to i64" [mm_mult.cc:29]   --->   Operation 3530 'zext' 'zext_ln29_633' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_99 : Operation 3531 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_177)   --->   "%xor_ln29_176 = xor i7 %zext_ln29_631, 63" [mm_mult.cc:29]   --->   Operation 3531 'xor' 'xor_ln29_176' <Predicate = (!icmp_ln26 & icmp_ln29_89)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3532 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_177)   --->   "%select_ln29_355 = select i1 %icmp_ln29_89, i7 %xor_ln29_176, i7 %zext_ln29_631" [mm_mult.cc:29]   --->   Operation 3532 'select' 'select_ln29_355' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 3533 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_177)   --->   "%zext_ln29_634 = zext i7 %select_ln29_355 to i64" [mm_mult.cc:29]   --->   Operation 3533 'zext' 'zext_ln29_634' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_99 : Operation 3534 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_177 = shl i64 %zext_ln29_633, %zext_ln29_634" [mm_mult.cc:29]   --->   Operation 3534 'shl' 'shl_ln29_177' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3535 [1/2] (3.25ns)   --->   "%b_load_89 = load i32* %b_addr_89, align 4" [mm_mult.cc:29]   --->   Operation 3535 'load' 'b_load_89' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_99 : Operation 3536 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_179)   --->   "%zext_ln29_639 = zext i32 %b_load_89 to i64" [mm_mult.cc:29]   --->   Operation 3536 'zext' 'zext_ln29_639' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_99 : Operation 3537 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_179)   --->   "%xor_ln29_178 = xor i7 %zext_ln29_637, 63" [mm_mult.cc:29]   --->   Operation 3537 'xor' 'xor_ln29_178' <Predicate = (!icmp_ln26 & icmp_ln29_90)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3538 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_179)   --->   "%select_ln29_359 = select i1 %icmp_ln29_90, i7 %xor_ln29_178, i7 %zext_ln29_637" [mm_mult.cc:29]   --->   Operation 3538 'select' 'select_ln29_359' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 3539 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_179)   --->   "%zext_ln29_640 = zext i7 %select_ln29_359 to i64" [mm_mult.cc:29]   --->   Operation 3539 'zext' 'zext_ln29_640' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_99 : Operation 3540 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_179 = shl i64 %zext_ln29_639, %zext_ln29_640" [mm_mult.cc:29]   --->   Operation 3540 'shl' 'shl_ln29_179' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3541 [1/1] (1.81ns)   --->   "%add_ln29_86 = add i14 %phi_mul101, 90" [mm_mult.cc:29]   --->   Operation 3541 'add' 'add_ln29_86' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3542 [1/1] (0.00ns)   --->   "%zext_ln29_91 = zext i14 %add_ln29_86 to i64" [mm_mult.cc:29]   --->   Operation 3542 'zext' 'zext_ln29_91' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_99 : Operation 3543 [1/1] (0.00ns)   --->   "%b_addr_90 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_91" [mm_mult.cc:29]   --->   Operation 3543 'getelementptr' 'b_addr_90' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_99 : Operation 3544 [2/2] (3.25ns)   --->   "%b_load_90 = load i32* %b_addr_90, align 4" [mm_mult.cc:29]   --->   Operation 3544 'load' 'b_load_90' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_99 : Operation 3545 [1/1] (1.81ns)   --->   "%add_ln29_87 = add i14 %phi_mul101, 91" [mm_mult.cc:29]   --->   Operation 3545 'add' 'add_ln29_87' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3546 [1/1] (0.00ns)   --->   "%zext_ln29_92 = zext i14 %add_ln29_87 to i64" [mm_mult.cc:29]   --->   Operation 3546 'zext' 'zext_ln29_92' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_99 : Operation 3547 [1/1] (0.00ns)   --->   "%b_addr_91 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_92" [mm_mult.cc:29]   --->   Operation 3547 'getelementptr' 'b_addr_91' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_99 : Operation 3548 [2/2] (3.25ns)   --->   "%b_load_91 = load i32* %b_addr_91, align 4" [mm_mult.cc:29]   --->   Operation 3548 'load' 'b_load_91' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 100 <SV = 49> <Delay = 7.67>
ST_100 : Operation 3549 [1/1] (1.81ns)   --->   "%add_ln29_181 = add i14 %mul_ln29, 88" [mm_mult.cc:29]   --->   Operation 3549 'add' 'add_ln29_181' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3550 [1/1] (0.00ns)   --->   "%sext_ln29_87 = sext i14 %add_ln29_181 to i64" [mm_mult.cc:29]   --->   Operation 3550 'sext' 'sext_ln29_87' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_100 : Operation 3551 [1/1] (0.00ns)   --->   "%b_buff_addr_88 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_87" [mm_mult.cc:29]   --->   Operation 3551 'getelementptr' 'b_buff_addr_88' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_100 : Operation 3552 [1/1] (1.81ns)   --->   "%add_ln29_182 = add i14 %mul_ln29, 89" [mm_mult.cc:29]   --->   Operation 3552 'add' 'add_ln29_182' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3553 [1/1] (0.00ns)   --->   "%sext_ln29_88 = sext i14 %add_ln29_182 to i64" [mm_mult.cc:29]   --->   Operation 3553 'sext' 'sext_ln29_88' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_100 : Operation 3554 [1/1] (0.00ns)   --->   "%b_buff_addr_89 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_88" [mm_mult.cc:29]   --->   Operation 3554 'getelementptr' 'b_buff_addr_89' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_100 : Operation 3555 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_177)   --->   "%tmp_141 = call i64 @llvm.part.select.i64(i64 %shl_ln29_177, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3555 'partselect' 'tmp_141' <Predicate = (!icmp_ln26 & icmp_ln29_89)> <Delay = 0.00>
ST_100 : Operation 3556 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_177)   --->   "%select_ln29_356 = select i1 %icmp_ln29_89, i64 %tmp_141, i64 %shl_ln29_177" [mm_mult.cc:29]   --->   Operation 3556 'select' 'select_ln29_356' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 3557 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_177 = and i64 %select_ln29_356, %and_ln29_176" [mm_mult.cc:29]   --->   Operation 3557 'and' 'and_ln29_177' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3558 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_88, i64 %and_ln29_177, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3558 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_100 : Operation 3559 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_179)   --->   "%tmp_142 = call i64 @llvm.part.select.i64(i64 %shl_ln29_179, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3559 'partselect' 'tmp_142' <Predicate = (!icmp_ln26 & icmp_ln29_90)> <Delay = 0.00>
ST_100 : Operation 3560 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_179)   --->   "%select_ln29_360 = select i1 %icmp_ln29_90, i64 %tmp_142, i64 %shl_ln29_179" [mm_mult.cc:29]   --->   Operation 3560 'select' 'select_ln29_360' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 3561 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_179 = and i64 %select_ln29_360, %and_ln29_178" [mm_mult.cc:29]   --->   Operation 3561 'and' 'and_ln29_179' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3562 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_89, i64 %and_ln29_179, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3562 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_100 : Operation 3563 [1/2] (3.25ns)   --->   "%b_load_90 = load i32* %b_addr_90, align 4" [mm_mult.cc:29]   --->   Operation 3563 'load' 'b_load_90' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_100 : Operation 3564 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_181)   --->   "%zext_ln29_645 = zext i32 %b_load_90 to i64" [mm_mult.cc:29]   --->   Operation 3564 'zext' 'zext_ln29_645' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_100 : Operation 3565 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_181)   --->   "%xor_ln29_180 = xor i7 %zext_ln29_643, 63" [mm_mult.cc:29]   --->   Operation 3565 'xor' 'xor_ln29_180' <Predicate = (!icmp_ln26 & icmp_ln29_91)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3566 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_181)   --->   "%select_ln29_363 = select i1 %icmp_ln29_91, i7 %xor_ln29_180, i7 %zext_ln29_643" [mm_mult.cc:29]   --->   Operation 3566 'select' 'select_ln29_363' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 3567 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_181)   --->   "%zext_ln29_646 = zext i7 %select_ln29_363 to i64" [mm_mult.cc:29]   --->   Operation 3567 'zext' 'zext_ln29_646' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_100 : Operation 3568 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_181 = shl i64 %zext_ln29_645, %zext_ln29_646" [mm_mult.cc:29]   --->   Operation 3568 'shl' 'shl_ln29_181' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3569 [1/2] (3.25ns)   --->   "%b_load_91 = load i32* %b_addr_91, align 4" [mm_mult.cc:29]   --->   Operation 3569 'load' 'b_load_91' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_100 : Operation 3570 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_183)   --->   "%zext_ln29_651 = zext i32 %b_load_91 to i64" [mm_mult.cc:29]   --->   Operation 3570 'zext' 'zext_ln29_651' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_100 : Operation 3571 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_183)   --->   "%xor_ln29_182 = xor i7 %zext_ln29_649, 63" [mm_mult.cc:29]   --->   Operation 3571 'xor' 'xor_ln29_182' <Predicate = (!icmp_ln26 & icmp_ln29_92)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3572 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_183)   --->   "%select_ln29_367 = select i1 %icmp_ln29_92, i7 %xor_ln29_182, i7 %zext_ln29_649" [mm_mult.cc:29]   --->   Operation 3572 'select' 'select_ln29_367' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 3573 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_183)   --->   "%zext_ln29_652 = zext i7 %select_ln29_367 to i64" [mm_mult.cc:29]   --->   Operation 3573 'zext' 'zext_ln29_652' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_100 : Operation 3574 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_183 = shl i64 %zext_ln29_651, %zext_ln29_652" [mm_mult.cc:29]   --->   Operation 3574 'shl' 'shl_ln29_183' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3575 [1/1] (1.81ns)   --->   "%add_ln29_88 = add i14 %phi_mul101, 92" [mm_mult.cc:29]   --->   Operation 3575 'add' 'add_ln29_88' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3576 [1/1] (0.00ns)   --->   "%zext_ln29_93 = zext i14 %add_ln29_88 to i64" [mm_mult.cc:29]   --->   Operation 3576 'zext' 'zext_ln29_93' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_100 : Operation 3577 [1/1] (0.00ns)   --->   "%b_addr_92 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_93" [mm_mult.cc:29]   --->   Operation 3577 'getelementptr' 'b_addr_92' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_100 : Operation 3578 [2/2] (3.25ns)   --->   "%b_load_92 = load i32* %b_addr_92, align 4" [mm_mult.cc:29]   --->   Operation 3578 'load' 'b_load_92' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_100 : Operation 3579 [1/1] (1.81ns)   --->   "%add_ln29_89 = add i14 %phi_mul101, 93" [mm_mult.cc:29]   --->   Operation 3579 'add' 'add_ln29_89' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 3580 [1/1] (0.00ns)   --->   "%zext_ln29_94 = zext i14 %add_ln29_89 to i64" [mm_mult.cc:29]   --->   Operation 3580 'zext' 'zext_ln29_94' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_100 : Operation 3581 [1/1] (0.00ns)   --->   "%b_addr_93 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_94" [mm_mult.cc:29]   --->   Operation 3581 'getelementptr' 'b_addr_93' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_100 : Operation 3582 [2/2] (3.25ns)   --->   "%b_load_93 = load i32* %b_addr_93, align 4" [mm_mult.cc:29]   --->   Operation 3582 'load' 'b_load_93' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 101 <SV = 50> <Delay = 7.67>
ST_101 : Operation 3583 [1/1] (1.81ns)   --->   "%add_ln29_183 = add i14 %mul_ln29, 90" [mm_mult.cc:29]   --->   Operation 3583 'add' 'add_ln29_183' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3584 [1/1] (0.00ns)   --->   "%sext_ln29_89 = sext i14 %add_ln29_183 to i64" [mm_mult.cc:29]   --->   Operation 3584 'sext' 'sext_ln29_89' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_101 : Operation 3585 [1/1] (0.00ns)   --->   "%b_buff_addr_90 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_89" [mm_mult.cc:29]   --->   Operation 3585 'getelementptr' 'b_buff_addr_90' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_101 : Operation 3586 [1/1] (1.81ns)   --->   "%add_ln29_184 = add i14 %mul_ln29, 91" [mm_mult.cc:29]   --->   Operation 3586 'add' 'add_ln29_184' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3587 [1/1] (0.00ns)   --->   "%sext_ln29_90 = sext i14 %add_ln29_184 to i64" [mm_mult.cc:29]   --->   Operation 3587 'sext' 'sext_ln29_90' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_101 : Operation 3588 [1/1] (0.00ns)   --->   "%b_buff_addr_91 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_90" [mm_mult.cc:29]   --->   Operation 3588 'getelementptr' 'b_buff_addr_91' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_101 : Operation 3589 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_181)   --->   "%tmp_143 = call i64 @llvm.part.select.i64(i64 %shl_ln29_181, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3589 'partselect' 'tmp_143' <Predicate = (!icmp_ln26 & icmp_ln29_91)> <Delay = 0.00>
ST_101 : Operation 3590 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_181)   --->   "%select_ln29_364 = select i1 %icmp_ln29_91, i64 %tmp_143, i64 %shl_ln29_181" [mm_mult.cc:29]   --->   Operation 3590 'select' 'select_ln29_364' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 3591 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_181 = and i64 %select_ln29_364, %and_ln29_180" [mm_mult.cc:29]   --->   Operation 3591 'and' 'and_ln29_181' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3592 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_90, i64 %and_ln29_181, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3592 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_101 : Operation 3593 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_183)   --->   "%tmp_144 = call i64 @llvm.part.select.i64(i64 %shl_ln29_183, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3593 'partselect' 'tmp_144' <Predicate = (!icmp_ln26 & icmp_ln29_92)> <Delay = 0.00>
ST_101 : Operation 3594 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_183)   --->   "%select_ln29_368 = select i1 %icmp_ln29_92, i64 %tmp_144, i64 %shl_ln29_183" [mm_mult.cc:29]   --->   Operation 3594 'select' 'select_ln29_368' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 3595 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_183 = and i64 %select_ln29_368, %and_ln29_182" [mm_mult.cc:29]   --->   Operation 3595 'and' 'and_ln29_183' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3596 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_91, i64 %and_ln29_183, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3596 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_101 : Operation 3597 [1/2] (3.25ns)   --->   "%b_load_92 = load i32* %b_addr_92, align 4" [mm_mult.cc:29]   --->   Operation 3597 'load' 'b_load_92' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_101 : Operation 3598 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_185)   --->   "%zext_ln29_657 = zext i32 %b_load_92 to i64" [mm_mult.cc:29]   --->   Operation 3598 'zext' 'zext_ln29_657' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_101 : Operation 3599 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_185)   --->   "%xor_ln29_184 = xor i7 %zext_ln29_655, 63" [mm_mult.cc:29]   --->   Operation 3599 'xor' 'xor_ln29_184' <Predicate = (!icmp_ln26 & icmp_ln29_93)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3600 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_185)   --->   "%select_ln29_371 = select i1 %icmp_ln29_93, i7 %xor_ln29_184, i7 %zext_ln29_655" [mm_mult.cc:29]   --->   Operation 3600 'select' 'select_ln29_371' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 3601 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_185)   --->   "%zext_ln29_658 = zext i7 %select_ln29_371 to i64" [mm_mult.cc:29]   --->   Operation 3601 'zext' 'zext_ln29_658' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_101 : Operation 3602 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_185 = shl i64 %zext_ln29_657, %zext_ln29_658" [mm_mult.cc:29]   --->   Operation 3602 'shl' 'shl_ln29_185' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3603 [1/2] (3.25ns)   --->   "%b_load_93 = load i32* %b_addr_93, align 4" [mm_mult.cc:29]   --->   Operation 3603 'load' 'b_load_93' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_101 : Operation 3604 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_187)   --->   "%zext_ln29_663 = zext i32 %b_load_93 to i64" [mm_mult.cc:29]   --->   Operation 3604 'zext' 'zext_ln29_663' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_101 : Operation 3605 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_187)   --->   "%xor_ln29_186 = xor i7 %zext_ln29_661, 63" [mm_mult.cc:29]   --->   Operation 3605 'xor' 'xor_ln29_186' <Predicate = (!icmp_ln26 & icmp_ln29_94)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3606 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_187)   --->   "%select_ln29_375 = select i1 %icmp_ln29_94, i7 %xor_ln29_186, i7 %zext_ln29_661" [mm_mult.cc:29]   --->   Operation 3606 'select' 'select_ln29_375' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 3607 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_187)   --->   "%zext_ln29_664 = zext i7 %select_ln29_375 to i64" [mm_mult.cc:29]   --->   Operation 3607 'zext' 'zext_ln29_664' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_101 : Operation 3608 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_187 = shl i64 %zext_ln29_663, %zext_ln29_664" [mm_mult.cc:29]   --->   Operation 3608 'shl' 'shl_ln29_187' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3609 [1/1] (1.81ns)   --->   "%add_ln29_90 = add i14 %phi_mul101, 94" [mm_mult.cc:29]   --->   Operation 3609 'add' 'add_ln29_90' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3610 [1/1] (0.00ns)   --->   "%zext_ln29_95 = zext i14 %add_ln29_90 to i64" [mm_mult.cc:29]   --->   Operation 3610 'zext' 'zext_ln29_95' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_101 : Operation 3611 [1/1] (0.00ns)   --->   "%b_addr_94 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_95" [mm_mult.cc:29]   --->   Operation 3611 'getelementptr' 'b_addr_94' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_101 : Operation 3612 [2/2] (3.25ns)   --->   "%b_load_94 = load i32* %b_addr_94, align 4" [mm_mult.cc:29]   --->   Operation 3612 'load' 'b_load_94' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_101 : Operation 3613 [1/1] (1.81ns)   --->   "%add_ln29_91 = add i14 %phi_mul101, 95" [mm_mult.cc:29]   --->   Operation 3613 'add' 'add_ln29_91' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 3614 [1/1] (0.00ns)   --->   "%zext_ln29_96 = zext i14 %add_ln29_91 to i64" [mm_mult.cc:29]   --->   Operation 3614 'zext' 'zext_ln29_96' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_101 : Operation 3615 [1/1] (0.00ns)   --->   "%b_addr_95 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_96" [mm_mult.cc:29]   --->   Operation 3615 'getelementptr' 'b_addr_95' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_101 : Operation 3616 [2/2] (3.25ns)   --->   "%b_load_95 = load i32* %b_addr_95, align 4" [mm_mult.cc:29]   --->   Operation 3616 'load' 'b_load_95' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 102 <SV = 51> <Delay = 7.67>
ST_102 : Operation 3617 [1/1] (1.81ns)   --->   "%add_ln29_185 = add i14 %mul_ln29, 92" [mm_mult.cc:29]   --->   Operation 3617 'add' 'add_ln29_185' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3618 [1/1] (0.00ns)   --->   "%sext_ln29_91 = sext i14 %add_ln29_185 to i64" [mm_mult.cc:29]   --->   Operation 3618 'sext' 'sext_ln29_91' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_102 : Operation 3619 [1/1] (0.00ns)   --->   "%b_buff_addr_92 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_91" [mm_mult.cc:29]   --->   Operation 3619 'getelementptr' 'b_buff_addr_92' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_102 : Operation 3620 [1/1] (1.81ns)   --->   "%add_ln29_186 = add i14 %mul_ln29, 93" [mm_mult.cc:29]   --->   Operation 3620 'add' 'add_ln29_186' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3621 [1/1] (0.00ns)   --->   "%sext_ln29_92 = sext i14 %add_ln29_186 to i64" [mm_mult.cc:29]   --->   Operation 3621 'sext' 'sext_ln29_92' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_102 : Operation 3622 [1/1] (0.00ns)   --->   "%b_buff_addr_93 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_92" [mm_mult.cc:29]   --->   Operation 3622 'getelementptr' 'b_buff_addr_93' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_102 : Operation 3623 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_185)   --->   "%tmp_145 = call i64 @llvm.part.select.i64(i64 %shl_ln29_185, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3623 'partselect' 'tmp_145' <Predicate = (!icmp_ln26 & icmp_ln29_93)> <Delay = 0.00>
ST_102 : Operation 3624 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_185)   --->   "%select_ln29_372 = select i1 %icmp_ln29_93, i64 %tmp_145, i64 %shl_ln29_185" [mm_mult.cc:29]   --->   Operation 3624 'select' 'select_ln29_372' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 3625 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_185 = and i64 %select_ln29_372, %and_ln29_184" [mm_mult.cc:29]   --->   Operation 3625 'and' 'and_ln29_185' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3626 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_92, i64 %and_ln29_185, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3626 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_102 : Operation 3627 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_187)   --->   "%tmp_146 = call i64 @llvm.part.select.i64(i64 %shl_ln29_187, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3627 'partselect' 'tmp_146' <Predicate = (!icmp_ln26 & icmp_ln29_94)> <Delay = 0.00>
ST_102 : Operation 3628 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_187)   --->   "%select_ln29_376 = select i1 %icmp_ln29_94, i64 %tmp_146, i64 %shl_ln29_187" [mm_mult.cc:29]   --->   Operation 3628 'select' 'select_ln29_376' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 3629 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_187 = and i64 %select_ln29_376, %and_ln29_186" [mm_mult.cc:29]   --->   Operation 3629 'and' 'and_ln29_187' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3630 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_93, i64 %and_ln29_187, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3630 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_102 : Operation 3631 [1/2] (3.25ns)   --->   "%b_load_94 = load i32* %b_addr_94, align 4" [mm_mult.cc:29]   --->   Operation 3631 'load' 'b_load_94' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_102 : Operation 3632 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_189)   --->   "%zext_ln29_669 = zext i32 %b_load_94 to i64" [mm_mult.cc:29]   --->   Operation 3632 'zext' 'zext_ln29_669' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_102 : Operation 3633 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_189)   --->   "%xor_ln29_188 = xor i7 %zext_ln29_667, 63" [mm_mult.cc:29]   --->   Operation 3633 'xor' 'xor_ln29_188' <Predicate = (!icmp_ln26 & icmp_ln29_95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3634 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_189)   --->   "%select_ln29_379 = select i1 %icmp_ln29_95, i7 %xor_ln29_188, i7 %zext_ln29_667" [mm_mult.cc:29]   --->   Operation 3634 'select' 'select_ln29_379' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 3635 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_189)   --->   "%zext_ln29_670 = zext i7 %select_ln29_379 to i64" [mm_mult.cc:29]   --->   Operation 3635 'zext' 'zext_ln29_670' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_102 : Operation 3636 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_189 = shl i64 %zext_ln29_669, %zext_ln29_670" [mm_mult.cc:29]   --->   Operation 3636 'shl' 'shl_ln29_189' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3637 [1/2] (3.25ns)   --->   "%b_load_95 = load i32* %b_addr_95, align 4" [mm_mult.cc:29]   --->   Operation 3637 'load' 'b_load_95' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_102 : Operation 3638 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_191)   --->   "%zext_ln29_675 = zext i32 %b_load_95 to i64" [mm_mult.cc:29]   --->   Operation 3638 'zext' 'zext_ln29_675' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_102 : Operation 3639 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_191)   --->   "%xor_ln29_190 = xor i7 %zext_ln29_673, 63" [mm_mult.cc:29]   --->   Operation 3639 'xor' 'xor_ln29_190' <Predicate = (!icmp_ln26 & icmp_ln29_96)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3640 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_191)   --->   "%select_ln29_383 = select i1 %icmp_ln29_96, i7 %xor_ln29_190, i7 %zext_ln29_673" [mm_mult.cc:29]   --->   Operation 3640 'select' 'select_ln29_383' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 3641 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_191)   --->   "%zext_ln29_676 = zext i7 %select_ln29_383 to i64" [mm_mult.cc:29]   --->   Operation 3641 'zext' 'zext_ln29_676' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_102 : Operation 3642 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_191 = shl i64 %zext_ln29_675, %zext_ln29_676" [mm_mult.cc:29]   --->   Operation 3642 'shl' 'shl_ln29_191' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3643 [1/1] (1.81ns)   --->   "%add_ln29_92 = add i14 %phi_mul101, 96" [mm_mult.cc:29]   --->   Operation 3643 'add' 'add_ln29_92' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3644 [1/1] (0.00ns)   --->   "%zext_ln29_97 = zext i14 %add_ln29_92 to i64" [mm_mult.cc:29]   --->   Operation 3644 'zext' 'zext_ln29_97' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_102 : Operation 3645 [1/1] (0.00ns)   --->   "%b_addr_96 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_97" [mm_mult.cc:29]   --->   Operation 3645 'getelementptr' 'b_addr_96' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_102 : Operation 3646 [2/2] (3.25ns)   --->   "%b_load_96 = load i32* %b_addr_96, align 4" [mm_mult.cc:29]   --->   Operation 3646 'load' 'b_load_96' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_102 : Operation 3647 [1/1] (1.81ns)   --->   "%add_ln29_93 = add i14 %phi_mul101, 97" [mm_mult.cc:29]   --->   Operation 3647 'add' 'add_ln29_93' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 3648 [1/1] (0.00ns)   --->   "%zext_ln29_98 = zext i14 %add_ln29_93 to i64" [mm_mult.cc:29]   --->   Operation 3648 'zext' 'zext_ln29_98' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_102 : Operation 3649 [1/1] (0.00ns)   --->   "%b_addr_97 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_98" [mm_mult.cc:29]   --->   Operation 3649 'getelementptr' 'b_addr_97' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_102 : Operation 3650 [2/2] (3.25ns)   --->   "%b_load_97 = load i32* %b_addr_97, align 4" [mm_mult.cc:29]   --->   Operation 3650 'load' 'b_load_97' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 103 <SV = 52> <Delay = 7.67>
ST_103 : Operation 3651 [1/1] (1.81ns)   --->   "%add_ln29_193 = add i14 %phi_mul101, 100" [mm_mult.cc:29]   --->   Operation 3651 'add' 'add_ln29_193' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3652 [1/1] (1.94ns)   --->   "%add_ln29_194 = add i15 %phi_mul103, 164" [mm_mult.cc:29]   --->   Operation 3652 'add' 'add_ln29_194' <Predicate = (!icmp_ln26)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3653 [1/1] (1.81ns)   --->   "%add_ln29_187 = add i14 %mul_ln29, 94" [mm_mult.cc:29]   --->   Operation 3653 'add' 'add_ln29_187' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3654 [1/1] (0.00ns)   --->   "%sext_ln29_93 = sext i14 %add_ln29_187 to i64" [mm_mult.cc:29]   --->   Operation 3654 'sext' 'sext_ln29_93' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_103 : Operation 3655 [1/1] (0.00ns)   --->   "%b_buff_addr_94 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_93" [mm_mult.cc:29]   --->   Operation 3655 'getelementptr' 'b_buff_addr_94' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_103 : Operation 3656 [1/1] (1.81ns)   --->   "%add_ln29_188 = add i14 %mul_ln29, 95" [mm_mult.cc:29]   --->   Operation 3656 'add' 'add_ln29_188' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3657 [1/1] (0.00ns)   --->   "%sext_ln29_94 = sext i14 %add_ln29_188 to i64" [mm_mult.cc:29]   --->   Operation 3657 'sext' 'sext_ln29_94' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_103 : Operation 3658 [1/1] (0.00ns)   --->   "%b_buff_addr_95 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_94" [mm_mult.cc:29]   --->   Operation 3658 'getelementptr' 'b_buff_addr_95' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_103 : Operation 3659 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_189)   --->   "%tmp_147 = call i64 @llvm.part.select.i64(i64 %shl_ln29_189, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3659 'partselect' 'tmp_147' <Predicate = (!icmp_ln26 & icmp_ln29_95)> <Delay = 0.00>
ST_103 : Operation 3660 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_189)   --->   "%select_ln29_380 = select i1 %icmp_ln29_95, i64 %tmp_147, i64 %shl_ln29_189" [mm_mult.cc:29]   --->   Operation 3660 'select' 'select_ln29_380' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 3661 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_189 = and i64 %select_ln29_380, %and_ln29_188" [mm_mult.cc:29]   --->   Operation 3661 'and' 'and_ln29_189' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3662 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_94, i64 %and_ln29_189, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3662 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_103 : Operation 3663 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_191)   --->   "%tmp_148 = call i64 @llvm.part.select.i64(i64 %shl_ln29_191, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3663 'partselect' 'tmp_148' <Predicate = (!icmp_ln26 & icmp_ln29_96)> <Delay = 0.00>
ST_103 : Operation 3664 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_191)   --->   "%select_ln29_384 = select i1 %icmp_ln29_96, i64 %tmp_148, i64 %shl_ln29_191" [mm_mult.cc:29]   --->   Operation 3664 'select' 'select_ln29_384' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 3665 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_191 = and i64 %select_ln29_384, %and_ln29_190" [mm_mult.cc:29]   --->   Operation 3665 'and' 'and_ln29_191' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3666 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_95, i64 %and_ln29_191, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3666 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_103 : Operation 3667 [1/2] (3.25ns)   --->   "%b_load_96 = load i32* %b_addr_96, align 4" [mm_mult.cc:29]   --->   Operation 3667 'load' 'b_load_96' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_103 : Operation 3668 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_193)   --->   "%zext_ln29_681 = zext i32 %b_load_96 to i64" [mm_mult.cc:29]   --->   Operation 3668 'zext' 'zext_ln29_681' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_103 : Operation 3669 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_193)   --->   "%xor_ln29_192 = xor i7 %zext_ln29_679, 63" [mm_mult.cc:29]   --->   Operation 3669 'xor' 'xor_ln29_192' <Predicate = (!icmp_ln26 & icmp_ln29_97)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3670 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_193)   --->   "%select_ln29_387 = select i1 %icmp_ln29_97, i7 %xor_ln29_192, i7 %zext_ln29_679" [mm_mult.cc:29]   --->   Operation 3670 'select' 'select_ln29_387' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 3671 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_193)   --->   "%zext_ln29_682 = zext i7 %select_ln29_387 to i64" [mm_mult.cc:29]   --->   Operation 3671 'zext' 'zext_ln29_682' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_103 : Operation 3672 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_193 = shl i64 %zext_ln29_681, %zext_ln29_682" [mm_mult.cc:29]   --->   Operation 3672 'shl' 'shl_ln29_193' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3673 [1/2] (3.25ns)   --->   "%b_load_97 = load i32* %b_addr_97, align 4" [mm_mult.cc:29]   --->   Operation 3673 'load' 'b_load_97' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_103 : Operation 3674 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_195)   --->   "%zext_ln29_687 = zext i32 %b_load_97 to i64" [mm_mult.cc:29]   --->   Operation 3674 'zext' 'zext_ln29_687' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_103 : Operation 3675 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_195)   --->   "%xor_ln29_194 = xor i7 %zext_ln29_685, 63" [mm_mult.cc:29]   --->   Operation 3675 'xor' 'xor_ln29_194' <Predicate = (!icmp_ln26 & icmp_ln29_98)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3676 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_195)   --->   "%select_ln29_391 = select i1 %icmp_ln29_98, i7 %xor_ln29_194, i7 %zext_ln29_685" [mm_mult.cc:29]   --->   Operation 3676 'select' 'select_ln29_391' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 3677 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_195)   --->   "%zext_ln29_688 = zext i7 %select_ln29_391 to i64" [mm_mult.cc:29]   --->   Operation 3677 'zext' 'zext_ln29_688' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_103 : Operation 3678 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_195 = shl i64 %zext_ln29_687, %zext_ln29_688" [mm_mult.cc:29]   --->   Operation 3678 'shl' 'shl_ln29_195' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3679 [1/1] (1.81ns)   --->   "%add_ln29_94 = add i14 %phi_mul101, 98" [mm_mult.cc:29]   --->   Operation 3679 'add' 'add_ln29_94' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3680 [1/1] (0.00ns)   --->   "%zext_ln29_99 = zext i14 %add_ln29_94 to i64" [mm_mult.cc:29]   --->   Operation 3680 'zext' 'zext_ln29_99' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_103 : Operation 3681 [1/1] (0.00ns)   --->   "%b_addr_98 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_99" [mm_mult.cc:29]   --->   Operation 3681 'getelementptr' 'b_addr_98' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_103 : Operation 3682 [2/2] (3.25ns)   --->   "%b_load_98 = load i32* %b_addr_98, align 4" [mm_mult.cc:29]   --->   Operation 3682 'load' 'b_load_98' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_103 : Operation 3683 [1/1] (1.81ns)   --->   "%add_ln29_95 = add i14 %phi_mul101, 99" [mm_mult.cc:29]   --->   Operation 3683 'add' 'add_ln29_95' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 3684 [1/1] (0.00ns)   --->   "%zext_ln29_100 = zext i14 %add_ln29_95 to i64" [mm_mult.cc:29]   --->   Operation 3684 'zext' 'zext_ln29_100' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_103 : Operation 3685 [1/1] (0.00ns)   --->   "%b_addr_99 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_100" [mm_mult.cc:29]   --->   Operation 3685 'getelementptr' 'b_addr_99' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_103 : Operation 3686 [2/2] (3.25ns)   --->   "%b_load_99 = load i32* %b_addr_99, align 4" [mm_mult.cc:29]   --->   Operation 3686 'load' 'b_load_99' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 104 <SV = 53> <Delay = 7.67>
ST_104 : Operation 3687 [1/1] (1.81ns)   --->   "%add_ln29_189 = add i14 %mul_ln29, 96" [mm_mult.cc:29]   --->   Operation 3687 'add' 'add_ln29_189' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3688 [1/1] (0.00ns)   --->   "%sext_ln29_95 = sext i14 %add_ln29_189 to i64" [mm_mult.cc:29]   --->   Operation 3688 'sext' 'sext_ln29_95' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_104 : Operation 3689 [1/1] (0.00ns)   --->   "%b_buff_addr_96 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_95" [mm_mult.cc:29]   --->   Operation 3689 'getelementptr' 'b_buff_addr_96' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_104 : Operation 3690 [1/1] (1.81ns)   --->   "%add_ln29_190 = add i14 %mul_ln29, 97" [mm_mult.cc:29]   --->   Operation 3690 'add' 'add_ln29_190' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3691 [1/1] (0.00ns)   --->   "%sext_ln29_96 = sext i14 %add_ln29_190 to i64" [mm_mult.cc:29]   --->   Operation 3691 'sext' 'sext_ln29_96' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_104 : Operation 3692 [1/1] (0.00ns)   --->   "%b_buff_addr_97 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_96" [mm_mult.cc:29]   --->   Operation 3692 'getelementptr' 'b_buff_addr_97' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_104 : Operation 3693 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_193)   --->   "%tmp_149 = call i64 @llvm.part.select.i64(i64 %shl_ln29_193, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3693 'partselect' 'tmp_149' <Predicate = (!icmp_ln26 & icmp_ln29_97)> <Delay = 0.00>
ST_104 : Operation 3694 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_193)   --->   "%select_ln29_388 = select i1 %icmp_ln29_97, i64 %tmp_149, i64 %shl_ln29_193" [mm_mult.cc:29]   --->   Operation 3694 'select' 'select_ln29_388' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_104 : Operation 3695 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_193 = and i64 %select_ln29_388, %and_ln29_192" [mm_mult.cc:29]   --->   Operation 3695 'and' 'and_ln29_193' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3696 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_96, i64 %and_ln29_193, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3696 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_104 : Operation 3697 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_195)   --->   "%tmp_150 = call i64 @llvm.part.select.i64(i64 %shl_ln29_195, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3697 'partselect' 'tmp_150' <Predicate = (!icmp_ln26 & icmp_ln29_98)> <Delay = 0.00>
ST_104 : Operation 3698 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_195)   --->   "%select_ln29_392 = select i1 %icmp_ln29_98, i64 %tmp_150, i64 %shl_ln29_195" [mm_mult.cc:29]   --->   Operation 3698 'select' 'select_ln29_392' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_104 : Operation 3699 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_195 = and i64 %select_ln29_392, %and_ln29_194" [mm_mult.cc:29]   --->   Operation 3699 'and' 'and_ln29_195' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3700 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_97, i64 %and_ln29_195, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3700 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_104 : Operation 3701 [1/2] (3.25ns)   --->   "%b_load_98 = load i32* %b_addr_98, align 4" [mm_mult.cc:29]   --->   Operation 3701 'load' 'b_load_98' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_104 : Operation 3702 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_197)   --->   "%zext_ln29_693 = zext i32 %b_load_98 to i64" [mm_mult.cc:29]   --->   Operation 3702 'zext' 'zext_ln29_693' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_104 : Operation 3703 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_197)   --->   "%xor_ln29_196 = xor i7 %zext_ln29_691, 63" [mm_mult.cc:29]   --->   Operation 3703 'xor' 'xor_ln29_196' <Predicate = (!icmp_ln26 & icmp_ln29_99)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3704 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_197)   --->   "%select_ln29_395 = select i1 %icmp_ln29_99, i7 %xor_ln29_196, i7 %zext_ln29_691" [mm_mult.cc:29]   --->   Operation 3704 'select' 'select_ln29_395' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_104 : Operation 3705 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_197)   --->   "%zext_ln29_694 = zext i7 %select_ln29_395 to i64" [mm_mult.cc:29]   --->   Operation 3705 'zext' 'zext_ln29_694' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_104 : Operation 3706 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_197 = shl i64 %zext_ln29_693, %zext_ln29_694" [mm_mult.cc:29]   --->   Operation 3706 'shl' 'shl_ln29_197' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3707 [1/2] (3.25ns)   --->   "%b_load_99 = load i32* %b_addr_99, align 4" [mm_mult.cc:29]   --->   Operation 3707 'load' 'b_load_99' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_104 : Operation 3708 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_199)   --->   "%zext_ln29_699 = zext i32 %b_load_99 to i64" [mm_mult.cc:29]   --->   Operation 3708 'zext' 'zext_ln29_699' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_104 : Operation 3709 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_199)   --->   "%xor_ln29_198 = xor i7 %zext_ln29_697, 63" [mm_mult.cc:29]   --->   Operation 3709 'xor' 'xor_ln29_198' <Predicate = (!icmp_ln26 & icmp_ln29_100)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 3710 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_199)   --->   "%select_ln29_399 = select i1 %icmp_ln29_100, i7 %xor_ln29_198, i7 %zext_ln29_697" [mm_mult.cc:29]   --->   Operation 3710 'select' 'select_ln29_399' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_104 : Operation 3711 [1/1] (0.00ns) (grouped into LUT with out node shl_ln29_199)   --->   "%zext_ln29_700 = zext i7 %select_ln29_399 to i64" [mm_mult.cc:29]   --->   Operation 3711 'zext' 'zext_ln29_700' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_104 : Operation 3712 [1/1] (4.42ns) (out node of the LUT)   --->   "%shl_ln29_199 = shl i64 %zext_ln29_699, %zext_ln29_700" [mm_mult.cc:29]   --->   Operation 3712 'shl' 'shl_ln29_199' <Predicate = (!icmp_ln26)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 54> <Delay = 5.06>
ST_105 : Operation 3713 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind" [mm_mult.cc:26]   --->   Operation 3713 'specregionbegin' 'tmp_50' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3714 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mm_mult.cc:27]   --->   Operation 3714 'specpipeline' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3715 [1/1] (1.81ns)   --->   "%add_ln29_191 = add i14 %mul_ln29, 98" [mm_mult.cc:29]   --->   Operation 3715 'add' 'add_ln29_191' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3716 [1/1] (0.00ns)   --->   "%sext_ln29_97 = sext i14 %add_ln29_191 to i64" [mm_mult.cc:29]   --->   Operation 3716 'sext' 'sext_ln29_97' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3717 [1/1] (0.00ns)   --->   "%b_buff_addr_98 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_97" [mm_mult.cc:29]   --->   Operation 3717 'getelementptr' 'b_buff_addr_98' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3718 [1/1] (1.81ns)   --->   "%add_ln29_192 = add i14 %mul_ln29, 99" [mm_mult.cc:29]   --->   Operation 3718 'add' 'add_ln29_192' <Predicate = (!icmp_ln26)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3719 [1/1] (0.00ns)   --->   "%sext_ln29_98 = sext i14 %add_ln29_192 to i64" [mm_mult.cc:29]   --->   Operation 3719 'sext' 'sext_ln29_98' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3720 [1/1] (0.00ns)   --->   "%b_buff_addr_99 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_98" [mm_mult.cc:29]   --->   Operation 3720 'getelementptr' 'b_buff_addr_99' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3721 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3721 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3722 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3722 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3723 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3723 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3724 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3724 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3725 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3725 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3726 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3726 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3727 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3727 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3728 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3728 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3729 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3729 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3730 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3730 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3731 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3731 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3732 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3732 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3733 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3733 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3734 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3734 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3735 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3735 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3736 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3736 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3737 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3737 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3738 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3738 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3739 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3739 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3740 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3740 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3741 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3741 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3742 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3742 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3743 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3743 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3744 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3744 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3745 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3745 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3746 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3746 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3747 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3747 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3748 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3748 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3749 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3749 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3750 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3750 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3751 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3751 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3752 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3752 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3753 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3753 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3754 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3754 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3755 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3755 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3756 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3756 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3757 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3757 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3758 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3758 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3759 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3759 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3760 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3760 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3761 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3761 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3762 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3762 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3763 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3763 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3764 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3764 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3765 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3765 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3766 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3766 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3767 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3767 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3768 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3768 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3769 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3769 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3770 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3770 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3771 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3771 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3772 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3772 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3773 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3773 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3774 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3774 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3775 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3775 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3776 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3776 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3777 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3777 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3778 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3778 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3779 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3779 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3780 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3780 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3781 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3781 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3782 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3782 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3783 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3783 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3784 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3784 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3785 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3785 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3786 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3786 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3787 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3787 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3788 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3788 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3789 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3789 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3790 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3790 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3791 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3791 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3792 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3792 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3793 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3793 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3794 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3794 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3795 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3795 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3796 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3796 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3797 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3797 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3798 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3798 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3799 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3799 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3800 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3800 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3801 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3801 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3802 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3802 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3803 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3803 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3804 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3804 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3805 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3805 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3806 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3806 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3807 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3807 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3808 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3808 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3809 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3809 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3810 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3810 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3811 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3811 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3812 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3812 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3813 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3813 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3814 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3814 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3815 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3815 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3816 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3816 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3817 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3817 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3818 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3818 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3819 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_197)   --->   "%tmp_153 = call i64 @llvm.part.select.i64(i64 %shl_ln29_197, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3819 'partselect' 'tmp_153' <Predicate = (!icmp_ln26 & icmp_ln29_99)> <Delay = 0.00>
ST_105 : Operation 3820 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_197)   --->   "%select_ln29_396 = select i1 %icmp_ln29_99, i64 %tmp_153, i64 %shl_ln29_197" [mm_mult.cc:29]   --->   Operation 3820 'select' 'select_ln29_396' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 3821 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_197 = and i64 %select_ln29_396, %and_ln29_196" [mm_mult.cc:29]   --->   Operation 3821 'and' 'and_ln29_197' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3822 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3822 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3823 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_98, i64 %and_ln29_197, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3823 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_105 : Operation 3824 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_199)   --->   "%tmp_154 = call i64 @llvm.part.select.i64(i64 %shl_ln29_199, i32 63, i32 0)" [mm_mult.cc:29]   --->   Operation 3824 'partselect' 'tmp_154' <Predicate = (!icmp_ln26 & icmp_ln29_100)> <Delay = 0.00>
ST_105 : Operation 3825 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_199)   --->   "%select_ln29_400 = select i1 %icmp_ln29_100, i64 %tmp_154, i64 %shl_ln29_199" [mm_mult.cc:29]   --->   Operation 3825 'select' 'select_ln29_400' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 3826 [1/1] (1.48ns) (out node of the LUT)   --->   "%and_ln29_199 = and i64 %select_ln29_400, %and_ln29_198" [mm_mult.cc:29]   --->   Operation 3826 'and' 'and_ln29_199' <Predicate = (!icmp_ln26)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 3827 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind" [mm_mult.cc:29]   --->   Operation 3827 'specbramwithbyteenable' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3828 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_99, i64 %and_ln29_199, i8 %shl_ln29_2) nounwind" [mm_mult.cc:29]   --->   Operation 3828 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_105 : Operation 3829 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_50) nounwind" [mm_mult.cc:31]   --->   Operation 3829 'specregionend' 'empty_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_105 : Operation 3830 [1/1] (0.00ns)   --->   "br label %.preheader3" [mm_mult.cc:26]   --->   Operation 3830 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 106 <SV = 4> <Delay = 1.76>
ST_106 : Operation 3831 [1/1] (1.76ns)   --->   "br label %.preheader1" [mm_mult.cc:34]   --->   Operation 3831 'br' <Predicate = true> <Delay = 1.76>

State 107 <SV = 5> <Delay = 7.65>
ST_107 : Operation 3832 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ %add_ln34, %hls_label_2 ], [ 0, %.preheader1.preheader ]" [mm_mult.cc:34]   --->   Operation 3832 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3833 [1/1] (0.00ns)   --->   "%m_0 = phi i7 [ %select_ln41_2, %hls_label_2 ], [ 0, %.preheader1.preheader ]" [mm_mult.cc:41]   --->   Operation 3833 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3834 [1/1] (0.00ns)   --->   "%o_0 = phi i7 [ %o, %hls_label_2 ], [ 0, %.preheader1.preheader ]"   --->   Operation 3834 'phi' 'o_0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3835 [1/1] (2.20ns)   --->   "%icmp_ln34 = icmp eq i14 %indvar_flatten, -6384" [mm_mult.cc:34]   --->   Operation 3835 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3836 [1/1] (1.81ns)   --->   "%add_ln34 = add i14 %indvar_flatten, 1" [mm_mult.cc:34]   --->   Operation 3836 'add' 'add_ln34' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3837 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %.preheader.preheader, label %hls_label_2" [mm_mult.cc:34]   --->   Operation 3837 'br' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 3838 [1/1] (1.87ns)   --->   "%m = add i7 1, %m_0" [mm_mult.cc:34]   --->   Operation 3838 'add' 'm' <Predicate = (!icmp_ln34)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3839 [1/1] (1.48ns)   --->   "%icmp_ln36 = icmp eq i7 %o_0, -28" [mm_mult.cc:36]   --->   Operation 3839 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln34)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3840 [1/1] (0.99ns)   --->   "%select_ln41 = select i1 %icmp_ln36, i7 0, i7 %o_0" [mm_mult.cc:41]   --->   Operation 3840 'select' 'select_ln41' <Predicate = (!icmp_ln34)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 3841 [1/1] (0.99ns)   --->   "%select_ln41_2 = select i1 %icmp_ln36, i7 %m, i7 %m_0" [mm_mult.cc:41]   --->   Operation 3841 'select' 'select_ln41_2' <Predicate = (!icmp_ln34)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 3842 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i7 %select_ln41_2 to i64" [mm_mult.cc:41]   --->   Operation 3842 'zext' 'zext_ln41' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3843 [1/1] (0.00ns)   --->   "%a_buff_0_addr_1 = getelementptr [100 x i64]* %a_buff_0, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3843 'getelementptr' 'a_buff_0_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3844 [2/2] (3.25ns)   --->   "%a_buff_0_load = load i64* %a_buff_0_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3844 'load' 'a_buff_0_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3845 [1/1] (0.00ns)   --->   "%a_buff_1_addr_1 = getelementptr [100 x i64]* %a_buff_1, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3845 'getelementptr' 'a_buff_1_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3846 [2/2] (3.25ns)   --->   "%a_buff_1_load = load i64* %a_buff_1_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3846 'load' 'a_buff_1_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3847 [1/1] (0.00ns)   --->   "%a_buff_2_addr_1 = getelementptr [100 x i64]* %a_buff_2, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3847 'getelementptr' 'a_buff_2_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3848 [2/2] (3.25ns)   --->   "%a_buff_2_load = load i64* %a_buff_2_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3848 'load' 'a_buff_2_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3849 [1/1] (0.00ns)   --->   "%a_buff_3_addr_1 = getelementptr [100 x i64]* %a_buff_3, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3849 'getelementptr' 'a_buff_3_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3850 [2/2] (3.25ns)   --->   "%a_buff_3_load = load i64* %a_buff_3_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3850 'load' 'a_buff_3_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3851 [1/1] (0.00ns)   --->   "%a_buff_4_addr_1 = getelementptr [100 x i64]* %a_buff_4, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3851 'getelementptr' 'a_buff_4_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3852 [2/2] (3.25ns)   --->   "%a_buff_4_load = load i64* %a_buff_4_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3852 'load' 'a_buff_4_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3853 [1/1] (0.00ns)   --->   "%a_buff_5_addr_1 = getelementptr [100 x i64]* %a_buff_5, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3853 'getelementptr' 'a_buff_5_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3854 [2/2] (3.25ns)   --->   "%a_buff_5_load = load i64* %a_buff_5_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3854 'load' 'a_buff_5_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3855 [1/1] (0.00ns)   --->   "%a_buff_6_addr_1 = getelementptr [100 x i64]* %a_buff_6, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3855 'getelementptr' 'a_buff_6_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3856 [2/2] (3.25ns)   --->   "%a_buff_6_load = load i64* %a_buff_6_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3856 'load' 'a_buff_6_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3857 [1/1] (0.00ns)   --->   "%a_buff_7_addr_1 = getelementptr [100 x i64]* %a_buff_7, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3857 'getelementptr' 'a_buff_7_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3858 [2/2] (3.25ns)   --->   "%a_buff_7_load = load i64* %a_buff_7_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3858 'load' 'a_buff_7_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3859 [1/1] (0.00ns)   --->   "%a_buff_8_addr_1 = getelementptr [100 x i64]* %a_buff_8, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3859 'getelementptr' 'a_buff_8_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3860 [2/2] (3.25ns)   --->   "%a_buff_8_load = load i64* %a_buff_8_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3860 'load' 'a_buff_8_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3861 [1/1] (0.00ns)   --->   "%a_buff_9_addr_1 = getelementptr [100 x i64]* %a_buff_9, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3861 'getelementptr' 'a_buff_9_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3862 [2/2] (3.25ns)   --->   "%a_buff_9_load = load i64* %a_buff_9_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3862 'load' 'a_buff_9_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3863 [1/1] (0.00ns)   --->   "%a_buff_10_addr_1 = getelementptr [100 x i64]* %a_buff_10, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3863 'getelementptr' 'a_buff_10_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3864 [2/2] (3.25ns)   --->   "%a_buff_10_load = load i64* %a_buff_10_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3864 'load' 'a_buff_10_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3865 [1/1] (0.00ns)   --->   "%a_buff_11_addr_1 = getelementptr [100 x i64]* %a_buff_11, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3865 'getelementptr' 'a_buff_11_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3866 [2/2] (3.25ns)   --->   "%a_buff_11_load = load i64* %a_buff_11_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3866 'load' 'a_buff_11_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3867 [1/1] (0.00ns)   --->   "%a_buff_12_addr_1 = getelementptr [100 x i64]* %a_buff_12, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3867 'getelementptr' 'a_buff_12_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3868 [2/2] (3.25ns)   --->   "%a_buff_12_load = load i64* %a_buff_12_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3868 'load' 'a_buff_12_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3869 [1/1] (0.00ns)   --->   "%a_buff_13_addr_1 = getelementptr [100 x i64]* %a_buff_13, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3869 'getelementptr' 'a_buff_13_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3870 [2/2] (3.25ns)   --->   "%a_buff_13_load = load i64* %a_buff_13_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3870 'load' 'a_buff_13_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3871 [1/1] (0.00ns)   --->   "%a_buff_14_addr_1 = getelementptr [100 x i64]* %a_buff_14, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3871 'getelementptr' 'a_buff_14_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3872 [2/2] (3.25ns)   --->   "%a_buff_14_load = load i64* %a_buff_14_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3872 'load' 'a_buff_14_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3873 [1/1] (0.00ns)   --->   "%a_buff_15_addr_1 = getelementptr [100 x i64]* %a_buff_15, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3873 'getelementptr' 'a_buff_15_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3874 [2/2] (3.25ns)   --->   "%a_buff_15_load = load i64* %a_buff_15_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3874 'load' 'a_buff_15_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3875 [1/1] (0.00ns)   --->   "%a_buff_16_addr_1 = getelementptr [100 x i64]* %a_buff_16, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3875 'getelementptr' 'a_buff_16_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3876 [2/2] (3.25ns)   --->   "%a_buff_16_load = load i64* %a_buff_16_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3876 'load' 'a_buff_16_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3877 [1/1] (0.00ns)   --->   "%a_buff_17_addr_1 = getelementptr [100 x i64]* %a_buff_17, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3877 'getelementptr' 'a_buff_17_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3878 [2/2] (3.25ns)   --->   "%a_buff_17_load = load i64* %a_buff_17_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3878 'load' 'a_buff_17_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3879 [1/1] (0.00ns)   --->   "%a_buff_18_addr_1 = getelementptr [100 x i64]* %a_buff_18, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3879 'getelementptr' 'a_buff_18_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3880 [2/2] (3.25ns)   --->   "%a_buff_18_load = load i64* %a_buff_18_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3880 'load' 'a_buff_18_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3881 [1/1] (0.00ns)   --->   "%a_buff_19_addr_1 = getelementptr [100 x i64]* %a_buff_19, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3881 'getelementptr' 'a_buff_19_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3882 [2/2] (3.25ns)   --->   "%a_buff_19_load = load i64* %a_buff_19_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3882 'load' 'a_buff_19_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3883 [1/1] (0.00ns)   --->   "%a_buff_20_addr_1 = getelementptr [100 x i64]* %a_buff_20, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3883 'getelementptr' 'a_buff_20_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3884 [2/2] (3.25ns)   --->   "%a_buff_20_load = load i64* %a_buff_20_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3884 'load' 'a_buff_20_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3885 [1/1] (0.00ns)   --->   "%a_buff_21_addr_1 = getelementptr [100 x i64]* %a_buff_21, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3885 'getelementptr' 'a_buff_21_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3886 [2/2] (3.25ns)   --->   "%a_buff_21_load = load i64* %a_buff_21_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3886 'load' 'a_buff_21_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3887 [1/1] (0.00ns)   --->   "%a_buff_22_addr_1 = getelementptr [100 x i64]* %a_buff_22, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3887 'getelementptr' 'a_buff_22_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3888 [2/2] (3.25ns)   --->   "%a_buff_22_load = load i64* %a_buff_22_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3888 'load' 'a_buff_22_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3889 [1/1] (0.00ns)   --->   "%a_buff_23_addr_1 = getelementptr [100 x i64]* %a_buff_23, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3889 'getelementptr' 'a_buff_23_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3890 [2/2] (3.25ns)   --->   "%a_buff_23_load = load i64* %a_buff_23_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3890 'load' 'a_buff_23_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3891 [1/1] (0.00ns)   --->   "%a_buff_24_addr_1 = getelementptr [100 x i64]* %a_buff_24, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3891 'getelementptr' 'a_buff_24_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3892 [2/2] (3.25ns)   --->   "%a_buff_24_load = load i64* %a_buff_24_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3892 'load' 'a_buff_24_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3893 [1/1] (0.00ns)   --->   "%a_buff_25_addr_1 = getelementptr [100 x i64]* %a_buff_25, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3893 'getelementptr' 'a_buff_25_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3894 [2/2] (3.25ns)   --->   "%a_buff_25_load = load i64* %a_buff_25_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3894 'load' 'a_buff_25_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3895 [1/1] (0.00ns)   --->   "%a_buff_26_addr_1 = getelementptr [100 x i64]* %a_buff_26, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3895 'getelementptr' 'a_buff_26_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3896 [2/2] (3.25ns)   --->   "%a_buff_26_load = load i64* %a_buff_26_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3896 'load' 'a_buff_26_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3897 [1/1] (0.00ns)   --->   "%a_buff_27_addr_1 = getelementptr [100 x i64]* %a_buff_27, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3897 'getelementptr' 'a_buff_27_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3898 [2/2] (3.25ns)   --->   "%a_buff_27_load = load i64* %a_buff_27_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3898 'load' 'a_buff_27_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3899 [1/1] (0.00ns)   --->   "%a_buff_28_addr_1 = getelementptr [100 x i64]* %a_buff_28, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3899 'getelementptr' 'a_buff_28_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3900 [2/2] (3.25ns)   --->   "%a_buff_28_load = load i64* %a_buff_28_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3900 'load' 'a_buff_28_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3901 [1/1] (0.00ns)   --->   "%a_buff_29_addr_1 = getelementptr [100 x i64]* %a_buff_29, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3901 'getelementptr' 'a_buff_29_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3902 [2/2] (3.25ns)   --->   "%a_buff_29_load = load i64* %a_buff_29_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3902 'load' 'a_buff_29_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3903 [1/1] (0.00ns)   --->   "%a_buff_30_addr_1 = getelementptr [100 x i64]* %a_buff_30, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3903 'getelementptr' 'a_buff_30_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3904 [2/2] (3.25ns)   --->   "%a_buff_30_load = load i64* %a_buff_30_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3904 'load' 'a_buff_30_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3905 [1/1] (0.00ns)   --->   "%a_buff_31_addr_1 = getelementptr [100 x i64]* %a_buff_31, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3905 'getelementptr' 'a_buff_31_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3906 [2/2] (3.25ns)   --->   "%a_buff_31_load = load i64* %a_buff_31_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3906 'load' 'a_buff_31_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3907 [1/1] (0.00ns)   --->   "%a_buff_32_addr_1 = getelementptr [100 x i64]* %a_buff_32, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3907 'getelementptr' 'a_buff_32_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3908 [2/2] (3.25ns)   --->   "%a_buff_32_load = load i64* %a_buff_32_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3908 'load' 'a_buff_32_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3909 [1/1] (0.00ns)   --->   "%a_buff_33_addr_1 = getelementptr [100 x i64]* %a_buff_33, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3909 'getelementptr' 'a_buff_33_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3910 [2/2] (3.25ns)   --->   "%a_buff_33_load = load i64* %a_buff_33_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3910 'load' 'a_buff_33_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3911 [1/1] (0.00ns)   --->   "%a_buff_34_addr_1 = getelementptr [100 x i64]* %a_buff_34, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3911 'getelementptr' 'a_buff_34_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3912 [2/2] (3.25ns)   --->   "%a_buff_34_load = load i64* %a_buff_34_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3912 'load' 'a_buff_34_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3913 [1/1] (0.00ns)   --->   "%a_buff_35_addr_1 = getelementptr [100 x i64]* %a_buff_35, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3913 'getelementptr' 'a_buff_35_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3914 [2/2] (3.25ns)   --->   "%a_buff_35_load = load i64* %a_buff_35_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3914 'load' 'a_buff_35_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3915 [1/1] (0.00ns)   --->   "%a_buff_36_addr_1 = getelementptr [100 x i64]* %a_buff_36, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3915 'getelementptr' 'a_buff_36_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3916 [2/2] (3.25ns)   --->   "%a_buff_36_load = load i64* %a_buff_36_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3916 'load' 'a_buff_36_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3917 [1/1] (0.00ns)   --->   "%a_buff_37_addr_1 = getelementptr [100 x i64]* %a_buff_37, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3917 'getelementptr' 'a_buff_37_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3918 [2/2] (3.25ns)   --->   "%a_buff_37_load = load i64* %a_buff_37_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3918 'load' 'a_buff_37_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3919 [1/1] (0.00ns)   --->   "%a_buff_38_addr_1 = getelementptr [100 x i64]* %a_buff_38, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3919 'getelementptr' 'a_buff_38_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3920 [2/2] (3.25ns)   --->   "%a_buff_38_load = load i64* %a_buff_38_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3920 'load' 'a_buff_38_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3921 [1/1] (0.00ns)   --->   "%a_buff_39_addr_1 = getelementptr [100 x i64]* %a_buff_39, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3921 'getelementptr' 'a_buff_39_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3922 [2/2] (3.25ns)   --->   "%a_buff_39_load = load i64* %a_buff_39_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3922 'load' 'a_buff_39_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3923 [1/1] (0.00ns)   --->   "%a_buff_40_addr_1 = getelementptr [100 x i64]* %a_buff_40, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3923 'getelementptr' 'a_buff_40_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3924 [2/2] (3.25ns)   --->   "%a_buff_40_load = load i64* %a_buff_40_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3924 'load' 'a_buff_40_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3925 [1/1] (0.00ns)   --->   "%a_buff_41_addr_1 = getelementptr [100 x i64]* %a_buff_41, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3925 'getelementptr' 'a_buff_41_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3926 [2/2] (3.25ns)   --->   "%a_buff_41_load = load i64* %a_buff_41_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3926 'load' 'a_buff_41_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3927 [1/1] (0.00ns)   --->   "%a_buff_42_addr_1 = getelementptr [100 x i64]* %a_buff_42, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3927 'getelementptr' 'a_buff_42_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3928 [2/2] (3.25ns)   --->   "%a_buff_42_load = load i64* %a_buff_42_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3928 'load' 'a_buff_42_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3929 [1/1] (0.00ns)   --->   "%a_buff_43_addr_1 = getelementptr [100 x i64]* %a_buff_43, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3929 'getelementptr' 'a_buff_43_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3930 [2/2] (3.25ns)   --->   "%a_buff_43_load = load i64* %a_buff_43_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3930 'load' 'a_buff_43_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3931 [1/1] (0.00ns)   --->   "%a_buff_44_addr_1 = getelementptr [100 x i64]* %a_buff_44, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3931 'getelementptr' 'a_buff_44_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3932 [2/2] (3.25ns)   --->   "%a_buff_44_load = load i64* %a_buff_44_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3932 'load' 'a_buff_44_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3933 [1/1] (0.00ns)   --->   "%a_buff_45_addr_1 = getelementptr [100 x i64]* %a_buff_45, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3933 'getelementptr' 'a_buff_45_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3934 [2/2] (3.25ns)   --->   "%a_buff_45_load = load i64* %a_buff_45_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3934 'load' 'a_buff_45_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3935 [1/1] (0.00ns)   --->   "%a_buff_46_addr_1 = getelementptr [100 x i64]* %a_buff_46, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3935 'getelementptr' 'a_buff_46_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3936 [2/2] (3.25ns)   --->   "%a_buff_46_load = load i64* %a_buff_46_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3936 'load' 'a_buff_46_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3937 [1/1] (0.00ns)   --->   "%a_buff_47_addr_1 = getelementptr [100 x i64]* %a_buff_47, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3937 'getelementptr' 'a_buff_47_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3938 [2/2] (3.25ns)   --->   "%a_buff_47_load = load i64* %a_buff_47_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3938 'load' 'a_buff_47_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3939 [1/1] (0.00ns)   --->   "%a_buff_48_addr_1 = getelementptr [100 x i64]* %a_buff_48, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3939 'getelementptr' 'a_buff_48_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3940 [2/2] (3.25ns)   --->   "%a_buff_48_load = load i64* %a_buff_48_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3940 'load' 'a_buff_48_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3941 [1/1] (0.00ns)   --->   "%a_buff_49_addr_1 = getelementptr [100 x i64]* %a_buff_49, i64 0, i64 %zext_ln41" [mm_mult.cc:41]   --->   Operation 3941 'getelementptr' 'a_buff_49_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3942 [2/2] (3.25ns)   --->   "%a_buff_49_load = load i64* %a_buff_49_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3942 'load' 'a_buff_49_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3943 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i7 %select_ln41 to i64" [mm_mult.cc:41]   --->   Operation 3943 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3944 [1/1] (0.00ns)   --->   "%zext_ln41_8 = zext i7 %select_ln41 to i8" [mm_mult.cc:41]   --->   Operation 3944 'zext' 'zext_ln41_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3945 [1/1] (0.00ns)   --->   "%b_buff_addr_100 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_1" [mm_mult.cc:41]   --->   Operation 3945 'getelementptr' 'b_buff_addr_100' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3946 [1/1] (1.91ns)   --->   "%add_ln41_99 = add i8 100, %zext_ln41_8" [mm_mult.cc:41]   --->   Operation 3946 'add' 'add_ln41_99' <Predicate = (!icmp_ln34)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 3947 [1/1] (0.00ns)   --->   "%zext_ln41_9 = zext i8 %add_ln41_99 to i64" [mm_mult.cc:41]   --->   Operation 3947 'zext' 'zext_ln41_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3948 [1/1] (0.00ns)   --->   "%b_buff_addr_101 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_9" [mm_mult.cc:41]   --->   Operation 3948 'getelementptr' 'b_buff_addr_101' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_107 : Operation 3949 [2/2] (3.25ns)   --->   "%b_buff_load = load i64* %b_buff_addr_100, align 8" [mm_mult.cc:41]   --->   Operation 3949 'load' 'b_buff_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_107 : Operation 3950 [2/2] (3.25ns)   --->   "%b_buff_load_1 = load i64* %b_buff_addr_101, align 8" [mm_mult.cc:41]   --->   Operation 3950 'load' 'b_buff_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 108 <SV = 6> <Delay = 5.07>
ST_108 : Operation 3951 [1/2] (3.25ns)   --->   "%a_buff_0_load = load i64* %a_buff_0_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3951 'load' 'a_buff_0_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3952 [1/2] (3.25ns)   --->   "%a_buff_1_load = load i64* %a_buff_1_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3952 'load' 'a_buff_1_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3953 [1/2] (3.25ns)   --->   "%a_buff_2_load = load i64* %a_buff_2_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3953 'load' 'a_buff_2_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3954 [1/2] (3.25ns)   --->   "%a_buff_3_load = load i64* %a_buff_3_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3954 'load' 'a_buff_3_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3955 [1/2] (3.25ns)   --->   "%a_buff_4_load = load i64* %a_buff_4_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3955 'load' 'a_buff_4_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3956 [1/2] (3.25ns)   --->   "%a_buff_5_load = load i64* %a_buff_5_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3956 'load' 'a_buff_5_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3957 [1/2] (3.25ns)   --->   "%a_buff_6_load = load i64* %a_buff_6_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3957 'load' 'a_buff_6_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3958 [1/2] (3.25ns)   --->   "%a_buff_7_load = load i64* %a_buff_7_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3958 'load' 'a_buff_7_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3959 [1/2] (3.25ns)   --->   "%a_buff_8_load = load i64* %a_buff_8_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3959 'load' 'a_buff_8_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3960 [1/2] (3.25ns)   --->   "%a_buff_9_load = load i64* %a_buff_9_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3960 'load' 'a_buff_9_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3961 [1/2] (3.25ns)   --->   "%a_buff_10_load = load i64* %a_buff_10_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3961 'load' 'a_buff_10_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3962 [1/2] (3.25ns)   --->   "%a_buff_11_load = load i64* %a_buff_11_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3962 'load' 'a_buff_11_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3963 [1/2] (3.25ns)   --->   "%a_buff_12_load = load i64* %a_buff_12_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3963 'load' 'a_buff_12_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3964 [1/2] (3.25ns)   --->   "%a_buff_13_load = load i64* %a_buff_13_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3964 'load' 'a_buff_13_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3965 [1/2] (3.25ns)   --->   "%a_buff_14_load = load i64* %a_buff_14_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3965 'load' 'a_buff_14_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3966 [1/2] (3.25ns)   --->   "%a_buff_15_load = load i64* %a_buff_15_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3966 'load' 'a_buff_15_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3967 [1/2] (3.25ns)   --->   "%a_buff_16_load = load i64* %a_buff_16_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3967 'load' 'a_buff_16_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3968 [1/2] (3.25ns)   --->   "%a_buff_17_load = load i64* %a_buff_17_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3968 'load' 'a_buff_17_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3969 [1/2] (3.25ns)   --->   "%a_buff_18_load = load i64* %a_buff_18_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3969 'load' 'a_buff_18_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3970 [1/2] (3.25ns)   --->   "%a_buff_19_load = load i64* %a_buff_19_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3970 'load' 'a_buff_19_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3971 [1/2] (3.25ns)   --->   "%a_buff_20_load = load i64* %a_buff_20_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3971 'load' 'a_buff_20_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3972 [1/2] (3.25ns)   --->   "%a_buff_21_load = load i64* %a_buff_21_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3972 'load' 'a_buff_21_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3973 [1/2] (3.25ns)   --->   "%a_buff_22_load = load i64* %a_buff_22_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3973 'load' 'a_buff_22_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3974 [1/2] (3.25ns)   --->   "%a_buff_23_load = load i64* %a_buff_23_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3974 'load' 'a_buff_23_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3975 [1/2] (3.25ns)   --->   "%a_buff_24_load = load i64* %a_buff_24_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3975 'load' 'a_buff_24_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3976 [1/2] (3.25ns)   --->   "%a_buff_25_load = load i64* %a_buff_25_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3976 'load' 'a_buff_25_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3977 [1/2] (3.25ns)   --->   "%a_buff_26_load = load i64* %a_buff_26_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3977 'load' 'a_buff_26_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3978 [1/2] (3.25ns)   --->   "%a_buff_27_load = load i64* %a_buff_27_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3978 'load' 'a_buff_27_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3979 [1/2] (3.25ns)   --->   "%a_buff_28_load = load i64* %a_buff_28_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3979 'load' 'a_buff_28_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3980 [1/2] (3.25ns)   --->   "%a_buff_29_load = load i64* %a_buff_29_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3980 'load' 'a_buff_29_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3981 [1/2] (3.25ns)   --->   "%a_buff_30_load = load i64* %a_buff_30_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3981 'load' 'a_buff_30_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3982 [1/2] (3.25ns)   --->   "%a_buff_31_load = load i64* %a_buff_31_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3982 'load' 'a_buff_31_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3983 [1/2] (3.25ns)   --->   "%a_buff_32_load = load i64* %a_buff_32_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3983 'load' 'a_buff_32_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3984 [1/2] (3.25ns)   --->   "%a_buff_33_load = load i64* %a_buff_33_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3984 'load' 'a_buff_33_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3985 [1/2] (3.25ns)   --->   "%a_buff_34_load = load i64* %a_buff_34_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3985 'load' 'a_buff_34_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3986 [1/2] (3.25ns)   --->   "%a_buff_35_load = load i64* %a_buff_35_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3986 'load' 'a_buff_35_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3987 [1/2] (3.25ns)   --->   "%a_buff_36_load = load i64* %a_buff_36_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3987 'load' 'a_buff_36_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3988 [1/2] (3.25ns)   --->   "%a_buff_37_load = load i64* %a_buff_37_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3988 'load' 'a_buff_37_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3989 [1/2] (3.25ns)   --->   "%a_buff_38_load = load i64* %a_buff_38_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3989 'load' 'a_buff_38_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3990 [1/2] (3.25ns)   --->   "%a_buff_39_load = load i64* %a_buff_39_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3990 'load' 'a_buff_39_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3991 [1/2] (3.25ns)   --->   "%a_buff_40_load = load i64* %a_buff_40_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3991 'load' 'a_buff_40_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3992 [1/2] (3.25ns)   --->   "%a_buff_41_load = load i64* %a_buff_41_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3992 'load' 'a_buff_41_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3993 [1/2] (3.25ns)   --->   "%a_buff_42_load = load i64* %a_buff_42_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3993 'load' 'a_buff_42_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3994 [1/2] (3.25ns)   --->   "%a_buff_43_load = load i64* %a_buff_43_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3994 'load' 'a_buff_43_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3995 [1/2] (3.25ns)   --->   "%a_buff_44_load = load i64* %a_buff_44_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3995 'load' 'a_buff_44_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3996 [1/2] (3.25ns)   --->   "%a_buff_45_load = load i64* %a_buff_45_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3996 'load' 'a_buff_45_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3997 [1/2] (3.25ns)   --->   "%a_buff_46_load = load i64* %a_buff_46_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3997 'load' 'a_buff_46_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3998 [1/2] (3.25ns)   --->   "%a_buff_47_load = load i64* %a_buff_47_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3998 'load' 'a_buff_47_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 3999 [1/2] (3.25ns)   --->   "%a_buff_48_load = load i64* %a_buff_48_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 3999 'load' 'a_buff_48_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 4000 [1/2] (3.25ns)   --->   "%a_buff_49_load = load i64* %a_buff_49_addr_1, align 8" [mm_mult.cc:41]   --->   Operation 4000 'load' 'a_buff_49_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 4001 [1/1] (0.00ns)   --->   "%zext_ln41_5 = zext i7 %select_ln41 to i9" [mm_mult.cc:41]   --->   Operation 4001 'zext' 'zext_ln41_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4002 [1/1] (0.00ns)   --->   "%zext_ln41_6 = zext i7 %select_ln41 to i10" [mm_mult.cc:41]   --->   Operation 4002 'zext' 'zext_ln41_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4003 [1/1] (1.82ns)   --->   "%add_ln41_100 = add i9 200, %zext_ln41_5" [mm_mult.cc:41]   --->   Operation 4003 'add' 'add_ln41_100' <Predicate = (!icmp_ln34)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 4004 [1/1] (0.00ns)   --->   "%zext_ln41_10 = zext i9 %add_ln41_100 to i64" [mm_mult.cc:41]   --->   Operation 4004 'zext' 'zext_ln41_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4005 [1/1] (0.00ns)   --->   "%b_buff_addr_102 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_10" [mm_mult.cc:41]   --->   Operation 4005 'getelementptr' 'b_buff_addr_102' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4006 [1/1] (1.73ns)   --->   "%add_ln41_102 = add i10 400, %zext_ln41_6" [mm_mult.cc:41]   --->   Operation 4006 'add' 'add_ln41_102' <Predicate = (!icmp_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 4007 [1/1] (0.00ns)   --->   "%zext_ln41_12 = zext i10 %add_ln41_102 to i64" [mm_mult.cc:41]   --->   Operation 4007 'zext' 'zext_ln41_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4008 [1/1] (0.00ns)   --->   "%b_buff_addr_104 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_12" [mm_mult.cc:41]   --->   Operation 4008 'getelementptr' 'b_buff_addr_104' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4009 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i64 %a_buff_0_load to i32" [mm_mult.cc:41]   --->   Operation 4009 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4010 [1/2] (3.25ns)   --->   "%b_buff_load = load i64* %b_buff_addr_100, align 8" [mm_mult.cc:41]   --->   Operation 4010 'load' 'b_buff_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 4011 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i64 %b_buff_load to i32" [mm_mult.cc:41]   --->   Operation 4011 'trunc' 'trunc_ln41_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4012 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = trunc i64 %a_buff_1_load to i32" [mm_mult.cc:41]   --->   Operation 4012 'trunc' 'trunc_ln41_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4013 [1/2] (3.25ns)   --->   "%b_buff_load_1 = load i64* %b_buff_addr_101, align 8" [mm_mult.cc:41]   --->   Operation 4013 'load' 'b_buff_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 4014 [1/1] (0.00ns)   --->   "%trunc_ln41_3 = trunc i64 %b_buff_load_1 to i32" [mm_mult.cc:41]   --->   Operation 4014 'trunc' 'trunc_ln41_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4015 [1/1] (0.00ns)   --->   "%trunc_ln41_4 = trunc i64 %a_buff_2_load to i32" [mm_mult.cc:41]   --->   Operation 4015 'trunc' 'trunc_ln41_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4016 [2/2] (3.25ns)   --->   "%b_buff_load_2 = load i64* %b_buff_addr_102, align 8" [mm_mult.cc:41]   --->   Operation 4016 'load' 'b_buff_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 4017 [1/1] (0.00ns)   --->   "%trunc_ln41_6 = trunc i64 %a_buff_3_load to i32" [mm_mult.cc:41]   --->   Operation 4017 'trunc' 'trunc_ln41_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4018 [1/1] (0.00ns)   --->   "%trunc_ln41_8 = trunc i64 %a_buff_4_load to i32" [mm_mult.cc:41]   --->   Operation 4018 'trunc' 'trunc_ln41_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4019 [2/2] (3.25ns)   --->   "%b_buff_load_4 = load i64* %b_buff_addr_104, align 8" [mm_mult.cc:41]   --->   Operation 4019 'load' 'b_buff_load_4' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_108 : Operation 4020 [1/1] (0.00ns)   --->   "%trunc_ln41_10 = trunc i64 %a_buff_5_load to i32" [mm_mult.cc:41]   --->   Operation 4020 'trunc' 'trunc_ln41_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4021 [1/1] (0.00ns)   --->   "%trunc_ln41_12 = trunc i64 %a_buff_6_load to i32" [mm_mult.cc:41]   --->   Operation 4021 'trunc' 'trunc_ln41_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4022 [1/1] (0.00ns)   --->   "%trunc_ln41_14 = trunc i64 %a_buff_7_load to i32" [mm_mult.cc:41]   --->   Operation 4022 'trunc' 'trunc_ln41_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4023 [1/1] (0.00ns)   --->   "%trunc_ln41_16 = trunc i64 %a_buff_8_load to i32" [mm_mult.cc:41]   --->   Operation 4023 'trunc' 'trunc_ln41_16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4024 [1/1] (0.00ns)   --->   "%trunc_ln41_18 = trunc i64 %a_buff_9_load to i32" [mm_mult.cc:41]   --->   Operation 4024 'trunc' 'trunc_ln41_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4025 [1/1] (0.00ns)   --->   "%trunc_ln41_20 = trunc i64 %a_buff_10_load to i32" [mm_mult.cc:41]   --->   Operation 4025 'trunc' 'trunc_ln41_20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4026 [1/1] (0.00ns)   --->   "%trunc_ln41_22 = trunc i64 %a_buff_11_load to i32" [mm_mult.cc:41]   --->   Operation 4026 'trunc' 'trunc_ln41_22' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4027 [1/1] (0.00ns)   --->   "%trunc_ln41_24 = trunc i64 %a_buff_12_load to i32" [mm_mult.cc:41]   --->   Operation 4027 'trunc' 'trunc_ln41_24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4028 [1/1] (0.00ns)   --->   "%trunc_ln41_26 = trunc i64 %a_buff_13_load to i32" [mm_mult.cc:41]   --->   Operation 4028 'trunc' 'trunc_ln41_26' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4029 [1/1] (0.00ns)   --->   "%trunc_ln41_28 = trunc i64 %a_buff_14_load to i32" [mm_mult.cc:41]   --->   Operation 4029 'trunc' 'trunc_ln41_28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4030 [1/1] (0.00ns)   --->   "%trunc_ln41_30 = trunc i64 %a_buff_15_load to i32" [mm_mult.cc:41]   --->   Operation 4030 'trunc' 'trunc_ln41_30' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4031 [1/1] (0.00ns)   --->   "%trunc_ln41_32 = trunc i64 %a_buff_16_load to i32" [mm_mult.cc:41]   --->   Operation 4031 'trunc' 'trunc_ln41_32' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4032 [1/1] (0.00ns)   --->   "%trunc_ln41_34 = trunc i64 %a_buff_17_load to i32" [mm_mult.cc:41]   --->   Operation 4032 'trunc' 'trunc_ln41_34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4033 [1/1] (0.00ns)   --->   "%trunc_ln41_36 = trunc i64 %a_buff_18_load to i32" [mm_mult.cc:41]   --->   Operation 4033 'trunc' 'trunc_ln41_36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4034 [1/1] (0.00ns)   --->   "%trunc_ln41_38 = trunc i64 %a_buff_19_load to i32" [mm_mult.cc:41]   --->   Operation 4034 'trunc' 'trunc_ln41_38' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4035 [1/1] (0.00ns)   --->   "%trunc_ln41_40 = trunc i64 %a_buff_20_load to i32" [mm_mult.cc:41]   --->   Operation 4035 'trunc' 'trunc_ln41_40' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4036 [1/1] (0.00ns)   --->   "%trunc_ln41_42 = trunc i64 %a_buff_21_load to i32" [mm_mult.cc:41]   --->   Operation 4036 'trunc' 'trunc_ln41_42' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4037 [1/1] (0.00ns)   --->   "%trunc_ln41_44 = trunc i64 %a_buff_22_load to i32" [mm_mult.cc:41]   --->   Operation 4037 'trunc' 'trunc_ln41_44' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4038 [1/1] (0.00ns)   --->   "%trunc_ln41_46 = trunc i64 %a_buff_23_load to i32" [mm_mult.cc:41]   --->   Operation 4038 'trunc' 'trunc_ln41_46' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4039 [1/1] (0.00ns)   --->   "%trunc_ln41_48 = trunc i64 %a_buff_24_load to i32" [mm_mult.cc:41]   --->   Operation 4039 'trunc' 'trunc_ln41_48' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4040 [1/1] (0.00ns)   --->   "%trunc_ln41_50 = trunc i64 %a_buff_25_load to i32" [mm_mult.cc:41]   --->   Operation 4040 'trunc' 'trunc_ln41_50' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4041 [1/1] (0.00ns)   --->   "%trunc_ln41_52 = trunc i64 %a_buff_26_load to i32" [mm_mult.cc:41]   --->   Operation 4041 'trunc' 'trunc_ln41_52' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4042 [1/1] (0.00ns)   --->   "%trunc_ln41_54 = trunc i64 %a_buff_27_load to i32" [mm_mult.cc:41]   --->   Operation 4042 'trunc' 'trunc_ln41_54' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4043 [1/1] (0.00ns)   --->   "%trunc_ln41_56 = trunc i64 %a_buff_28_load to i32" [mm_mult.cc:41]   --->   Operation 4043 'trunc' 'trunc_ln41_56' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4044 [1/1] (0.00ns)   --->   "%trunc_ln41_58 = trunc i64 %a_buff_29_load to i32" [mm_mult.cc:41]   --->   Operation 4044 'trunc' 'trunc_ln41_58' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4045 [1/1] (0.00ns)   --->   "%trunc_ln41_60 = trunc i64 %a_buff_30_load to i32" [mm_mult.cc:41]   --->   Operation 4045 'trunc' 'trunc_ln41_60' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4046 [1/1] (0.00ns)   --->   "%trunc_ln41_62 = trunc i64 %a_buff_31_load to i32" [mm_mult.cc:41]   --->   Operation 4046 'trunc' 'trunc_ln41_62' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4047 [1/1] (0.00ns)   --->   "%trunc_ln41_64 = trunc i64 %a_buff_32_load to i32" [mm_mult.cc:41]   --->   Operation 4047 'trunc' 'trunc_ln41_64' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4048 [1/1] (0.00ns)   --->   "%trunc_ln41_66 = trunc i64 %a_buff_33_load to i32" [mm_mult.cc:41]   --->   Operation 4048 'trunc' 'trunc_ln41_66' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4049 [1/1] (0.00ns)   --->   "%trunc_ln41_68 = trunc i64 %a_buff_34_load to i32" [mm_mult.cc:41]   --->   Operation 4049 'trunc' 'trunc_ln41_68' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4050 [1/1] (0.00ns)   --->   "%trunc_ln41_70 = trunc i64 %a_buff_35_load to i32" [mm_mult.cc:41]   --->   Operation 4050 'trunc' 'trunc_ln41_70' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4051 [1/1] (0.00ns)   --->   "%trunc_ln41_72 = trunc i64 %a_buff_36_load to i32" [mm_mult.cc:41]   --->   Operation 4051 'trunc' 'trunc_ln41_72' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4052 [1/1] (0.00ns)   --->   "%trunc_ln41_74 = trunc i64 %a_buff_37_load to i32" [mm_mult.cc:41]   --->   Operation 4052 'trunc' 'trunc_ln41_74' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4053 [1/1] (0.00ns)   --->   "%trunc_ln41_76 = trunc i64 %a_buff_38_load to i32" [mm_mult.cc:41]   --->   Operation 4053 'trunc' 'trunc_ln41_76' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4054 [1/1] (0.00ns)   --->   "%trunc_ln41_78 = trunc i64 %a_buff_39_load to i32" [mm_mult.cc:41]   --->   Operation 4054 'trunc' 'trunc_ln41_78' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4055 [1/1] (0.00ns)   --->   "%trunc_ln41_80 = trunc i64 %a_buff_40_load to i32" [mm_mult.cc:41]   --->   Operation 4055 'trunc' 'trunc_ln41_80' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4056 [1/1] (0.00ns)   --->   "%trunc_ln41_82 = trunc i64 %a_buff_41_load to i32" [mm_mult.cc:41]   --->   Operation 4056 'trunc' 'trunc_ln41_82' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4057 [1/1] (0.00ns)   --->   "%trunc_ln41_84 = trunc i64 %a_buff_42_load to i32" [mm_mult.cc:41]   --->   Operation 4057 'trunc' 'trunc_ln41_84' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4058 [1/1] (0.00ns)   --->   "%trunc_ln41_86 = trunc i64 %a_buff_43_load to i32" [mm_mult.cc:41]   --->   Operation 4058 'trunc' 'trunc_ln41_86' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4059 [1/1] (0.00ns)   --->   "%trunc_ln41_88 = trunc i64 %a_buff_44_load to i32" [mm_mult.cc:41]   --->   Operation 4059 'trunc' 'trunc_ln41_88' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4060 [1/1] (0.00ns)   --->   "%trunc_ln41_90 = trunc i64 %a_buff_45_load to i32" [mm_mult.cc:41]   --->   Operation 4060 'trunc' 'trunc_ln41_90' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4061 [1/1] (0.00ns)   --->   "%trunc_ln41_92 = trunc i64 %a_buff_46_load to i32" [mm_mult.cc:41]   --->   Operation 4061 'trunc' 'trunc_ln41_92' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4062 [1/1] (0.00ns)   --->   "%trunc_ln41_94 = trunc i64 %a_buff_47_load to i32" [mm_mult.cc:41]   --->   Operation 4062 'trunc' 'trunc_ln41_94' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4063 [1/1] (0.00ns)   --->   "%trunc_ln41_96 = trunc i64 %a_buff_48_load to i32" [mm_mult.cc:41]   --->   Operation 4063 'trunc' 'trunc_ln41_96' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4064 [1/1] (0.00ns)   --->   "%trunc_ln41_98 = trunc i64 %a_buff_49_load to i32" [mm_mult.cc:41]   --->   Operation 4064 'trunc' 'trunc_ln41_98' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4065 [1/1] (0.00ns)   --->   "%tmp_156 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_0_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4065 'partselect' 'tmp_156' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4066 [1/1] (0.00ns)   --->   "%tmp_157 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4066 'partselect' 'tmp_157' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4067 [1/1] (0.00ns)   --->   "%tmp_158 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_1_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4067 'partselect' 'tmp_158' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4068 [1/1] (0.00ns)   --->   "%tmp_159 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_1, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4068 'partselect' 'tmp_159' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4069 [1/1] (0.00ns)   --->   "%tmp_160 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_2_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4069 'partselect' 'tmp_160' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4070 [1/1] (0.00ns)   --->   "%tmp_162 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_3_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4070 'partselect' 'tmp_162' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4071 [1/1] (0.00ns)   --->   "%tmp_164 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_4_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4071 'partselect' 'tmp_164' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4072 [1/1] (0.00ns)   --->   "%tmp_166 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_5_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4072 'partselect' 'tmp_166' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4073 [1/1] (0.00ns)   --->   "%tmp_168 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_6_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4073 'partselect' 'tmp_168' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4074 [1/1] (0.00ns)   --->   "%tmp_170 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_7_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4074 'partselect' 'tmp_170' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4075 [1/1] (0.00ns)   --->   "%tmp_172 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_8_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4075 'partselect' 'tmp_172' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4076 [1/1] (0.00ns)   --->   "%tmp_174 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_9_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4076 'partselect' 'tmp_174' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4077 [1/1] (0.00ns)   --->   "%tmp_176 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_10_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4077 'partselect' 'tmp_176' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4078 [1/1] (0.00ns)   --->   "%tmp_178 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_11_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4078 'partselect' 'tmp_178' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4079 [1/1] (0.00ns)   --->   "%tmp_180 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_12_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4079 'partselect' 'tmp_180' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4080 [1/1] (0.00ns)   --->   "%tmp_182 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_13_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4080 'partselect' 'tmp_182' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4081 [1/1] (0.00ns)   --->   "%tmp_184 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_14_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4081 'partselect' 'tmp_184' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4082 [1/1] (0.00ns)   --->   "%tmp_186 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_15_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4082 'partselect' 'tmp_186' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4083 [1/1] (0.00ns)   --->   "%tmp_188 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_16_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4083 'partselect' 'tmp_188' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4084 [1/1] (0.00ns)   --->   "%tmp_190 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_17_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4084 'partselect' 'tmp_190' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4085 [1/1] (0.00ns)   --->   "%tmp_192 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_18_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4085 'partselect' 'tmp_192' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4086 [1/1] (0.00ns)   --->   "%tmp_194 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_19_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4086 'partselect' 'tmp_194' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4087 [1/1] (0.00ns)   --->   "%tmp_196 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_20_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4087 'partselect' 'tmp_196' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4088 [1/1] (0.00ns)   --->   "%tmp_198 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_21_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4088 'partselect' 'tmp_198' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4089 [1/1] (0.00ns)   --->   "%tmp_200 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_22_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4089 'partselect' 'tmp_200' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4090 [1/1] (0.00ns)   --->   "%tmp_202 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_23_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4090 'partselect' 'tmp_202' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4091 [1/1] (0.00ns)   --->   "%tmp_204 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_24_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4091 'partselect' 'tmp_204' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4092 [1/1] (0.00ns)   --->   "%tmp_206 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_25_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4092 'partselect' 'tmp_206' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4093 [1/1] (0.00ns)   --->   "%tmp_208 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_26_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4093 'partselect' 'tmp_208' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4094 [1/1] (0.00ns)   --->   "%tmp_210 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_27_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4094 'partselect' 'tmp_210' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4095 [1/1] (0.00ns)   --->   "%tmp_212 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_28_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4095 'partselect' 'tmp_212' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4096 [1/1] (0.00ns)   --->   "%tmp_214 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_29_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4096 'partselect' 'tmp_214' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4097 [1/1] (0.00ns)   --->   "%tmp_216 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_30_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4097 'partselect' 'tmp_216' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4098 [1/1] (0.00ns)   --->   "%tmp_218 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_31_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4098 'partselect' 'tmp_218' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4099 [1/1] (0.00ns)   --->   "%tmp_220 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_32_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4099 'partselect' 'tmp_220' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4100 [1/1] (0.00ns)   --->   "%tmp_222 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_33_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4100 'partselect' 'tmp_222' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4101 [1/1] (0.00ns)   --->   "%tmp_224 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_34_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4101 'partselect' 'tmp_224' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4102 [1/1] (0.00ns)   --->   "%tmp_226 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_35_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4102 'partselect' 'tmp_226' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4103 [1/1] (0.00ns)   --->   "%tmp_228 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_36_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4103 'partselect' 'tmp_228' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4104 [1/1] (0.00ns)   --->   "%tmp_230 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_37_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4104 'partselect' 'tmp_230' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4105 [1/1] (0.00ns)   --->   "%tmp_232 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_38_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4105 'partselect' 'tmp_232' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4106 [1/1] (0.00ns)   --->   "%tmp_234 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_39_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4106 'partselect' 'tmp_234' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4107 [1/1] (0.00ns)   --->   "%tmp_236 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_40_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4107 'partselect' 'tmp_236' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4108 [1/1] (0.00ns)   --->   "%tmp_238 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_41_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4108 'partselect' 'tmp_238' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4109 [1/1] (0.00ns)   --->   "%tmp_240 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_42_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4109 'partselect' 'tmp_240' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4110 [1/1] (0.00ns)   --->   "%tmp_242 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_43_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4110 'partselect' 'tmp_242' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4111 [1/1] (0.00ns)   --->   "%tmp_244 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_44_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4111 'partselect' 'tmp_244' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4112 [1/1] (0.00ns)   --->   "%tmp_246 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_45_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4112 'partselect' 'tmp_246' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4113 [1/1] (0.00ns)   --->   "%tmp_248 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_46_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4113 'partselect' 'tmp_248' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4114 [1/1] (0.00ns)   --->   "%tmp_250 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_47_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4114 'partselect' 'tmp_250' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4115 [1/1] (0.00ns)   --->   "%tmp_252 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_48_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4115 'partselect' 'tmp_252' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_108 : Operation 4116 [1/1] (0.00ns)   --->   "%tmp_254 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_49_load, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4116 'partselect' 'tmp_254' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 109 <SV = 7> <Delay = 8.51>
ST_109 : Operation 4117 [1/1] (1.82ns)   --->   "%add_ln41_101 = add i9 -212, %zext_ln41_5" [mm_mult.cc:41]   --->   Operation 4117 'add' 'add_ln41_101' <Predicate = (!icmp_ln34)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 4118 [1/1] (0.00ns)   --->   "%zext_ln41_11 = zext i9 %add_ln41_101 to i64" [mm_mult.cc:41]   --->   Operation 4118 'zext' 'zext_ln41_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_109 : Operation 4119 [1/1] (0.00ns)   --->   "%b_buff_addr_103 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_11" [mm_mult.cc:41]   --->   Operation 4119 'getelementptr' 'b_buff_addr_103' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_109 : Operation 4120 [1/1] (1.73ns)   --->   "%add_ln41_103 = add i10 500, %zext_ln41_6" [mm_mult.cc:41]   --->   Operation 4120 'add' 'add_ln41_103' <Predicate = (!icmp_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 4121 [1/1] (0.00ns)   --->   "%zext_ln41_13 = zext i10 %add_ln41_103 to i64" [mm_mult.cc:41]   --->   Operation 4121 'zext' 'zext_ln41_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_109 : Operation 4122 [1/1] (0.00ns)   --->   "%b_buff_addr_105 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_13" [mm_mult.cc:41]   --->   Operation 4122 'getelementptr' 'b_buff_addr_105' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_109 : Operation 4123 [1/1] (8.51ns)   --->   "%mul_ln41 = mul nsw i32 %trunc_ln41_1, %trunc_ln41" [mm_mult.cc:41]   --->   Operation 4123 'mul' 'mul_ln41' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 4124 [1/1] (8.51ns)   --->   "%mul_ln41_1 = mul nsw i32 %trunc_ln41_3, %trunc_ln41_2" [mm_mult.cc:41]   --->   Operation 4124 'mul' 'mul_ln41_1' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 4125 [1/2] (3.25ns)   --->   "%b_buff_load_2 = load i64* %b_buff_addr_102, align 8" [mm_mult.cc:41]   --->   Operation 4125 'load' 'b_buff_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_109 : Operation 4126 [1/1] (0.00ns)   --->   "%trunc_ln41_5 = trunc i64 %b_buff_load_2 to i32" [mm_mult.cc:41]   --->   Operation 4126 'trunc' 'trunc_ln41_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_109 : Operation 4127 [2/2] (3.25ns)   --->   "%b_buff_load_3 = load i64* %b_buff_addr_103, align 8" [mm_mult.cc:41]   --->   Operation 4127 'load' 'b_buff_load_3' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_109 : Operation 4128 [1/2] (3.25ns)   --->   "%b_buff_load_4 = load i64* %b_buff_addr_104, align 8" [mm_mult.cc:41]   --->   Operation 4128 'load' 'b_buff_load_4' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_109 : Operation 4129 [1/1] (0.00ns)   --->   "%trunc_ln41_9 = trunc i64 %b_buff_load_4 to i32" [mm_mult.cc:41]   --->   Operation 4129 'trunc' 'trunc_ln41_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_109 : Operation 4130 [2/2] (3.25ns)   --->   "%b_buff_load_5 = load i64* %b_buff_addr_105, align 8" [mm_mult.cc:41]   --->   Operation 4130 'load' 'b_buff_load_5' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_109 : Operation 4131 [1/1] (8.51ns)   --->   "%mul_ln41_50 = mul nsw i32 %tmp_157, %tmp_156" [mm_mult.cc:41]   --->   Operation 4131 'mul' 'mul_ln41_50' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 4132 [1/1] (8.51ns)   --->   "%mul_ln41_51 = mul nsw i32 %tmp_159, %tmp_158" [mm_mult.cc:41]   --->   Operation 4132 'mul' 'mul_ln41_51' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 4133 [1/1] (0.00ns)   --->   "%tmp_161 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_2, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4133 'partselect' 'tmp_161' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_109 : Operation 4134 [1/1] (0.00ns)   --->   "%tmp_165 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_4, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4134 'partselect' 'tmp_165' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 110 <SV = 8> <Delay = 8.51>
ST_110 : Operation 4135 [1/1] (1.73ns)   --->   "%add_ln41_104 = add i10 -424, %zext_ln41_6" [mm_mult.cc:41]   --->   Operation 4135 'add' 'add_ln41_104' <Predicate = (!icmp_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 4136 [1/1] (0.00ns)   --->   "%zext_ln41_14 = zext i10 %add_ln41_104 to i64" [mm_mult.cc:41]   --->   Operation 4136 'zext' 'zext_ln41_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_110 : Operation 4137 [1/1] (0.00ns)   --->   "%b_buff_addr_106 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_14" [mm_mult.cc:41]   --->   Operation 4137 'getelementptr' 'b_buff_addr_106' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_110 : Operation 4138 [1/1] (1.73ns)   --->   "%add_ln41_105 = add i10 -324, %zext_ln41_6" [mm_mult.cc:41]   --->   Operation 4138 'add' 'add_ln41_105' <Predicate = (!icmp_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 4139 [1/1] (0.00ns)   --->   "%zext_ln41_15 = zext i10 %add_ln41_105 to i64" [mm_mult.cc:41]   --->   Operation 4139 'zext' 'zext_ln41_15' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_110 : Operation 4140 [1/1] (0.00ns)   --->   "%b_buff_addr_107 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_15" [mm_mult.cc:41]   --->   Operation 4140 'getelementptr' 'b_buff_addr_107' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_110 : Operation 4141 [1/1] (8.51ns)   --->   "%mul_ln41_2 = mul nsw i32 %trunc_ln41_5, %trunc_ln41_4" [mm_mult.cc:41]   --->   Operation 4141 'mul' 'mul_ln41_2' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 4142 [1/2] (3.25ns)   --->   "%b_buff_load_3 = load i64* %b_buff_addr_103, align 8" [mm_mult.cc:41]   --->   Operation 4142 'load' 'b_buff_load_3' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_110 : Operation 4143 [1/1] (0.00ns)   --->   "%trunc_ln41_7 = trunc i64 %b_buff_load_3 to i32" [mm_mult.cc:41]   --->   Operation 4143 'trunc' 'trunc_ln41_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_110 : Operation 4144 [1/1] (8.51ns)   --->   "%mul_ln41_4 = mul nsw i32 %trunc_ln41_9, %trunc_ln41_8" [mm_mult.cc:41]   --->   Operation 4144 'mul' 'mul_ln41_4' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 4145 [1/2] (3.25ns)   --->   "%b_buff_load_5 = load i64* %b_buff_addr_105, align 8" [mm_mult.cc:41]   --->   Operation 4145 'load' 'b_buff_load_5' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_110 : Operation 4146 [1/1] (0.00ns)   --->   "%trunc_ln41_11 = trunc i64 %b_buff_load_5 to i32" [mm_mult.cc:41]   --->   Operation 4146 'trunc' 'trunc_ln41_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_110 : Operation 4147 [2/2] (3.25ns)   --->   "%b_buff_load_6 = load i64* %b_buff_addr_106, align 8" [mm_mult.cc:41]   --->   Operation 4147 'load' 'b_buff_load_6' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_110 : Operation 4148 [2/2] (3.25ns)   --->   "%b_buff_load_7 = load i64* %b_buff_addr_107, align 8" [mm_mult.cc:41]   --->   Operation 4148 'load' 'b_buff_load_7' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_110 : Operation 4149 [1/1] (8.51ns)   --->   "%mul_ln41_52 = mul nsw i32 %tmp_161, %tmp_160" [mm_mult.cc:41]   --->   Operation 4149 'mul' 'mul_ln41_52' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 4150 [1/1] (0.00ns)   --->   "%tmp_163 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_3, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4150 'partselect' 'tmp_163' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_110 : Operation 4151 [1/1] (8.51ns)   --->   "%mul_ln41_54 = mul nsw i32 %tmp_165, %tmp_164" [mm_mult.cc:41]   --->   Operation 4151 'mul' 'mul_ln41_54' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 4152 [1/1] (0.00ns)   --->   "%tmp_167 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_5, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4152 'partselect' 'tmp_167' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 111 <SV = 9> <Delay = 8.51>
ST_111 : Operation 4153 [1/1] (0.00ns)   --->   "%zext_ln41_7 = zext i7 %select_ln41 to i11" [mm_mult.cc:41]   --->   Operation 4153 'zext' 'zext_ln41_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_111 : Operation 4154 [1/1] (1.82ns)   --->   "%add_ln41_106 = add i9 -224, %zext_ln41_5" [mm_mult.cc:41]   --->   Operation 4154 'add' 'add_ln41_106' <Predicate = (!icmp_ln34)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 4155 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i9 %add_ln41_106 to i10" [mm_mult.cc:41]   --->   Operation 4155 'sext' 'sext_ln41' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_111 : Operation 4156 [1/1] (0.00ns)   --->   "%zext_ln41_16 = zext i10 %sext_ln41 to i64" [mm_mult.cc:41]   --->   Operation 4156 'zext' 'zext_ln41_16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_111 : Operation 4157 [1/1] (0.00ns)   --->   "%b_buff_addr_108 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_16" [mm_mult.cc:41]   --->   Operation 4157 'getelementptr' 'b_buff_addr_108' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_111 : Operation 4158 [1/1] (1.63ns)   --->   "%add_ln41_107 = add i11 900, %zext_ln41_7" [mm_mult.cc:41]   --->   Operation 4158 'add' 'add_ln41_107' <Predicate = (!icmp_ln34)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 4159 [1/1] (0.00ns)   --->   "%zext_ln41_17 = zext i11 %add_ln41_107 to i64" [mm_mult.cc:41]   --->   Operation 4159 'zext' 'zext_ln41_17' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_111 : Operation 4160 [1/1] (0.00ns)   --->   "%b_buff_addr_109 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_17" [mm_mult.cc:41]   --->   Operation 4160 'getelementptr' 'b_buff_addr_109' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_111 : Operation 4161 [1/1] (8.51ns)   --->   "%mul_ln41_3 = mul nsw i32 %trunc_ln41_7, %trunc_ln41_6" [mm_mult.cc:41]   --->   Operation 4161 'mul' 'mul_ln41_3' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 4162 [1/1] (8.51ns)   --->   "%mul_ln41_5 = mul nsw i32 %trunc_ln41_11, %trunc_ln41_10" [mm_mult.cc:41]   --->   Operation 4162 'mul' 'mul_ln41_5' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 4163 [1/2] (3.25ns)   --->   "%b_buff_load_6 = load i64* %b_buff_addr_106, align 8" [mm_mult.cc:41]   --->   Operation 4163 'load' 'b_buff_load_6' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_111 : Operation 4164 [1/1] (0.00ns)   --->   "%trunc_ln41_13 = trunc i64 %b_buff_load_6 to i32" [mm_mult.cc:41]   --->   Operation 4164 'trunc' 'trunc_ln41_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_111 : Operation 4165 [1/2] (3.25ns)   --->   "%b_buff_load_7 = load i64* %b_buff_addr_107, align 8" [mm_mult.cc:41]   --->   Operation 4165 'load' 'b_buff_load_7' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_111 : Operation 4166 [1/1] (0.00ns)   --->   "%trunc_ln41_15 = trunc i64 %b_buff_load_7 to i32" [mm_mult.cc:41]   --->   Operation 4166 'trunc' 'trunc_ln41_15' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_111 : Operation 4167 [2/2] (3.25ns)   --->   "%b_buff_load_8 = load i64* %b_buff_addr_108, align 8" [mm_mult.cc:41]   --->   Operation 4167 'load' 'b_buff_load_8' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_111 : Operation 4168 [2/2] (3.25ns)   --->   "%b_buff_load_9 = load i64* %b_buff_addr_109, align 8" [mm_mult.cc:41]   --->   Operation 4168 'load' 'b_buff_load_9' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_111 : Operation 4169 [1/1] (8.51ns)   --->   "%mul_ln41_53 = mul nsw i32 %tmp_163, %tmp_162" [mm_mult.cc:41]   --->   Operation 4169 'mul' 'mul_ln41_53' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 4170 [1/1] (8.51ns)   --->   "%mul_ln41_55 = mul nsw i32 %tmp_167, %tmp_166" [mm_mult.cc:41]   --->   Operation 4170 'mul' 'mul_ln41_55' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 4171 [1/1] (0.00ns)   --->   "%tmp_169 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_6, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4171 'partselect' 'tmp_169' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_111 : Operation 4172 [1/1] (0.00ns)   --->   "%tmp_171 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_7, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4172 'partselect' 'tmp_171' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_111 : Operation 4173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41 = add i32 %mul_ln41_2, %mul_ln41_1" [mm_mult.cc:41]   --->   Operation 4173 'add' 'add_ln41' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 4174 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_1 = add i32 %mul_ln41, %add_ln41" [mm_mult.cc:41]   --->   Operation 4174 'add' 'add_ln41_1' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 4175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_49 = add i32 %mul_ln41_52, %mul_ln41_51" [mm_mult.cc:41]   --->   Operation 4175 'add' 'add_ln41_49' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 4176 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_50 = add i32 %mul_ln41_50, %add_ln41_49" [mm_mult.cc:41]   --->   Operation 4176 'add' 'add_ln41_50' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 112 <SV = 10> <Delay = 8.51>
ST_112 : Operation 4177 [1/1] (1.63ns)   --->   "%add_ln41_108 = add i11 1000, %zext_ln41_7" [mm_mult.cc:41]   --->   Operation 4177 'add' 'add_ln41_108' <Predicate = (!icmp_ln34)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 4178 [1/1] (0.00ns)   --->   "%zext_ln41_18 = zext i11 %add_ln41_108 to i64" [mm_mult.cc:41]   --->   Operation 4178 'zext' 'zext_ln41_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_112 : Operation 4179 [1/1] (0.00ns)   --->   "%b_buff_addr_110 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_18" [mm_mult.cc:41]   --->   Operation 4179 'getelementptr' 'b_buff_addr_110' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_112 : Operation 4180 [1/1] (1.63ns)   --->   "%add_ln41_109 = add i11 -948, %zext_ln41_7" [mm_mult.cc:41]   --->   Operation 4180 'add' 'add_ln41_109' <Predicate = (!icmp_ln34)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 4181 [1/1] (0.00ns)   --->   "%zext_ln41_19 = zext i11 %add_ln41_109 to i64" [mm_mult.cc:41]   --->   Operation 4181 'zext' 'zext_ln41_19' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_112 : Operation 4182 [1/1] (0.00ns)   --->   "%b_buff_addr_111 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_19" [mm_mult.cc:41]   --->   Operation 4182 'getelementptr' 'b_buff_addr_111' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_112 : Operation 4183 [1/1] (8.51ns)   --->   "%mul_ln41_6 = mul nsw i32 %trunc_ln41_13, %trunc_ln41_12" [mm_mult.cc:41]   --->   Operation 4183 'mul' 'mul_ln41_6' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 4184 [1/1] (8.51ns)   --->   "%mul_ln41_7 = mul nsw i32 %trunc_ln41_15, %trunc_ln41_14" [mm_mult.cc:41]   --->   Operation 4184 'mul' 'mul_ln41_7' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 4185 [1/2] (3.25ns)   --->   "%b_buff_load_8 = load i64* %b_buff_addr_108, align 8" [mm_mult.cc:41]   --->   Operation 4185 'load' 'b_buff_load_8' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_112 : Operation 4186 [1/1] (0.00ns)   --->   "%trunc_ln41_17 = trunc i64 %b_buff_load_8 to i32" [mm_mult.cc:41]   --->   Operation 4186 'trunc' 'trunc_ln41_17' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_112 : Operation 4187 [1/2] (3.25ns)   --->   "%b_buff_load_9 = load i64* %b_buff_addr_109, align 8" [mm_mult.cc:41]   --->   Operation 4187 'load' 'b_buff_load_9' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_112 : Operation 4188 [1/1] (0.00ns)   --->   "%trunc_ln41_19 = trunc i64 %b_buff_load_9 to i32" [mm_mult.cc:41]   --->   Operation 4188 'trunc' 'trunc_ln41_19' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_112 : Operation 4189 [2/2] (3.25ns)   --->   "%b_buff_load_10 = load i64* %b_buff_addr_110, align 8" [mm_mult.cc:41]   --->   Operation 4189 'load' 'b_buff_load_10' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_112 : Operation 4190 [2/2] (3.25ns)   --->   "%b_buff_load_11 = load i64* %b_buff_addr_111, align 8" [mm_mult.cc:41]   --->   Operation 4190 'load' 'b_buff_load_11' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_112 : Operation 4191 [1/1] (8.51ns)   --->   "%mul_ln41_56 = mul nsw i32 %tmp_169, %tmp_168" [mm_mult.cc:41]   --->   Operation 4191 'mul' 'mul_ln41_56' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 4192 [1/1] (8.51ns)   --->   "%mul_ln41_57 = mul nsw i32 %tmp_171, %tmp_170" [mm_mult.cc:41]   --->   Operation 4192 'mul' 'mul_ln41_57' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 4193 [1/1] (0.00ns)   --->   "%tmp_173 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_8, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4193 'partselect' 'tmp_173' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_112 : Operation 4194 [1/1] (0.00ns)   --->   "%tmp_175 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_9, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4194 'partselect' 'tmp_175' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_112 : Operation 4195 [1/1] (2.55ns)   --->   "%add_ln41_2 = add i32 %mul_ln41_5, %mul_ln41_4" [mm_mult.cc:41]   --->   Operation 4195 'add' 'add_ln41_2' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 4196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_3 = add i32 %mul_ln41_3, %add_ln41_2" [mm_mult.cc:41]   --->   Operation 4196 'add' 'add_ln41_3' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 4197 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_4 = add i32 %add_ln41_1, %add_ln41_3" [mm_mult.cc:41]   --->   Operation 4197 'add' 'add_ln41_4' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 4198 [1/1] (2.55ns)   --->   "%add_ln41_51 = add i32 %mul_ln41_55, %mul_ln41_54" [mm_mult.cc:41]   --->   Operation 4198 'add' 'add_ln41_51' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 4199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_52 = add i32 %mul_ln41_53, %add_ln41_51" [mm_mult.cc:41]   --->   Operation 4199 'add' 'add_ln41_52' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 4200 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_53 = add i32 %add_ln41_50, %add_ln41_52" [mm_mult.cc:41]   --->   Operation 4200 'add' 'add_ln41_53' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 113 <SV = 11> <Delay = 8.51>
ST_113 : Operation 4201 [1/1] (1.63ns)   --->   "%add_ln41_110 = add i11 -848, %zext_ln41_7" [mm_mult.cc:41]   --->   Operation 4201 'add' 'add_ln41_110' <Predicate = (!icmp_ln34)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 4202 [1/1] (0.00ns)   --->   "%zext_ln41_20 = zext i11 %add_ln41_110 to i64" [mm_mult.cc:41]   --->   Operation 4202 'zext' 'zext_ln41_20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_113 : Operation 4203 [1/1] (0.00ns)   --->   "%b_buff_addr_112 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_20" [mm_mult.cc:41]   --->   Operation 4203 'getelementptr' 'b_buff_addr_112' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_113 : Operation 4204 [1/1] (1.63ns)   --->   "%add_ln41_111 = add i11 -748, %zext_ln41_7" [mm_mult.cc:41]   --->   Operation 4204 'add' 'add_ln41_111' <Predicate = (!icmp_ln34)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 4205 [1/1] (0.00ns)   --->   "%zext_ln41_21 = zext i11 %add_ln41_111 to i64" [mm_mult.cc:41]   --->   Operation 4205 'zext' 'zext_ln41_21' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_113 : Operation 4206 [1/1] (0.00ns)   --->   "%b_buff_addr_113 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_21" [mm_mult.cc:41]   --->   Operation 4206 'getelementptr' 'b_buff_addr_113' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_113 : Operation 4207 [1/1] (8.51ns)   --->   "%mul_ln41_8 = mul nsw i32 %trunc_ln41_17, %trunc_ln41_16" [mm_mult.cc:41]   --->   Operation 4207 'mul' 'mul_ln41_8' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 4208 [1/1] (8.51ns)   --->   "%mul_ln41_9 = mul nsw i32 %trunc_ln41_19, %trunc_ln41_18" [mm_mult.cc:41]   --->   Operation 4208 'mul' 'mul_ln41_9' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 4209 [1/2] (3.25ns)   --->   "%b_buff_load_10 = load i64* %b_buff_addr_110, align 8" [mm_mult.cc:41]   --->   Operation 4209 'load' 'b_buff_load_10' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_113 : Operation 4210 [1/1] (0.00ns)   --->   "%trunc_ln41_21 = trunc i64 %b_buff_load_10 to i32" [mm_mult.cc:41]   --->   Operation 4210 'trunc' 'trunc_ln41_21' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_113 : Operation 4211 [1/2] (3.25ns)   --->   "%b_buff_load_11 = load i64* %b_buff_addr_111, align 8" [mm_mult.cc:41]   --->   Operation 4211 'load' 'b_buff_load_11' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_113 : Operation 4212 [1/1] (0.00ns)   --->   "%trunc_ln41_23 = trunc i64 %b_buff_load_11 to i32" [mm_mult.cc:41]   --->   Operation 4212 'trunc' 'trunc_ln41_23' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_113 : Operation 4213 [2/2] (3.25ns)   --->   "%b_buff_load_12 = load i64* %b_buff_addr_112, align 8" [mm_mult.cc:41]   --->   Operation 4213 'load' 'b_buff_load_12' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_113 : Operation 4214 [2/2] (3.25ns)   --->   "%b_buff_load_13 = load i64* %b_buff_addr_113, align 8" [mm_mult.cc:41]   --->   Operation 4214 'load' 'b_buff_load_13' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_113 : Operation 4215 [1/1] (8.51ns)   --->   "%mul_ln41_58 = mul nsw i32 %tmp_173, %tmp_172" [mm_mult.cc:41]   --->   Operation 4215 'mul' 'mul_ln41_58' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 4216 [1/1] (8.51ns)   --->   "%mul_ln41_59 = mul nsw i32 %tmp_175, %tmp_174" [mm_mult.cc:41]   --->   Operation 4216 'mul' 'mul_ln41_59' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 4217 [1/1] (0.00ns)   --->   "%tmp_177 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_10, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4217 'partselect' 'tmp_177' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_113 : Operation 4218 [1/1] (0.00ns)   --->   "%tmp_179 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_11, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4218 'partselect' 'tmp_179' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 114 <SV = 12> <Delay = 8.51>
ST_114 : Operation 4219 [1/1] (1.63ns)   --->   "%add_ln41_112 = add i11 -648, %zext_ln41_7" [mm_mult.cc:41]   --->   Operation 4219 'add' 'add_ln41_112' <Predicate = (!icmp_ln34)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 4220 [1/1] (0.00ns)   --->   "%zext_ln41_22 = zext i11 %add_ln41_112 to i64" [mm_mult.cc:41]   --->   Operation 4220 'zext' 'zext_ln41_22' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_114 : Operation 4221 [1/1] (0.00ns)   --->   "%b_buff_addr_114 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_22" [mm_mult.cc:41]   --->   Operation 4221 'getelementptr' 'b_buff_addr_114' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_114 : Operation 4222 [1/1] (1.63ns)   --->   "%add_ln41_113 = add i11 -548, %zext_ln41_7" [mm_mult.cc:41]   --->   Operation 4222 'add' 'add_ln41_113' <Predicate = (!icmp_ln34)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 4223 [1/1] (0.00ns)   --->   "%zext_ln41_23 = zext i11 %add_ln41_113 to i64" [mm_mult.cc:41]   --->   Operation 4223 'zext' 'zext_ln41_23' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_114 : Operation 4224 [1/1] (0.00ns)   --->   "%b_buff_addr_115 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_23" [mm_mult.cc:41]   --->   Operation 4224 'getelementptr' 'b_buff_addr_115' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_114 : Operation 4225 [1/1] (8.51ns)   --->   "%mul_ln41_10 = mul nsw i32 %trunc_ln41_21, %trunc_ln41_20" [mm_mult.cc:41]   --->   Operation 4225 'mul' 'mul_ln41_10' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 4226 [1/1] (8.51ns)   --->   "%mul_ln41_11 = mul nsw i32 %trunc_ln41_23, %trunc_ln41_22" [mm_mult.cc:41]   --->   Operation 4226 'mul' 'mul_ln41_11' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 4227 [1/2] (3.25ns)   --->   "%b_buff_load_12 = load i64* %b_buff_addr_112, align 8" [mm_mult.cc:41]   --->   Operation 4227 'load' 'b_buff_load_12' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_114 : Operation 4228 [1/1] (0.00ns)   --->   "%trunc_ln41_25 = trunc i64 %b_buff_load_12 to i32" [mm_mult.cc:41]   --->   Operation 4228 'trunc' 'trunc_ln41_25' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_114 : Operation 4229 [1/2] (3.25ns)   --->   "%b_buff_load_13 = load i64* %b_buff_addr_113, align 8" [mm_mult.cc:41]   --->   Operation 4229 'load' 'b_buff_load_13' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_114 : Operation 4230 [1/1] (0.00ns)   --->   "%trunc_ln41_27 = trunc i64 %b_buff_load_13 to i32" [mm_mult.cc:41]   --->   Operation 4230 'trunc' 'trunc_ln41_27' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_114 : Operation 4231 [2/2] (3.25ns)   --->   "%b_buff_load_14 = load i64* %b_buff_addr_114, align 8" [mm_mult.cc:41]   --->   Operation 4231 'load' 'b_buff_load_14' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_114 : Operation 4232 [2/2] (3.25ns)   --->   "%b_buff_load_15 = load i64* %b_buff_addr_115, align 8" [mm_mult.cc:41]   --->   Operation 4232 'load' 'b_buff_load_15' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_114 : Operation 4233 [1/1] (8.51ns)   --->   "%mul_ln41_60 = mul nsw i32 %tmp_177, %tmp_176" [mm_mult.cc:41]   --->   Operation 4233 'mul' 'mul_ln41_60' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 4234 [1/1] (8.51ns)   --->   "%mul_ln41_61 = mul nsw i32 %tmp_179, %tmp_178" [mm_mult.cc:41]   --->   Operation 4234 'mul' 'mul_ln41_61' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 4235 [1/1] (0.00ns)   --->   "%tmp_181 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_12, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4235 'partselect' 'tmp_181' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_114 : Operation 4236 [1/1] (0.00ns)   --->   "%tmp_183 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_13, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4236 'partselect' 'tmp_183' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_114 : Operation 4237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_5 = add i32 %mul_ln41_8, %mul_ln41_7" [mm_mult.cc:41]   --->   Operation 4237 'add' 'add_ln41_5' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 4238 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_6 = add i32 %mul_ln41_6, %add_ln41_5" [mm_mult.cc:41]   --->   Operation 4238 'add' 'add_ln41_6' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 4239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_54 = add i32 %mul_ln41_58, %mul_ln41_57" [mm_mult.cc:41]   --->   Operation 4239 'add' 'add_ln41_54' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 4240 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_55 = add i32 %mul_ln41_56, %add_ln41_54" [mm_mult.cc:41]   --->   Operation 4240 'add' 'add_ln41_55' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 115 <SV = 13> <Delay = 8.74>
ST_115 : Operation 4241 [1/1] (1.73ns)   --->   "%add_ln41_114 = add i10 -448, %zext_ln41_6" [mm_mult.cc:41]   --->   Operation 4241 'add' 'add_ln41_114' <Predicate = (!icmp_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 4242 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i10 %add_ln41_114 to i11" [mm_mult.cc:41]   --->   Operation 4242 'sext' 'sext_ln41_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_115 : Operation 4243 [1/1] (0.00ns)   --->   "%zext_ln41_24 = zext i11 %sext_ln41_1 to i64" [mm_mult.cc:41]   --->   Operation 4243 'zext' 'zext_ln41_24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_115 : Operation 4244 [1/1] (0.00ns)   --->   "%b_buff_addr_116 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_24" [mm_mult.cc:41]   --->   Operation 4244 'getelementptr' 'b_buff_addr_116' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_115 : Operation 4245 [1/1] (1.73ns)   --->   "%add_ln41_115 = add i10 -348, %zext_ln41_6" [mm_mult.cc:41]   --->   Operation 4245 'add' 'add_ln41_115' <Predicate = (!icmp_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 4246 [1/1] (0.00ns)   --->   "%sext_ln41_2 = sext i10 %add_ln41_115 to i11" [mm_mult.cc:41]   --->   Operation 4246 'sext' 'sext_ln41_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_115 : Operation 4247 [1/1] (0.00ns)   --->   "%zext_ln41_25 = zext i11 %sext_ln41_2 to i64" [mm_mult.cc:41]   --->   Operation 4247 'zext' 'zext_ln41_25' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_115 : Operation 4248 [1/1] (0.00ns)   --->   "%b_buff_addr_117 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_25" [mm_mult.cc:41]   --->   Operation 4248 'getelementptr' 'b_buff_addr_117' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_115 : Operation 4249 [1/1] (8.51ns)   --->   "%mul_ln41_12 = mul nsw i32 %trunc_ln41_25, %trunc_ln41_24" [mm_mult.cc:41]   --->   Operation 4249 'mul' 'mul_ln41_12' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 4250 [1/1] (8.51ns)   --->   "%mul_ln41_13 = mul nsw i32 %trunc_ln41_27, %trunc_ln41_26" [mm_mult.cc:41]   --->   Operation 4250 'mul' 'mul_ln41_13' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 4251 [1/2] (3.25ns)   --->   "%b_buff_load_14 = load i64* %b_buff_addr_114, align 8" [mm_mult.cc:41]   --->   Operation 4251 'load' 'b_buff_load_14' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_115 : Operation 4252 [1/1] (0.00ns)   --->   "%trunc_ln41_29 = trunc i64 %b_buff_load_14 to i32" [mm_mult.cc:41]   --->   Operation 4252 'trunc' 'trunc_ln41_29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_115 : Operation 4253 [1/2] (3.25ns)   --->   "%b_buff_load_15 = load i64* %b_buff_addr_115, align 8" [mm_mult.cc:41]   --->   Operation 4253 'load' 'b_buff_load_15' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_115 : Operation 4254 [1/1] (0.00ns)   --->   "%trunc_ln41_31 = trunc i64 %b_buff_load_15 to i32" [mm_mult.cc:41]   --->   Operation 4254 'trunc' 'trunc_ln41_31' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_115 : Operation 4255 [2/2] (3.25ns)   --->   "%b_buff_load_16 = load i64* %b_buff_addr_116, align 8" [mm_mult.cc:41]   --->   Operation 4255 'load' 'b_buff_load_16' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_115 : Operation 4256 [2/2] (3.25ns)   --->   "%b_buff_load_17 = load i64* %b_buff_addr_117, align 8" [mm_mult.cc:41]   --->   Operation 4256 'load' 'b_buff_load_17' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_115 : Operation 4257 [1/1] (8.51ns)   --->   "%mul_ln41_62 = mul nsw i32 %tmp_181, %tmp_180" [mm_mult.cc:41]   --->   Operation 4257 'mul' 'mul_ln41_62' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 4258 [1/1] (8.51ns)   --->   "%mul_ln41_63 = mul nsw i32 %tmp_183, %tmp_182" [mm_mult.cc:41]   --->   Operation 4258 'mul' 'mul_ln41_63' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 4259 [1/1] (0.00ns)   --->   "%tmp_185 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_14, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4259 'partselect' 'tmp_185' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_115 : Operation 4260 [1/1] (0.00ns)   --->   "%tmp_187 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_15, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4260 'partselect' 'tmp_187' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_115 : Operation 4261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_7 = add i32 %mul_ln41_11, %mul_ln41_10" [mm_mult.cc:41]   --->   Operation 4261 'add' 'add_ln41_7' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 4262 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_8 = add i32 %mul_ln41_9, %add_ln41_7" [mm_mult.cc:41]   --->   Operation 4262 'add' 'add_ln41_8' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 4263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_9 = add i32 %add_ln41_6, %add_ln41_8" [mm_mult.cc:41]   --->   Operation 4263 'add' 'add_ln41_9' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 4264 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_10 = add i32 %add_ln41_4, %add_ln41_9" [mm_mult.cc:41]   --->   Operation 4264 'add' 'add_ln41_10' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 4265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_56 = add i32 %mul_ln41_61, %mul_ln41_60" [mm_mult.cc:41]   --->   Operation 4265 'add' 'add_ln41_56' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 4266 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_57 = add i32 %mul_ln41_59, %add_ln41_56" [mm_mult.cc:41]   --->   Operation 4266 'add' 'add_ln41_57' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 4267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_58 = add i32 %add_ln41_55, %add_ln41_57" [mm_mult.cc:41]   --->   Operation 4267 'add' 'add_ln41_58' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 4268 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_59 = add i32 %add_ln41_53, %add_ln41_58" [mm_mult.cc:41]   --->   Operation 4268 'add' 'add_ln41_59' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 116 <SV = 14> <Delay = 8.51>
ST_116 : Operation 4269 [1/1] (1.82ns)   --->   "%add_ln41_116 = add i9 -248, %zext_ln41_5" [mm_mult.cc:41]   --->   Operation 4269 'add' 'add_ln41_116' <Predicate = (!icmp_ln34)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 4270 [1/1] (0.00ns)   --->   "%sext_ln41_3 = sext i9 %add_ln41_116 to i11" [mm_mult.cc:41]   --->   Operation 4270 'sext' 'sext_ln41_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_116 : Operation 4271 [1/1] (0.00ns)   --->   "%zext_ln41_26 = zext i11 %sext_ln41_3 to i64" [mm_mult.cc:41]   --->   Operation 4271 'zext' 'zext_ln41_26' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_116 : Operation 4272 [1/1] (0.00ns)   --->   "%b_buff_addr_118 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_26" [mm_mult.cc:41]   --->   Operation 4272 'getelementptr' 'b_buff_addr_118' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_116 : Operation 4273 [1/1] (1.82ns)   --->   "%add_ln41_117 = add i9 -148, %zext_ln41_5" [mm_mult.cc:41]   --->   Operation 4273 'add' 'add_ln41_117' <Predicate = (!icmp_ln34)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 4274 [1/1] (0.00ns)   --->   "%sext_ln41_4 = sext i9 %add_ln41_117 to i11" [mm_mult.cc:41]   --->   Operation 4274 'sext' 'sext_ln41_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_116 : Operation 4275 [1/1] (0.00ns)   --->   "%zext_ln41_27 = zext i11 %sext_ln41_4 to i64" [mm_mult.cc:41]   --->   Operation 4275 'zext' 'zext_ln41_27' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_116 : Operation 4276 [1/1] (0.00ns)   --->   "%b_buff_addr_119 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_27" [mm_mult.cc:41]   --->   Operation 4276 'getelementptr' 'b_buff_addr_119' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_116 : Operation 4277 [1/1] (8.51ns)   --->   "%mul_ln41_14 = mul nsw i32 %trunc_ln41_29, %trunc_ln41_28" [mm_mult.cc:41]   --->   Operation 4277 'mul' 'mul_ln41_14' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 4278 [1/1] (8.51ns)   --->   "%mul_ln41_15 = mul nsw i32 %trunc_ln41_31, %trunc_ln41_30" [mm_mult.cc:41]   --->   Operation 4278 'mul' 'mul_ln41_15' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 4279 [1/2] (3.25ns)   --->   "%b_buff_load_16 = load i64* %b_buff_addr_116, align 8" [mm_mult.cc:41]   --->   Operation 4279 'load' 'b_buff_load_16' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_116 : Operation 4280 [1/1] (0.00ns)   --->   "%trunc_ln41_33 = trunc i64 %b_buff_load_16 to i32" [mm_mult.cc:41]   --->   Operation 4280 'trunc' 'trunc_ln41_33' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_116 : Operation 4281 [1/2] (3.25ns)   --->   "%b_buff_load_17 = load i64* %b_buff_addr_117, align 8" [mm_mult.cc:41]   --->   Operation 4281 'load' 'b_buff_load_17' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_116 : Operation 4282 [1/1] (0.00ns)   --->   "%trunc_ln41_35 = trunc i64 %b_buff_load_17 to i32" [mm_mult.cc:41]   --->   Operation 4282 'trunc' 'trunc_ln41_35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_116 : Operation 4283 [2/2] (3.25ns)   --->   "%b_buff_load_18 = load i64* %b_buff_addr_118, align 8" [mm_mult.cc:41]   --->   Operation 4283 'load' 'b_buff_load_18' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_116 : Operation 4284 [2/2] (3.25ns)   --->   "%b_buff_load_19 = load i64* %b_buff_addr_119, align 8" [mm_mult.cc:41]   --->   Operation 4284 'load' 'b_buff_load_19' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_116 : Operation 4285 [1/1] (8.51ns)   --->   "%mul_ln41_64 = mul nsw i32 %tmp_185, %tmp_184" [mm_mult.cc:41]   --->   Operation 4285 'mul' 'mul_ln41_64' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 4286 [1/1] (8.51ns)   --->   "%mul_ln41_65 = mul nsw i32 %tmp_187, %tmp_186" [mm_mult.cc:41]   --->   Operation 4286 'mul' 'mul_ln41_65' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 4287 [1/1] (0.00ns)   --->   "%tmp_189 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_16, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4287 'partselect' 'tmp_189' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_116 : Operation 4288 [1/1] (0.00ns)   --->   "%tmp_191 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_17, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4288 'partselect' 'tmp_191' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 117 <SV = 15> <Delay = 8.51>
ST_117 : Operation 4289 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i7 %select_ln41 to i12" [mm_mult.cc:41]   --->   Operation 4289 'zext' 'zext_ln41_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_117 : Operation 4290 [1/1] (1.54ns)   --->   "%add_ln41_118 = add i12 2000, %zext_ln41_4" [mm_mult.cc:41]   --->   Operation 4290 'add' 'add_ln41_118' <Predicate = (!icmp_ln34)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 4291 [1/1] (0.00ns)   --->   "%zext_ln41_28 = zext i12 %add_ln41_118 to i64" [mm_mult.cc:41]   --->   Operation 4291 'zext' 'zext_ln41_28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_117 : Operation 4292 [1/1] (0.00ns)   --->   "%b_buff_addr_120 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_28" [mm_mult.cc:41]   --->   Operation 4292 'getelementptr' 'b_buff_addr_120' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_117 : Operation 4293 [1/1] (1.54ns)   --->   "%add_ln41_119 = add i12 -1996, %zext_ln41_4" [mm_mult.cc:41]   --->   Operation 4293 'add' 'add_ln41_119' <Predicate = (!icmp_ln34)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 4294 [1/1] (0.00ns)   --->   "%zext_ln41_29 = zext i12 %add_ln41_119 to i64" [mm_mult.cc:41]   --->   Operation 4294 'zext' 'zext_ln41_29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_117 : Operation 4295 [1/1] (0.00ns)   --->   "%b_buff_addr_121 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_29" [mm_mult.cc:41]   --->   Operation 4295 'getelementptr' 'b_buff_addr_121' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_117 : Operation 4296 [1/1] (8.51ns)   --->   "%mul_ln41_16 = mul nsw i32 %trunc_ln41_33, %trunc_ln41_32" [mm_mult.cc:41]   --->   Operation 4296 'mul' 'mul_ln41_16' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 4297 [1/1] (8.51ns)   --->   "%mul_ln41_17 = mul nsw i32 %trunc_ln41_35, %trunc_ln41_34" [mm_mult.cc:41]   --->   Operation 4297 'mul' 'mul_ln41_17' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 4298 [1/2] (3.25ns)   --->   "%b_buff_load_18 = load i64* %b_buff_addr_118, align 8" [mm_mult.cc:41]   --->   Operation 4298 'load' 'b_buff_load_18' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_117 : Operation 4299 [1/1] (0.00ns)   --->   "%trunc_ln41_37 = trunc i64 %b_buff_load_18 to i32" [mm_mult.cc:41]   --->   Operation 4299 'trunc' 'trunc_ln41_37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_117 : Operation 4300 [1/2] (3.25ns)   --->   "%b_buff_load_19 = load i64* %b_buff_addr_119, align 8" [mm_mult.cc:41]   --->   Operation 4300 'load' 'b_buff_load_19' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_117 : Operation 4301 [1/1] (0.00ns)   --->   "%trunc_ln41_39 = trunc i64 %b_buff_load_19 to i32" [mm_mult.cc:41]   --->   Operation 4301 'trunc' 'trunc_ln41_39' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_117 : Operation 4302 [2/2] (3.25ns)   --->   "%b_buff_load_20 = load i64* %b_buff_addr_120, align 8" [mm_mult.cc:41]   --->   Operation 4302 'load' 'b_buff_load_20' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_117 : Operation 4303 [2/2] (3.25ns)   --->   "%b_buff_load_21 = load i64* %b_buff_addr_121, align 8" [mm_mult.cc:41]   --->   Operation 4303 'load' 'b_buff_load_21' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_117 : Operation 4304 [1/1] (8.51ns)   --->   "%mul_ln41_66 = mul nsw i32 %tmp_189, %tmp_188" [mm_mult.cc:41]   --->   Operation 4304 'mul' 'mul_ln41_66' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 4305 [1/1] (8.51ns)   --->   "%mul_ln41_67 = mul nsw i32 %tmp_191, %tmp_190" [mm_mult.cc:41]   --->   Operation 4305 'mul' 'mul_ln41_67' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 4306 [1/1] (0.00ns)   --->   "%tmp_193 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_18, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4306 'partselect' 'tmp_193' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_117 : Operation 4307 [1/1] (0.00ns)   --->   "%tmp_195 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_19, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4307 'partselect' 'tmp_195' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_117 : Operation 4308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_11 = add i32 %mul_ln41_14, %mul_ln41_13" [mm_mult.cc:41]   --->   Operation 4308 'add' 'add_ln41_11' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 4309 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_12 = add i32 %mul_ln41_12, %add_ln41_11" [mm_mult.cc:41]   --->   Operation 4309 'add' 'add_ln41_12' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 4310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_60 = add i32 %mul_ln41_64, %mul_ln41_63" [mm_mult.cc:41]   --->   Operation 4310 'add' 'add_ln41_60' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 4311 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_61 = add i32 %mul_ln41_62, %add_ln41_60" [mm_mult.cc:41]   --->   Operation 4311 'add' 'add_ln41_61' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 118 <SV = 16> <Delay = 8.51>
ST_118 : Operation 4312 [1/1] (1.54ns)   --->   "%add_ln41_120 = add i12 -1896, %zext_ln41_4" [mm_mult.cc:41]   --->   Operation 4312 'add' 'add_ln41_120' <Predicate = (!icmp_ln34)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 4313 [1/1] (0.00ns)   --->   "%zext_ln41_30 = zext i12 %add_ln41_120 to i64" [mm_mult.cc:41]   --->   Operation 4313 'zext' 'zext_ln41_30' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_118 : Operation 4314 [1/1] (0.00ns)   --->   "%b_buff_addr_122 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_30" [mm_mult.cc:41]   --->   Operation 4314 'getelementptr' 'b_buff_addr_122' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_118 : Operation 4315 [1/1] (1.54ns)   --->   "%add_ln41_121 = add i12 -1796, %zext_ln41_4" [mm_mult.cc:41]   --->   Operation 4315 'add' 'add_ln41_121' <Predicate = (!icmp_ln34)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 4316 [1/1] (0.00ns)   --->   "%zext_ln41_31 = zext i12 %add_ln41_121 to i64" [mm_mult.cc:41]   --->   Operation 4316 'zext' 'zext_ln41_31' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_118 : Operation 4317 [1/1] (0.00ns)   --->   "%b_buff_addr_123 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_31" [mm_mult.cc:41]   --->   Operation 4317 'getelementptr' 'b_buff_addr_123' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_118 : Operation 4318 [1/1] (8.51ns)   --->   "%mul_ln41_18 = mul nsw i32 %trunc_ln41_37, %trunc_ln41_36" [mm_mult.cc:41]   --->   Operation 4318 'mul' 'mul_ln41_18' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 4319 [1/1] (8.51ns)   --->   "%mul_ln41_19 = mul nsw i32 %trunc_ln41_39, %trunc_ln41_38" [mm_mult.cc:41]   --->   Operation 4319 'mul' 'mul_ln41_19' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 4320 [1/2] (3.25ns)   --->   "%b_buff_load_20 = load i64* %b_buff_addr_120, align 8" [mm_mult.cc:41]   --->   Operation 4320 'load' 'b_buff_load_20' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_118 : Operation 4321 [1/1] (0.00ns)   --->   "%trunc_ln41_41 = trunc i64 %b_buff_load_20 to i32" [mm_mult.cc:41]   --->   Operation 4321 'trunc' 'trunc_ln41_41' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_118 : Operation 4322 [1/2] (3.25ns)   --->   "%b_buff_load_21 = load i64* %b_buff_addr_121, align 8" [mm_mult.cc:41]   --->   Operation 4322 'load' 'b_buff_load_21' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_118 : Operation 4323 [1/1] (0.00ns)   --->   "%trunc_ln41_43 = trunc i64 %b_buff_load_21 to i32" [mm_mult.cc:41]   --->   Operation 4323 'trunc' 'trunc_ln41_43' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_118 : Operation 4324 [2/2] (3.25ns)   --->   "%b_buff_load_22 = load i64* %b_buff_addr_122, align 8" [mm_mult.cc:41]   --->   Operation 4324 'load' 'b_buff_load_22' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_118 : Operation 4325 [2/2] (3.25ns)   --->   "%b_buff_load_23 = load i64* %b_buff_addr_123, align 8" [mm_mult.cc:41]   --->   Operation 4325 'load' 'b_buff_load_23' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_118 : Operation 4326 [1/1] (8.51ns)   --->   "%mul_ln41_68 = mul nsw i32 %tmp_193, %tmp_192" [mm_mult.cc:41]   --->   Operation 4326 'mul' 'mul_ln41_68' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 4327 [1/1] (8.51ns)   --->   "%mul_ln41_69 = mul nsw i32 %tmp_195, %tmp_194" [mm_mult.cc:41]   --->   Operation 4327 'mul' 'mul_ln41_69' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 4328 [1/1] (0.00ns)   --->   "%tmp_197 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_20, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4328 'partselect' 'tmp_197' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_118 : Operation 4329 [1/1] (0.00ns)   --->   "%tmp_199 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_21, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4329 'partselect' 'tmp_199' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_118 : Operation 4330 [1/1] (2.55ns)   --->   "%add_ln41_13 = add i32 %mul_ln41_17, %mul_ln41_16" [mm_mult.cc:41]   --->   Operation 4330 'add' 'add_ln41_13' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 4331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_14 = add i32 %mul_ln41_15, %add_ln41_13" [mm_mult.cc:41]   --->   Operation 4331 'add' 'add_ln41_14' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 4332 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_15 = add i32 %add_ln41_12, %add_ln41_14" [mm_mult.cc:41]   --->   Operation 4332 'add' 'add_ln41_15' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 4333 [1/1] (2.55ns)   --->   "%add_ln41_62 = add i32 %mul_ln41_67, %mul_ln41_66" [mm_mult.cc:41]   --->   Operation 4333 'add' 'add_ln41_62' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 4334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_63 = add i32 %mul_ln41_65, %add_ln41_62" [mm_mult.cc:41]   --->   Operation 4334 'add' 'add_ln41_63' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 4335 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_64 = add i32 %add_ln41_61, %add_ln41_63" [mm_mult.cc:41]   --->   Operation 4335 'add' 'add_ln41_64' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 119 <SV = 17> <Delay = 8.51>
ST_119 : Operation 4336 [1/1] (1.54ns)   --->   "%add_ln41_122 = add i12 -1696, %zext_ln41_4" [mm_mult.cc:41]   --->   Operation 4336 'add' 'add_ln41_122' <Predicate = (!icmp_ln34)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 4337 [1/1] (0.00ns)   --->   "%zext_ln41_32 = zext i12 %add_ln41_122 to i64" [mm_mult.cc:41]   --->   Operation 4337 'zext' 'zext_ln41_32' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_119 : Operation 4338 [1/1] (0.00ns)   --->   "%b_buff_addr_124 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_32" [mm_mult.cc:41]   --->   Operation 4338 'getelementptr' 'b_buff_addr_124' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_119 : Operation 4339 [1/1] (1.54ns)   --->   "%add_ln41_123 = add i12 -1596, %zext_ln41_4" [mm_mult.cc:41]   --->   Operation 4339 'add' 'add_ln41_123' <Predicate = (!icmp_ln34)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 4340 [1/1] (0.00ns)   --->   "%zext_ln41_33 = zext i12 %add_ln41_123 to i64" [mm_mult.cc:41]   --->   Operation 4340 'zext' 'zext_ln41_33' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_119 : Operation 4341 [1/1] (0.00ns)   --->   "%b_buff_addr_125 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_33" [mm_mult.cc:41]   --->   Operation 4341 'getelementptr' 'b_buff_addr_125' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_119 : Operation 4342 [1/1] (8.51ns)   --->   "%mul_ln41_20 = mul nsw i32 %trunc_ln41_41, %trunc_ln41_40" [mm_mult.cc:41]   --->   Operation 4342 'mul' 'mul_ln41_20' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 4343 [1/1] (8.51ns)   --->   "%mul_ln41_21 = mul nsw i32 %trunc_ln41_43, %trunc_ln41_42" [mm_mult.cc:41]   --->   Operation 4343 'mul' 'mul_ln41_21' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 4344 [1/2] (3.25ns)   --->   "%b_buff_load_22 = load i64* %b_buff_addr_122, align 8" [mm_mult.cc:41]   --->   Operation 4344 'load' 'b_buff_load_22' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_119 : Operation 4345 [1/1] (0.00ns)   --->   "%trunc_ln41_45 = trunc i64 %b_buff_load_22 to i32" [mm_mult.cc:41]   --->   Operation 4345 'trunc' 'trunc_ln41_45' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_119 : Operation 4346 [1/2] (3.25ns)   --->   "%b_buff_load_23 = load i64* %b_buff_addr_123, align 8" [mm_mult.cc:41]   --->   Operation 4346 'load' 'b_buff_load_23' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_119 : Operation 4347 [1/1] (0.00ns)   --->   "%trunc_ln41_47 = trunc i64 %b_buff_load_23 to i32" [mm_mult.cc:41]   --->   Operation 4347 'trunc' 'trunc_ln41_47' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_119 : Operation 4348 [2/2] (3.25ns)   --->   "%b_buff_load_24 = load i64* %b_buff_addr_124, align 8" [mm_mult.cc:41]   --->   Operation 4348 'load' 'b_buff_load_24' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_119 : Operation 4349 [2/2] (3.25ns)   --->   "%b_buff_load_25 = load i64* %b_buff_addr_125, align 8" [mm_mult.cc:41]   --->   Operation 4349 'load' 'b_buff_load_25' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_119 : Operation 4350 [1/1] (8.51ns)   --->   "%mul_ln41_70 = mul nsw i32 %tmp_197, %tmp_196" [mm_mult.cc:41]   --->   Operation 4350 'mul' 'mul_ln41_70' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 4351 [1/1] (8.51ns)   --->   "%mul_ln41_71 = mul nsw i32 %tmp_199, %tmp_198" [mm_mult.cc:41]   --->   Operation 4351 'mul' 'mul_ln41_71' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 4352 [1/1] (0.00ns)   --->   "%tmp_201 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_22, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4352 'partselect' 'tmp_201' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_119 : Operation 4353 [1/1] (0.00ns)   --->   "%tmp_203 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_23, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4353 'partselect' 'tmp_203' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 120 <SV = 18> <Delay = 8.51>
ST_120 : Operation 4354 [1/1] (1.54ns)   --->   "%add_ln41_124 = add i12 -1496, %zext_ln41_4" [mm_mult.cc:41]   --->   Operation 4354 'add' 'add_ln41_124' <Predicate = (!icmp_ln34)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 4355 [1/1] (0.00ns)   --->   "%zext_ln41_34 = zext i12 %add_ln41_124 to i64" [mm_mult.cc:41]   --->   Operation 4355 'zext' 'zext_ln41_34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_120 : Operation 4356 [1/1] (0.00ns)   --->   "%b_buff_addr_126 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_34" [mm_mult.cc:41]   --->   Operation 4356 'getelementptr' 'b_buff_addr_126' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_120 : Operation 4357 [1/1] (1.54ns)   --->   "%add_ln41_125 = add i12 -1396, %zext_ln41_4" [mm_mult.cc:41]   --->   Operation 4357 'add' 'add_ln41_125' <Predicate = (!icmp_ln34)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 4358 [1/1] (0.00ns)   --->   "%zext_ln41_35 = zext i12 %add_ln41_125 to i64" [mm_mult.cc:41]   --->   Operation 4358 'zext' 'zext_ln41_35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_120 : Operation 4359 [1/1] (0.00ns)   --->   "%b_buff_addr_127 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_35" [mm_mult.cc:41]   --->   Operation 4359 'getelementptr' 'b_buff_addr_127' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_120 : Operation 4360 [1/1] (8.51ns)   --->   "%mul_ln41_22 = mul nsw i32 %trunc_ln41_45, %trunc_ln41_44" [mm_mult.cc:41]   --->   Operation 4360 'mul' 'mul_ln41_22' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 4361 [1/1] (8.51ns)   --->   "%mul_ln41_23 = mul nsw i32 %trunc_ln41_47, %trunc_ln41_46" [mm_mult.cc:41]   --->   Operation 4361 'mul' 'mul_ln41_23' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 4362 [1/2] (3.25ns)   --->   "%b_buff_load_24 = load i64* %b_buff_addr_124, align 8" [mm_mult.cc:41]   --->   Operation 4362 'load' 'b_buff_load_24' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_120 : Operation 4363 [1/1] (0.00ns)   --->   "%trunc_ln41_49 = trunc i64 %b_buff_load_24 to i32" [mm_mult.cc:41]   --->   Operation 4363 'trunc' 'trunc_ln41_49' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_120 : Operation 4364 [1/2] (3.25ns)   --->   "%b_buff_load_25 = load i64* %b_buff_addr_125, align 8" [mm_mult.cc:41]   --->   Operation 4364 'load' 'b_buff_load_25' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_120 : Operation 4365 [1/1] (0.00ns)   --->   "%trunc_ln41_51 = trunc i64 %b_buff_load_25 to i32" [mm_mult.cc:41]   --->   Operation 4365 'trunc' 'trunc_ln41_51' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_120 : Operation 4366 [2/2] (3.25ns)   --->   "%b_buff_load_26 = load i64* %b_buff_addr_126, align 8" [mm_mult.cc:41]   --->   Operation 4366 'load' 'b_buff_load_26' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_120 : Operation 4367 [2/2] (3.25ns)   --->   "%b_buff_load_27 = load i64* %b_buff_addr_127, align 8" [mm_mult.cc:41]   --->   Operation 4367 'load' 'b_buff_load_27' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_120 : Operation 4368 [1/1] (8.51ns)   --->   "%mul_ln41_72 = mul nsw i32 %tmp_201, %tmp_200" [mm_mult.cc:41]   --->   Operation 4368 'mul' 'mul_ln41_72' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 4369 [1/1] (8.51ns)   --->   "%mul_ln41_73 = mul nsw i32 %tmp_203, %tmp_202" [mm_mult.cc:41]   --->   Operation 4369 'mul' 'mul_ln41_73' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 4370 [1/1] (0.00ns)   --->   "%tmp_205 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_24, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4370 'partselect' 'tmp_205' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_120 : Operation 4371 [1/1] (0.00ns)   --->   "%tmp_207 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_25, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4371 'partselect' 'tmp_207' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_120 : Operation 4372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_16 = add i32 %mul_ln41_20, %mul_ln41_19" [mm_mult.cc:41]   --->   Operation 4372 'add' 'add_ln41_16' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 4373 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_17 = add i32 %mul_ln41_18, %add_ln41_16" [mm_mult.cc:41]   --->   Operation 4373 'add' 'add_ln41_17' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 4374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_65 = add i32 %mul_ln41_70, %mul_ln41_69" [mm_mult.cc:41]   --->   Operation 4374 'add' 'add_ln41_65' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 4375 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_66 = add i32 %mul_ln41_68, %add_ln41_65" [mm_mult.cc:41]   --->   Operation 4375 'add' 'add_ln41_66' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 121 <SV = 19> <Delay = 8.51>
ST_121 : Operation 4376 [1/1] (1.54ns)   --->   "%add_ln41_126 = add i12 -1296, %zext_ln41_4" [mm_mult.cc:41]   --->   Operation 4376 'add' 'add_ln41_126' <Predicate = (!icmp_ln34)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 4377 [1/1] (0.00ns)   --->   "%zext_ln41_36 = zext i12 %add_ln41_126 to i64" [mm_mult.cc:41]   --->   Operation 4377 'zext' 'zext_ln41_36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_121 : Operation 4378 [1/1] (0.00ns)   --->   "%b_buff_addr_128 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_36" [mm_mult.cc:41]   --->   Operation 4378 'getelementptr' 'b_buff_addr_128' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_121 : Operation 4379 [1/1] (1.54ns)   --->   "%add_ln41_127 = add i12 -1196, %zext_ln41_4" [mm_mult.cc:41]   --->   Operation 4379 'add' 'add_ln41_127' <Predicate = (!icmp_ln34)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 4380 [1/1] (0.00ns)   --->   "%zext_ln41_37 = zext i12 %add_ln41_127 to i64" [mm_mult.cc:41]   --->   Operation 4380 'zext' 'zext_ln41_37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_121 : Operation 4381 [1/1] (0.00ns)   --->   "%b_buff_addr_129 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_37" [mm_mult.cc:41]   --->   Operation 4381 'getelementptr' 'b_buff_addr_129' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_121 : Operation 4382 [1/1] (8.51ns)   --->   "%mul_ln41_24 = mul nsw i32 %trunc_ln41_49, %trunc_ln41_48" [mm_mult.cc:41]   --->   Operation 4382 'mul' 'mul_ln41_24' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 4383 [1/1] (8.51ns)   --->   "%mul_ln41_25 = mul nsw i32 %trunc_ln41_51, %trunc_ln41_50" [mm_mult.cc:41]   --->   Operation 4383 'mul' 'mul_ln41_25' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 4384 [1/2] (3.25ns)   --->   "%b_buff_load_26 = load i64* %b_buff_addr_126, align 8" [mm_mult.cc:41]   --->   Operation 4384 'load' 'b_buff_load_26' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_121 : Operation 4385 [1/1] (0.00ns)   --->   "%trunc_ln41_53 = trunc i64 %b_buff_load_26 to i32" [mm_mult.cc:41]   --->   Operation 4385 'trunc' 'trunc_ln41_53' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_121 : Operation 4386 [1/2] (3.25ns)   --->   "%b_buff_load_27 = load i64* %b_buff_addr_127, align 8" [mm_mult.cc:41]   --->   Operation 4386 'load' 'b_buff_load_27' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_121 : Operation 4387 [1/1] (0.00ns)   --->   "%trunc_ln41_55 = trunc i64 %b_buff_load_27 to i32" [mm_mult.cc:41]   --->   Operation 4387 'trunc' 'trunc_ln41_55' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_121 : Operation 4388 [2/2] (3.25ns)   --->   "%b_buff_load_28 = load i64* %b_buff_addr_128, align 8" [mm_mult.cc:41]   --->   Operation 4388 'load' 'b_buff_load_28' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_121 : Operation 4389 [2/2] (3.25ns)   --->   "%b_buff_load_29 = load i64* %b_buff_addr_129, align 8" [mm_mult.cc:41]   --->   Operation 4389 'load' 'b_buff_load_29' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_121 : Operation 4390 [1/1] (8.51ns)   --->   "%mul_ln41_74 = mul nsw i32 %tmp_205, %tmp_204" [mm_mult.cc:41]   --->   Operation 4390 'mul' 'mul_ln41_74' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 4391 [1/1] (8.51ns)   --->   "%mul_ln41_75 = mul nsw i32 %tmp_207, %tmp_206" [mm_mult.cc:41]   --->   Operation 4391 'mul' 'mul_ln41_75' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 4392 [1/1] (0.00ns)   --->   "%tmp_209 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_26, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4392 'partselect' 'tmp_209' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_121 : Operation 4393 [1/1] (0.00ns)   --->   "%tmp_211 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_27, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4393 'partselect' 'tmp_211' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_121 : Operation 4394 [1/1] (2.55ns)   --->   "%add_ln41_18 = add i32 %mul_ln41_22, %mul_ln41_21" [mm_mult.cc:41]   --->   Operation 4394 'add' 'add_ln41_18' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 4395 [1/1] (2.55ns)   --->   "%add_ln41_67 = add i32 %mul_ln41_72, %mul_ln41_71" [mm_mult.cc:41]   --->   Operation 4395 'add' 'add_ln41_67' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 20> <Delay = 8.51>
ST_122 : Operation 4396 [1/1] (1.54ns)   --->   "%add_ln41_128 = add i12 -1096, %zext_ln41_4" [mm_mult.cc:41]   --->   Operation 4396 'add' 'add_ln41_128' <Predicate = (!icmp_ln34)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 4397 [1/1] (0.00ns)   --->   "%zext_ln41_38 = zext i12 %add_ln41_128 to i64" [mm_mult.cc:41]   --->   Operation 4397 'zext' 'zext_ln41_38' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_122 : Operation 4398 [1/1] (0.00ns)   --->   "%b_buff_addr_130 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_38" [mm_mult.cc:41]   --->   Operation 4398 'getelementptr' 'b_buff_addr_130' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_122 : Operation 4399 [1/1] (1.63ns)   --->   "%add_ln41_129 = add i11 -996, %zext_ln41_7" [mm_mult.cc:41]   --->   Operation 4399 'add' 'add_ln41_129' <Predicate = (!icmp_ln34)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 4400 [1/1] (0.00ns)   --->   "%sext_ln41_5 = sext i11 %add_ln41_129 to i12" [mm_mult.cc:41]   --->   Operation 4400 'sext' 'sext_ln41_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_122 : Operation 4401 [1/1] (0.00ns)   --->   "%zext_ln41_39 = zext i12 %sext_ln41_5 to i64" [mm_mult.cc:41]   --->   Operation 4401 'zext' 'zext_ln41_39' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_122 : Operation 4402 [1/1] (0.00ns)   --->   "%b_buff_addr_131 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_39" [mm_mult.cc:41]   --->   Operation 4402 'getelementptr' 'b_buff_addr_131' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_122 : Operation 4403 [1/1] (8.51ns)   --->   "%mul_ln41_26 = mul nsw i32 %trunc_ln41_53, %trunc_ln41_52" [mm_mult.cc:41]   --->   Operation 4403 'mul' 'mul_ln41_26' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 4404 [1/1] (8.51ns)   --->   "%mul_ln41_27 = mul nsw i32 %trunc_ln41_55, %trunc_ln41_54" [mm_mult.cc:41]   --->   Operation 4404 'mul' 'mul_ln41_27' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 4405 [1/2] (3.25ns)   --->   "%b_buff_load_28 = load i64* %b_buff_addr_128, align 8" [mm_mult.cc:41]   --->   Operation 4405 'load' 'b_buff_load_28' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_122 : Operation 4406 [1/1] (0.00ns)   --->   "%trunc_ln41_57 = trunc i64 %b_buff_load_28 to i32" [mm_mult.cc:41]   --->   Operation 4406 'trunc' 'trunc_ln41_57' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_122 : Operation 4407 [1/2] (3.25ns)   --->   "%b_buff_load_29 = load i64* %b_buff_addr_129, align 8" [mm_mult.cc:41]   --->   Operation 4407 'load' 'b_buff_load_29' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_122 : Operation 4408 [1/1] (0.00ns)   --->   "%trunc_ln41_59 = trunc i64 %b_buff_load_29 to i32" [mm_mult.cc:41]   --->   Operation 4408 'trunc' 'trunc_ln41_59' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_122 : Operation 4409 [2/2] (3.25ns)   --->   "%b_buff_load_30 = load i64* %b_buff_addr_130, align 8" [mm_mult.cc:41]   --->   Operation 4409 'load' 'b_buff_load_30' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_122 : Operation 4410 [2/2] (3.25ns)   --->   "%b_buff_load_31 = load i64* %b_buff_addr_131, align 8" [mm_mult.cc:41]   --->   Operation 4410 'load' 'b_buff_load_31' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_122 : Operation 4411 [1/1] (8.51ns)   --->   "%mul_ln41_76 = mul nsw i32 %tmp_209, %tmp_208" [mm_mult.cc:41]   --->   Operation 4411 'mul' 'mul_ln41_76' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 4412 [1/1] (8.51ns)   --->   "%mul_ln41_77 = mul nsw i32 %tmp_211, %tmp_210" [mm_mult.cc:41]   --->   Operation 4412 'mul' 'mul_ln41_77' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 4413 [1/1] (0.00ns)   --->   "%tmp_213 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_28, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4413 'partselect' 'tmp_213' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_122 : Operation 4414 [1/1] (0.00ns)   --->   "%tmp_215 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_29, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4414 'partselect' 'tmp_215' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_122 : Operation 4415 [1/1] (2.55ns)   --->   "%add_ln41_19 = add i32 %mul_ln41_24, %mul_ln41_23" [mm_mult.cc:41]   --->   Operation 4415 'add' 'add_ln41_19' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 4416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_20 = add i32 %add_ln41_18, %add_ln41_19" [mm_mult.cc:41]   --->   Operation 4416 'add' 'add_ln41_20' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 4417 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_21 = add i32 %add_ln41_17, %add_ln41_20" [mm_mult.cc:41]   --->   Operation 4417 'add' 'add_ln41_21' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 4418 [1/1] (2.55ns)   --->   "%add_ln41_68 = add i32 %mul_ln41_74, %mul_ln41_73" [mm_mult.cc:41]   --->   Operation 4418 'add' 'add_ln41_68' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 4419 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_69 = add i32 %add_ln41_67, %add_ln41_68" [mm_mult.cc:41]   --->   Operation 4419 'add' 'add_ln41_69' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 4420 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_70 = add i32 %add_ln41_66, %add_ln41_69" [mm_mult.cc:41]   --->   Operation 4420 'add' 'add_ln41_70' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 123 <SV = 21> <Delay = 8.51>
ST_123 : Operation 4421 [1/1] (0.00ns)   --->   "%tmp_155 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 25, i7 %select_ln41)" [mm_mult.cc:41]   --->   Operation 4421 'bitconcatenate' 'tmp_155' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_123 : Operation 4422 [1/1] (0.00ns)   --->   "%b_buff_addr_132 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %tmp_155" [mm_mult.cc:41]   --->   Operation 4422 'getelementptr' 'b_buff_addr_132' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_123 : Operation 4423 [1/1] (1.63ns)   --->   "%add_ln41_130 = add i11 -796, %zext_ln41_7" [mm_mult.cc:41]   --->   Operation 4423 'add' 'add_ln41_130' <Predicate = (!icmp_ln34)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 4424 [1/1] (0.00ns)   --->   "%sext_ln41_6 = sext i11 %add_ln41_130 to i12" [mm_mult.cc:41]   --->   Operation 4424 'sext' 'sext_ln41_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_123 : Operation 4425 [1/1] (0.00ns)   --->   "%zext_ln41_40 = zext i12 %sext_ln41_6 to i64" [mm_mult.cc:41]   --->   Operation 4425 'zext' 'zext_ln41_40' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_123 : Operation 4426 [1/1] (0.00ns)   --->   "%b_buff_addr_133 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_40" [mm_mult.cc:41]   --->   Operation 4426 'getelementptr' 'b_buff_addr_133' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_123 : Operation 4427 [1/1] (8.51ns)   --->   "%mul_ln41_28 = mul nsw i32 %trunc_ln41_57, %trunc_ln41_56" [mm_mult.cc:41]   --->   Operation 4427 'mul' 'mul_ln41_28' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 4428 [1/1] (8.51ns)   --->   "%mul_ln41_29 = mul nsw i32 %trunc_ln41_59, %trunc_ln41_58" [mm_mult.cc:41]   --->   Operation 4428 'mul' 'mul_ln41_29' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 4429 [1/2] (3.25ns)   --->   "%b_buff_load_30 = load i64* %b_buff_addr_130, align 8" [mm_mult.cc:41]   --->   Operation 4429 'load' 'b_buff_load_30' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_123 : Operation 4430 [1/1] (0.00ns)   --->   "%trunc_ln41_61 = trunc i64 %b_buff_load_30 to i32" [mm_mult.cc:41]   --->   Operation 4430 'trunc' 'trunc_ln41_61' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_123 : Operation 4431 [1/2] (3.25ns)   --->   "%b_buff_load_31 = load i64* %b_buff_addr_131, align 8" [mm_mult.cc:41]   --->   Operation 4431 'load' 'b_buff_load_31' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_123 : Operation 4432 [1/1] (0.00ns)   --->   "%trunc_ln41_63 = trunc i64 %b_buff_load_31 to i32" [mm_mult.cc:41]   --->   Operation 4432 'trunc' 'trunc_ln41_63' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_123 : Operation 4433 [2/2] (3.25ns)   --->   "%b_buff_load_32 = load i64* %b_buff_addr_132, align 8" [mm_mult.cc:41]   --->   Operation 4433 'load' 'b_buff_load_32' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_123 : Operation 4434 [2/2] (3.25ns)   --->   "%b_buff_load_33 = load i64* %b_buff_addr_133, align 8" [mm_mult.cc:41]   --->   Operation 4434 'load' 'b_buff_load_33' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_123 : Operation 4435 [1/1] (8.51ns)   --->   "%mul_ln41_78 = mul nsw i32 %tmp_213, %tmp_212" [mm_mult.cc:41]   --->   Operation 4435 'mul' 'mul_ln41_78' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 4436 [1/1] (8.51ns)   --->   "%mul_ln41_79 = mul nsw i32 %tmp_215, %tmp_214" [mm_mult.cc:41]   --->   Operation 4436 'mul' 'mul_ln41_79' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 4437 [1/1] (0.00ns)   --->   "%tmp_217 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_30, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4437 'partselect' 'tmp_217' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_123 : Operation 4438 [1/1] (0.00ns)   --->   "%tmp_219 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_31, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4438 'partselect' 'tmp_219' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_123 : Operation 4439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_22 = add i32 %add_ln41_15, %add_ln41_21" [mm_mult.cc:41]   --->   Operation 4439 'add' 'add_ln41_22' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 4440 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_23 = add i32 %add_ln41_10, %add_ln41_22" [mm_mult.cc:41]   --->   Operation 4440 'add' 'add_ln41_23' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 4441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_24 = add i32 %mul_ln41_27, %mul_ln41_26" [mm_mult.cc:41]   --->   Operation 4441 'add' 'add_ln41_24' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 4442 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_25 = add i32 %mul_ln41_25, %add_ln41_24" [mm_mult.cc:41]   --->   Operation 4442 'add' 'add_ln41_25' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 4443 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_71 = add i32 %add_ln41_64, %add_ln41_70" [mm_mult.cc:41]   --->   Operation 4443 'add' 'add_ln41_71' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 4444 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_72 = add i32 %add_ln41_59, %add_ln41_71" [mm_mult.cc:41]   --->   Operation 4444 'add' 'add_ln41_72' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 4445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_73 = add i32 %mul_ln41_77, %mul_ln41_76" [mm_mult.cc:41]   --->   Operation 4445 'add' 'add_ln41_73' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 4446 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_74 = add i32 %mul_ln41_75, %add_ln41_73" [mm_mult.cc:41]   --->   Operation 4446 'add' 'add_ln41_74' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 124 <SV = 22> <Delay = 8.51>
ST_124 : Operation 4447 [1/1] (1.63ns)   --->   "%add_ln41_131 = add i11 -696, %zext_ln41_7" [mm_mult.cc:41]   --->   Operation 4447 'add' 'add_ln41_131' <Predicate = (!icmp_ln34)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 4448 [1/1] (0.00ns)   --->   "%sext_ln41_7 = sext i11 %add_ln41_131 to i12" [mm_mult.cc:41]   --->   Operation 4448 'sext' 'sext_ln41_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_124 : Operation 4449 [1/1] (0.00ns)   --->   "%zext_ln41_41 = zext i12 %sext_ln41_7 to i64" [mm_mult.cc:41]   --->   Operation 4449 'zext' 'zext_ln41_41' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_124 : Operation 4450 [1/1] (0.00ns)   --->   "%b_buff_addr_134 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_41" [mm_mult.cc:41]   --->   Operation 4450 'getelementptr' 'b_buff_addr_134' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_124 : Operation 4451 [1/1] (1.63ns)   --->   "%add_ln41_132 = add i11 -596, %zext_ln41_7" [mm_mult.cc:41]   --->   Operation 4451 'add' 'add_ln41_132' <Predicate = (!icmp_ln34)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 4452 [1/1] (0.00ns)   --->   "%sext_ln41_8 = sext i11 %add_ln41_132 to i12" [mm_mult.cc:41]   --->   Operation 4452 'sext' 'sext_ln41_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_124 : Operation 4453 [1/1] (0.00ns)   --->   "%zext_ln41_42 = zext i12 %sext_ln41_8 to i64" [mm_mult.cc:41]   --->   Operation 4453 'zext' 'zext_ln41_42' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_124 : Operation 4454 [1/1] (0.00ns)   --->   "%b_buff_addr_135 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_42" [mm_mult.cc:41]   --->   Operation 4454 'getelementptr' 'b_buff_addr_135' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_124 : Operation 4455 [1/1] (8.51ns)   --->   "%mul_ln41_30 = mul nsw i32 %trunc_ln41_61, %trunc_ln41_60" [mm_mult.cc:41]   --->   Operation 4455 'mul' 'mul_ln41_30' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 4456 [1/1] (8.51ns)   --->   "%mul_ln41_31 = mul nsw i32 %trunc_ln41_63, %trunc_ln41_62" [mm_mult.cc:41]   --->   Operation 4456 'mul' 'mul_ln41_31' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 4457 [1/2] (3.25ns)   --->   "%b_buff_load_32 = load i64* %b_buff_addr_132, align 8" [mm_mult.cc:41]   --->   Operation 4457 'load' 'b_buff_load_32' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_124 : Operation 4458 [1/1] (0.00ns)   --->   "%trunc_ln41_65 = trunc i64 %b_buff_load_32 to i32" [mm_mult.cc:41]   --->   Operation 4458 'trunc' 'trunc_ln41_65' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_124 : Operation 4459 [1/2] (3.25ns)   --->   "%b_buff_load_33 = load i64* %b_buff_addr_133, align 8" [mm_mult.cc:41]   --->   Operation 4459 'load' 'b_buff_load_33' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_124 : Operation 4460 [1/1] (0.00ns)   --->   "%trunc_ln41_67 = trunc i64 %b_buff_load_33 to i32" [mm_mult.cc:41]   --->   Operation 4460 'trunc' 'trunc_ln41_67' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_124 : Operation 4461 [2/2] (3.25ns)   --->   "%b_buff_load_34 = load i64* %b_buff_addr_134, align 8" [mm_mult.cc:41]   --->   Operation 4461 'load' 'b_buff_load_34' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_124 : Operation 4462 [2/2] (3.25ns)   --->   "%b_buff_load_35 = load i64* %b_buff_addr_135, align 8" [mm_mult.cc:41]   --->   Operation 4462 'load' 'b_buff_load_35' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_124 : Operation 4463 [1/1] (8.51ns)   --->   "%mul_ln41_80 = mul nsw i32 %tmp_217, %tmp_216" [mm_mult.cc:41]   --->   Operation 4463 'mul' 'mul_ln41_80' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 4464 [1/1] (8.51ns)   --->   "%mul_ln41_81 = mul nsw i32 %tmp_219, %tmp_218" [mm_mult.cc:41]   --->   Operation 4464 'mul' 'mul_ln41_81' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 4465 [1/1] (0.00ns)   --->   "%tmp_221 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_32, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4465 'partselect' 'tmp_221' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_124 : Operation 4466 [1/1] (0.00ns)   --->   "%tmp_223 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_33, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4466 'partselect' 'tmp_223' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 125 <SV = 23> <Delay = 8.51>
ST_125 : Operation 4467 [1/1] (1.73ns)   --->   "%add_ln41_133 = add i10 -496, %zext_ln41_6" [mm_mult.cc:41]   --->   Operation 4467 'add' 'add_ln41_133' <Predicate = (!icmp_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 4468 [1/1] (0.00ns)   --->   "%sext_ln41_9 = sext i10 %add_ln41_133 to i12" [mm_mult.cc:41]   --->   Operation 4468 'sext' 'sext_ln41_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_125 : Operation 4469 [1/1] (0.00ns)   --->   "%zext_ln41_43 = zext i12 %sext_ln41_9 to i64" [mm_mult.cc:41]   --->   Operation 4469 'zext' 'zext_ln41_43' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_125 : Operation 4470 [1/1] (0.00ns)   --->   "%b_buff_addr_136 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_43" [mm_mult.cc:41]   --->   Operation 4470 'getelementptr' 'b_buff_addr_136' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_125 : Operation 4471 [1/1] (1.73ns)   --->   "%add_ln41_134 = add i10 -396, %zext_ln41_6" [mm_mult.cc:41]   --->   Operation 4471 'add' 'add_ln41_134' <Predicate = (!icmp_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 4472 [1/1] (0.00ns)   --->   "%sext_ln41_10 = sext i10 %add_ln41_134 to i12" [mm_mult.cc:41]   --->   Operation 4472 'sext' 'sext_ln41_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_125 : Operation 4473 [1/1] (0.00ns)   --->   "%zext_ln41_44 = zext i12 %sext_ln41_10 to i64" [mm_mult.cc:41]   --->   Operation 4473 'zext' 'zext_ln41_44' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_125 : Operation 4474 [1/1] (0.00ns)   --->   "%b_buff_addr_137 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_44" [mm_mult.cc:41]   --->   Operation 4474 'getelementptr' 'b_buff_addr_137' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_125 : Operation 4475 [1/1] (8.51ns)   --->   "%mul_ln41_32 = mul nsw i32 %trunc_ln41_65, %trunc_ln41_64" [mm_mult.cc:41]   --->   Operation 4475 'mul' 'mul_ln41_32' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 4476 [1/1] (8.51ns)   --->   "%mul_ln41_33 = mul nsw i32 %trunc_ln41_67, %trunc_ln41_66" [mm_mult.cc:41]   --->   Operation 4476 'mul' 'mul_ln41_33' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 4477 [1/2] (3.25ns)   --->   "%b_buff_load_34 = load i64* %b_buff_addr_134, align 8" [mm_mult.cc:41]   --->   Operation 4477 'load' 'b_buff_load_34' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_125 : Operation 4478 [1/1] (0.00ns)   --->   "%trunc_ln41_69 = trunc i64 %b_buff_load_34 to i32" [mm_mult.cc:41]   --->   Operation 4478 'trunc' 'trunc_ln41_69' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_125 : Operation 4479 [1/2] (3.25ns)   --->   "%b_buff_load_35 = load i64* %b_buff_addr_135, align 8" [mm_mult.cc:41]   --->   Operation 4479 'load' 'b_buff_load_35' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_125 : Operation 4480 [1/1] (0.00ns)   --->   "%trunc_ln41_71 = trunc i64 %b_buff_load_35 to i32" [mm_mult.cc:41]   --->   Operation 4480 'trunc' 'trunc_ln41_71' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_125 : Operation 4481 [2/2] (3.25ns)   --->   "%b_buff_load_36 = load i64* %b_buff_addr_136, align 8" [mm_mult.cc:41]   --->   Operation 4481 'load' 'b_buff_load_36' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_125 : Operation 4482 [2/2] (3.25ns)   --->   "%b_buff_load_37 = load i64* %b_buff_addr_137, align 8" [mm_mult.cc:41]   --->   Operation 4482 'load' 'b_buff_load_37' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_125 : Operation 4483 [1/1] (8.51ns)   --->   "%mul_ln41_82 = mul nsw i32 %tmp_221, %tmp_220" [mm_mult.cc:41]   --->   Operation 4483 'mul' 'mul_ln41_82' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 4484 [1/1] (8.51ns)   --->   "%mul_ln41_83 = mul nsw i32 %tmp_223, %tmp_222" [mm_mult.cc:41]   --->   Operation 4484 'mul' 'mul_ln41_83' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 4485 [1/1] (0.00ns)   --->   "%tmp_225 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_34, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4485 'partselect' 'tmp_225' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_125 : Operation 4486 [1/1] (0.00ns)   --->   "%tmp_227 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_35, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4486 'partselect' 'tmp_227' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_125 : Operation 4487 [1/1] (2.55ns)   --->   "%add_ln41_26 = add i32 %mul_ln41_30, %mul_ln41_29" [mm_mult.cc:41]   --->   Operation 4487 'add' 'add_ln41_26' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 4488 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_27 = add i32 %mul_ln41_28, %add_ln41_26" [mm_mult.cc:41]   --->   Operation 4488 'add' 'add_ln41_27' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 4489 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_28 = add i32 %add_ln41_25, %add_ln41_27" [mm_mult.cc:41]   --->   Operation 4489 'add' 'add_ln41_28' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 4490 [1/1] (2.55ns)   --->   "%add_ln41_75 = add i32 %mul_ln41_80, %mul_ln41_79" [mm_mult.cc:41]   --->   Operation 4490 'add' 'add_ln41_75' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 4491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_76 = add i32 %mul_ln41_78, %add_ln41_75" [mm_mult.cc:41]   --->   Operation 4491 'add' 'add_ln41_76' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 4492 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_77 = add i32 %add_ln41_74, %add_ln41_76" [mm_mult.cc:41]   --->   Operation 4492 'add' 'add_ln41_77' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 126 <SV = 24> <Delay = 8.51>
ST_126 : Operation 4493 [1/1] (1.73ns)   --->   "%add_ln41_135 = add i10 -296, %zext_ln41_6" [mm_mult.cc:41]   --->   Operation 4493 'add' 'add_ln41_135' <Predicate = (!icmp_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 4494 [1/1] (0.00ns)   --->   "%sext_ln41_11 = sext i10 %add_ln41_135 to i12" [mm_mult.cc:41]   --->   Operation 4494 'sext' 'sext_ln41_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_126 : Operation 4495 [1/1] (0.00ns)   --->   "%zext_ln41_45 = zext i12 %sext_ln41_11 to i64" [mm_mult.cc:41]   --->   Operation 4495 'zext' 'zext_ln41_45' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_126 : Operation 4496 [1/1] (0.00ns)   --->   "%b_buff_addr_138 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_45" [mm_mult.cc:41]   --->   Operation 4496 'getelementptr' 'b_buff_addr_138' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_126 : Operation 4497 [1/1] (1.82ns)   --->   "%add_ln41_136 = add i9 -196, %zext_ln41_5" [mm_mult.cc:41]   --->   Operation 4497 'add' 'add_ln41_136' <Predicate = (!icmp_ln34)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 4498 [1/1] (0.00ns)   --->   "%sext_ln41_12 = sext i9 %add_ln41_136 to i12" [mm_mult.cc:41]   --->   Operation 4498 'sext' 'sext_ln41_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_126 : Operation 4499 [1/1] (0.00ns)   --->   "%zext_ln41_46 = zext i12 %sext_ln41_12 to i64" [mm_mult.cc:41]   --->   Operation 4499 'zext' 'zext_ln41_46' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_126 : Operation 4500 [1/1] (0.00ns)   --->   "%b_buff_addr_139 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_46" [mm_mult.cc:41]   --->   Operation 4500 'getelementptr' 'b_buff_addr_139' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_126 : Operation 4501 [1/1] (8.51ns)   --->   "%mul_ln41_34 = mul nsw i32 %trunc_ln41_69, %trunc_ln41_68" [mm_mult.cc:41]   --->   Operation 4501 'mul' 'mul_ln41_34' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 4502 [1/1] (8.51ns)   --->   "%mul_ln41_35 = mul nsw i32 %trunc_ln41_71, %trunc_ln41_70" [mm_mult.cc:41]   --->   Operation 4502 'mul' 'mul_ln41_35' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 4503 [1/2] (3.25ns)   --->   "%b_buff_load_36 = load i64* %b_buff_addr_136, align 8" [mm_mult.cc:41]   --->   Operation 4503 'load' 'b_buff_load_36' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_126 : Operation 4504 [1/1] (0.00ns)   --->   "%trunc_ln41_73 = trunc i64 %b_buff_load_36 to i32" [mm_mult.cc:41]   --->   Operation 4504 'trunc' 'trunc_ln41_73' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_126 : Operation 4505 [1/2] (3.25ns)   --->   "%b_buff_load_37 = load i64* %b_buff_addr_137, align 8" [mm_mult.cc:41]   --->   Operation 4505 'load' 'b_buff_load_37' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_126 : Operation 4506 [1/1] (0.00ns)   --->   "%trunc_ln41_75 = trunc i64 %b_buff_load_37 to i32" [mm_mult.cc:41]   --->   Operation 4506 'trunc' 'trunc_ln41_75' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_126 : Operation 4507 [2/2] (3.25ns)   --->   "%b_buff_load_38 = load i64* %b_buff_addr_138, align 8" [mm_mult.cc:41]   --->   Operation 4507 'load' 'b_buff_load_38' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_126 : Operation 4508 [2/2] (3.25ns)   --->   "%b_buff_load_39 = load i64* %b_buff_addr_139, align 8" [mm_mult.cc:41]   --->   Operation 4508 'load' 'b_buff_load_39' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_126 : Operation 4509 [1/1] (8.51ns)   --->   "%mul_ln41_84 = mul nsw i32 %tmp_225, %tmp_224" [mm_mult.cc:41]   --->   Operation 4509 'mul' 'mul_ln41_84' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 4510 [1/1] (8.51ns)   --->   "%mul_ln41_85 = mul nsw i32 %tmp_227, %tmp_226" [mm_mult.cc:41]   --->   Operation 4510 'mul' 'mul_ln41_85' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 4511 [1/1] (0.00ns)   --->   "%tmp_229 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_36, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4511 'partselect' 'tmp_229' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_126 : Operation 4512 [1/1] (0.00ns)   --->   "%tmp_231 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_37, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4512 'partselect' 'tmp_231' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_126 : Operation 4513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_29 = add i32 %mul_ln41_33, %mul_ln41_32" [mm_mult.cc:41]   --->   Operation 4513 'add' 'add_ln41_29' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 4514 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_30 = add i32 %mul_ln41_31, %add_ln41_29" [mm_mult.cc:41]   --->   Operation 4514 'add' 'add_ln41_30' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 4515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_78 = add i32 %mul_ln41_83, %mul_ln41_82" [mm_mult.cc:41]   --->   Operation 4515 'add' 'add_ln41_78' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 4516 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_79 = add i32 %mul_ln41_81, %add_ln41_78" [mm_mult.cc:41]   --->   Operation 4516 'add' 'add_ln41_79' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 127 <SV = 25> <Delay = 8.51>
ST_127 : Operation 4517 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i7 %select_ln41 to i13" [mm_mult.cc:41]   --->   Operation 4517 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_127 : Operation 4518 [1/1] (1.67ns)   --->   "%add_ln41_137 = add i13 4000, %zext_ln41_3" [mm_mult.cc:41]   --->   Operation 4518 'add' 'add_ln41_137' <Predicate = (!icmp_ln34)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 4519 [1/1] (0.00ns)   --->   "%zext_ln41_47 = zext i13 %add_ln41_137 to i64" [mm_mult.cc:41]   --->   Operation 4519 'zext' 'zext_ln41_47' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_127 : Operation 4520 [1/1] (0.00ns)   --->   "%b_buff_addr_140 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_47" [mm_mult.cc:41]   --->   Operation 4520 'getelementptr' 'b_buff_addr_140' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_127 : Operation 4521 [1/1] (1.67ns)   --->   "%add_ln41_138 = add i13 -4092, %zext_ln41_3" [mm_mult.cc:41]   --->   Operation 4521 'add' 'add_ln41_138' <Predicate = (!icmp_ln34)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 4522 [1/1] (0.00ns)   --->   "%zext_ln41_48 = zext i13 %add_ln41_138 to i64" [mm_mult.cc:41]   --->   Operation 4522 'zext' 'zext_ln41_48' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_127 : Operation 4523 [1/1] (0.00ns)   --->   "%b_buff_addr_141 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_48" [mm_mult.cc:41]   --->   Operation 4523 'getelementptr' 'b_buff_addr_141' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_127 : Operation 4524 [1/1] (8.51ns)   --->   "%mul_ln41_36 = mul nsw i32 %trunc_ln41_73, %trunc_ln41_72" [mm_mult.cc:41]   --->   Operation 4524 'mul' 'mul_ln41_36' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 4525 [1/1] (8.51ns)   --->   "%mul_ln41_37 = mul nsw i32 %trunc_ln41_75, %trunc_ln41_74" [mm_mult.cc:41]   --->   Operation 4525 'mul' 'mul_ln41_37' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 4526 [1/2] (3.25ns)   --->   "%b_buff_load_38 = load i64* %b_buff_addr_138, align 8" [mm_mult.cc:41]   --->   Operation 4526 'load' 'b_buff_load_38' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_127 : Operation 4527 [1/1] (0.00ns)   --->   "%trunc_ln41_77 = trunc i64 %b_buff_load_38 to i32" [mm_mult.cc:41]   --->   Operation 4527 'trunc' 'trunc_ln41_77' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_127 : Operation 4528 [1/2] (3.25ns)   --->   "%b_buff_load_39 = load i64* %b_buff_addr_139, align 8" [mm_mult.cc:41]   --->   Operation 4528 'load' 'b_buff_load_39' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_127 : Operation 4529 [1/1] (0.00ns)   --->   "%trunc_ln41_79 = trunc i64 %b_buff_load_39 to i32" [mm_mult.cc:41]   --->   Operation 4529 'trunc' 'trunc_ln41_79' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_127 : Operation 4530 [2/2] (3.25ns)   --->   "%b_buff_load_40 = load i64* %b_buff_addr_140, align 8" [mm_mult.cc:41]   --->   Operation 4530 'load' 'b_buff_load_40' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_127 : Operation 4531 [2/2] (3.25ns)   --->   "%b_buff_load_41 = load i64* %b_buff_addr_141, align 8" [mm_mult.cc:41]   --->   Operation 4531 'load' 'b_buff_load_41' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_127 : Operation 4532 [1/1] (8.51ns)   --->   "%mul_ln41_86 = mul nsw i32 %tmp_229, %tmp_228" [mm_mult.cc:41]   --->   Operation 4532 'mul' 'mul_ln41_86' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 4533 [1/1] (8.51ns)   --->   "%mul_ln41_87 = mul nsw i32 %tmp_231, %tmp_230" [mm_mult.cc:41]   --->   Operation 4533 'mul' 'mul_ln41_87' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 4534 [1/1] (0.00ns)   --->   "%tmp_233 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_38, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4534 'partselect' 'tmp_233' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_127 : Operation 4535 [1/1] (0.00ns)   --->   "%tmp_235 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_39, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4535 'partselect' 'tmp_235' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 128 <SV = 26> <Delay = 8.74>
ST_128 : Operation 4536 [1/1] (1.67ns)   --->   "%add_ln41_139 = add i13 -3992, %zext_ln41_3" [mm_mult.cc:41]   --->   Operation 4536 'add' 'add_ln41_139' <Predicate = (!icmp_ln34)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 4537 [1/1] (0.00ns)   --->   "%zext_ln41_49 = zext i13 %add_ln41_139 to i64" [mm_mult.cc:41]   --->   Operation 4537 'zext' 'zext_ln41_49' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_128 : Operation 4538 [1/1] (0.00ns)   --->   "%b_buff_addr_142 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_49" [mm_mult.cc:41]   --->   Operation 4538 'getelementptr' 'b_buff_addr_142' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_128 : Operation 4539 [1/1] (1.67ns)   --->   "%add_ln41_140 = add i13 -3892, %zext_ln41_3" [mm_mult.cc:41]   --->   Operation 4539 'add' 'add_ln41_140' <Predicate = (!icmp_ln34)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 4540 [1/1] (0.00ns)   --->   "%zext_ln41_50 = zext i13 %add_ln41_140 to i64" [mm_mult.cc:41]   --->   Operation 4540 'zext' 'zext_ln41_50' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_128 : Operation 4541 [1/1] (0.00ns)   --->   "%b_buff_addr_143 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_50" [mm_mult.cc:41]   --->   Operation 4541 'getelementptr' 'b_buff_addr_143' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_128 : Operation 4542 [1/1] (8.51ns)   --->   "%mul_ln41_38 = mul nsw i32 %trunc_ln41_77, %trunc_ln41_76" [mm_mult.cc:41]   --->   Operation 4542 'mul' 'mul_ln41_38' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 4543 [1/1] (8.51ns)   --->   "%mul_ln41_39 = mul nsw i32 %trunc_ln41_79, %trunc_ln41_78" [mm_mult.cc:41]   --->   Operation 4543 'mul' 'mul_ln41_39' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 4544 [1/2] (3.25ns)   --->   "%b_buff_load_40 = load i64* %b_buff_addr_140, align 8" [mm_mult.cc:41]   --->   Operation 4544 'load' 'b_buff_load_40' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_128 : Operation 4545 [1/1] (0.00ns)   --->   "%trunc_ln41_81 = trunc i64 %b_buff_load_40 to i32" [mm_mult.cc:41]   --->   Operation 4545 'trunc' 'trunc_ln41_81' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_128 : Operation 4546 [1/2] (3.25ns)   --->   "%b_buff_load_41 = load i64* %b_buff_addr_141, align 8" [mm_mult.cc:41]   --->   Operation 4546 'load' 'b_buff_load_41' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_128 : Operation 4547 [1/1] (0.00ns)   --->   "%trunc_ln41_83 = trunc i64 %b_buff_load_41 to i32" [mm_mult.cc:41]   --->   Operation 4547 'trunc' 'trunc_ln41_83' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_128 : Operation 4548 [2/2] (3.25ns)   --->   "%b_buff_load_42 = load i64* %b_buff_addr_142, align 8" [mm_mult.cc:41]   --->   Operation 4548 'load' 'b_buff_load_42' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_128 : Operation 4549 [2/2] (3.25ns)   --->   "%b_buff_load_43 = load i64* %b_buff_addr_143, align 8" [mm_mult.cc:41]   --->   Operation 4549 'load' 'b_buff_load_43' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_128 : Operation 4550 [1/1] (8.51ns)   --->   "%mul_ln41_88 = mul nsw i32 %tmp_233, %tmp_232" [mm_mult.cc:41]   --->   Operation 4550 'mul' 'mul_ln41_88' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 4551 [1/1] (8.51ns)   --->   "%mul_ln41_89 = mul nsw i32 %tmp_235, %tmp_234" [mm_mult.cc:41]   --->   Operation 4551 'mul' 'mul_ln41_89' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 4552 [1/1] (0.00ns)   --->   "%tmp_237 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_40, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4552 'partselect' 'tmp_237' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_128 : Operation 4553 [1/1] (0.00ns)   --->   "%tmp_239 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_41, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4553 'partselect' 'tmp_239' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_128 : Operation 4554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_31 = add i32 %mul_ln41_36, %mul_ln41_35" [mm_mult.cc:41]   --->   Operation 4554 'add' 'add_ln41_31' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 4555 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_32 = add i32 %mul_ln41_34, %add_ln41_31" [mm_mult.cc:41]   --->   Operation 4555 'add' 'add_ln41_32' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 4556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_33 = add i32 %add_ln41_30, %add_ln41_32" [mm_mult.cc:41]   --->   Operation 4556 'add' 'add_ln41_33' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 4557 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_34 = add i32 %add_ln41_28, %add_ln41_33" [mm_mult.cc:41]   --->   Operation 4557 'add' 'add_ln41_34' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 4558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_80 = add i32 %mul_ln41_86, %mul_ln41_85" [mm_mult.cc:41]   --->   Operation 4558 'add' 'add_ln41_80' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 4559 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_81 = add i32 %mul_ln41_84, %add_ln41_80" [mm_mult.cc:41]   --->   Operation 4559 'add' 'add_ln41_81' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 4560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_82 = add i32 %add_ln41_79, %add_ln41_81" [mm_mult.cc:41]   --->   Operation 4560 'add' 'add_ln41_82' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 4561 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_83 = add i32 %add_ln41_77, %add_ln41_82" [mm_mult.cc:41]   --->   Operation 4561 'add' 'add_ln41_83' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 129 <SV = 27> <Delay = 8.51>
ST_129 : Operation 4562 [1/1] (1.67ns)   --->   "%add_ln41_141 = add i13 -3792, %zext_ln41_3" [mm_mult.cc:41]   --->   Operation 4562 'add' 'add_ln41_141' <Predicate = (!icmp_ln34)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 4563 [1/1] (0.00ns)   --->   "%zext_ln41_51 = zext i13 %add_ln41_141 to i64" [mm_mult.cc:41]   --->   Operation 4563 'zext' 'zext_ln41_51' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_129 : Operation 4564 [1/1] (0.00ns)   --->   "%b_buff_addr_144 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_51" [mm_mult.cc:41]   --->   Operation 4564 'getelementptr' 'b_buff_addr_144' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_129 : Operation 4565 [1/1] (1.67ns)   --->   "%add_ln41_142 = add i13 -3692, %zext_ln41_3" [mm_mult.cc:41]   --->   Operation 4565 'add' 'add_ln41_142' <Predicate = (!icmp_ln34)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 4566 [1/1] (0.00ns)   --->   "%zext_ln41_52 = zext i13 %add_ln41_142 to i64" [mm_mult.cc:41]   --->   Operation 4566 'zext' 'zext_ln41_52' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_129 : Operation 4567 [1/1] (0.00ns)   --->   "%b_buff_addr_145 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_52" [mm_mult.cc:41]   --->   Operation 4567 'getelementptr' 'b_buff_addr_145' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_129 : Operation 4568 [1/1] (8.51ns)   --->   "%mul_ln41_40 = mul nsw i32 %trunc_ln41_81, %trunc_ln41_80" [mm_mult.cc:41]   --->   Operation 4568 'mul' 'mul_ln41_40' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 4569 [1/1] (8.51ns)   --->   "%mul_ln41_41 = mul nsw i32 %trunc_ln41_83, %trunc_ln41_82" [mm_mult.cc:41]   --->   Operation 4569 'mul' 'mul_ln41_41' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 4570 [1/2] (3.25ns)   --->   "%b_buff_load_42 = load i64* %b_buff_addr_142, align 8" [mm_mult.cc:41]   --->   Operation 4570 'load' 'b_buff_load_42' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_129 : Operation 4571 [1/1] (0.00ns)   --->   "%trunc_ln41_85 = trunc i64 %b_buff_load_42 to i32" [mm_mult.cc:41]   --->   Operation 4571 'trunc' 'trunc_ln41_85' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_129 : Operation 4572 [1/2] (3.25ns)   --->   "%b_buff_load_43 = load i64* %b_buff_addr_143, align 8" [mm_mult.cc:41]   --->   Operation 4572 'load' 'b_buff_load_43' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_129 : Operation 4573 [1/1] (0.00ns)   --->   "%trunc_ln41_87 = trunc i64 %b_buff_load_43 to i32" [mm_mult.cc:41]   --->   Operation 4573 'trunc' 'trunc_ln41_87' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_129 : Operation 4574 [2/2] (3.25ns)   --->   "%b_buff_load_44 = load i64* %b_buff_addr_144, align 8" [mm_mult.cc:41]   --->   Operation 4574 'load' 'b_buff_load_44' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_129 : Operation 4575 [2/2] (3.25ns)   --->   "%b_buff_load_45 = load i64* %b_buff_addr_145, align 8" [mm_mult.cc:41]   --->   Operation 4575 'load' 'b_buff_load_45' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_129 : Operation 4576 [1/1] (8.51ns)   --->   "%mul_ln41_90 = mul nsw i32 %tmp_237, %tmp_236" [mm_mult.cc:41]   --->   Operation 4576 'mul' 'mul_ln41_90' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 4577 [1/1] (8.51ns)   --->   "%mul_ln41_91 = mul nsw i32 %tmp_239, %tmp_238" [mm_mult.cc:41]   --->   Operation 4577 'mul' 'mul_ln41_91' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 4578 [1/1] (0.00ns)   --->   "%tmp_241 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_42, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4578 'partselect' 'tmp_241' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_129 : Operation 4579 [1/1] (0.00ns)   --->   "%tmp_243 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_43, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4579 'partselect' 'tmp_243' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_129 : Operation 4580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_35 = add i32 %mul_ln41_39, %mul_ln41_38" [mm_mult.cc:41]   --->   Operation 4580 'add' 'add_ln41_35' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 4581 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_36 = add i32 %mul_ln41_37, %add_ln41_35" [mm_mult.cc:41]   --->   Operation 4581 'add' 'add_ln41_36' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 4582 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_84 = add i32 %mul_ln41_89, %mul_ln41_88" [mm_mult.cc:41]   --->   Operation 4582 'add' 'add_ln41_84' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 4583 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_85 = add i32 %mul_ln41_87, %add_ln41_84" [mm_mult.cc:41]   --->   Operation 4583 'add' 'add_ln41_85' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 130 <SV = 28> <Delay = 8.51>
ST_130 : Operation 4584 [1/1] (1.67ns)   --->   "%add_ln41_143 = add i13 -3592, %zext_ln41_3" [mm_mult.cc:41]   --->   Operation 4584 'add' 'add_ln41_143' <Predicate = (!icmp_ln34)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 4585 [1/1] (0.00ns)   --->   "%zext_ln41_53 = zext i13 %add_ln41_143 to i64" [mm_mult.cc:41]   --->   Operation 4585 'zext' 'zext_ln41_53' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_130 : Operation 4586 [1/1] (0.00ns)   --->   "%b_buff_addr_146 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_53" [mm_mult.cc:41]   --->   Operation 4586 'getelementptr' 'b_buff_addr_146' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_130 : Operation 4587 [1/1] (1.67ns)   --->   "%add_ln41_144 = add i13 -3492, %zext_ln41_3" [mm_mult.cc:41]   --->   Operation 4587 'add' 'add_ln41_144' <Predicate = (!icmp_ln34)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 4588 [1/1] (0.00ns)   --->   "%zext_ln41_54 = zext i13 %add_ln41_144 to i64" [mm_mult.cc:41]   --->   Operation 4588 'zext' 'zext_ln41_54' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_130 : Operation 4589 [1/1] (0.00ns)   --->   "%b_buff_addr_147 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_54" [mm_mult.cc:41]   --->   Operation 4589 'getelementptr' 'b_buff_addr_147' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_130 : Operation 4590 [1/1] (8.51ns)   --->   "%mul_ln41_42 = mul nsw i32 %trunc_ln41_85, %trunc_ln41_84" [mm_mult.cc:41]   --->   Operation 4590 'mul' 'mul_ln41_42' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 4591 [1/1] (8.51ns)   --->   "%mul_ln41_43 = mul nsw i32 %trunc_ln41_87, %trunc_ln41_86" [mm_mult.cc:41]   --->   Operation 4591 'mul' 'mul_ln41_43' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 4592 [1/2] (3.25ns)   --->   "%b_buff_load_44 = load i64* %b_buff_addr_144, align 8" [mm_mult.cc:41]   --->   Operation 4592 'load' 'b_buff_load_44' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_130 : Operation 4593 [1/1] (0.00ns)   --->   "%trunc_ln41_89 = trunc i64 %b_buff_load_44 to i32" [mm_mult.cc:41]   --->   Operation 4593 'trunc' 'trunc_ln41_89' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_130 : Operation 4594 [1/2] (3.25ns)   --->   "%b_buff_load_45 = load i64* %b_buff_addr_145, align 8" [mm_mult.cc:41]   --->   Operation 4594 'load' 'b_buff_load_45' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_130 : Operation 4595 [1/1] (0.00ns)   --->   "%trunc_ln41_91 = trunc i64 %b_buff_load_45 to i32" [mm_mult.cc:41]   --->   Operation 4595 'trunc' 'trunc_ln41_91' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_130 : Operation 4596 [2/2] (3.25ns)   --->   "%b_buff_load_46 = load i64* %b_buff_addr_146, align 8" [mm_mult.cc:41]   --->   Operation 4596 'load' 'b_buff_load_46' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_130 : Operation 4597 [2/2] (3.25ns)   --->   "%b_buff_load_47 = load i64* %b_buff_addr_147, align 8" [mm_mult.cc:41]   --->   Operation 4597 'load' 'b_buff_load_47' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_130 : Operation 4598 [1/1] (8.51ns)   --->   "%mul_ln41_92 = mul nsw i32 %tmp_241, %tmp_240" [mm_mult.cc:41]   --->   Operation 4598 'mul' 'mul_ln41_92' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 4599 [1/1] (8.51ns)   --->   "%mul_ln41_93 = mul nsw i32 %tmp_243, %tmp_242" [mm_mult.cc:41]   --->   Operation 4599 'mul' 'mul_ln41_93' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 4600 [1/1] (0.00ns)   --->   "%tmp_245 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_44, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4600 'partselect' 'tmp_245' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_130 : Operation 4601 [1/1] (0.00ns)   --->   "%tmp_247 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_45, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4601 'partselect' 'tmp_247' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 131 <SV = 29> <Delay = 8.51>
ST_131 : Operation 4602 [1/1] (1.67ns)   --->   "%add_ln41_145 = add i13 -3392, %zext_ln41_3" [mm_mult.cc:41]   --->   Operation 4602 'add' 'add_ln41_145' <Predicate = (!icmp_ln34)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 4603 [1/1] (0.00ns)   --->   "%zext_ln41_55 = zext i13 %add_ln41_145 to i64" [mm_mult.cc:41]   --->   Operation 4603 'zext' 'zext_ln41_55' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_131 : Operation 4604 [1/1] (0.00ns)   --->   "%b_buff_addr_148 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_55" [mm_mult.cc:41]   --->   Operation 4604 'getelementptr' 'b_buff_addr_148' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_131 : Operation 4605 [1/1] (1.67ns)   --->   "%add_ln41_146 = add i13 -3292, %zext_ln41_3" [mm_mult.cc:41]   --->   Operation 4605 'add' 'add_ln41_146' <Predicate = (!icmp_ln34)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 4606 [1/1] (0.00ns)   --->   "%zext_ln41_56 = zext i13 %add_ln41_146 to i64" [mm_mult.cc:41]   --->   Operation 4606 'zext' 'zext_ln41_56' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_131 : Operation 4607 [1/1] (0.00ns)   --->   "%b_buff_addr_149 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_56" [mm_mult.cc:41]   --->   Operation 4607 'getelementptr' 'b_buff_addr_149' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_131 : Operation 4608 [1/1] (8.51ns)   --->   "%mul_ln41_44 = mul nsw i32 %trunc_ln41_89, %trunc_ln41_88" [mm_mult.cc:41]   --->   Operation 4608 'mul' 'mul_ln41_44' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 4609 [1/1] (8.51ns)   --->   "%mul_ln41_45 = mul nsw i32 %trunc_ln41_91, %trunc_ln41_90" [mm_mult.cc:41]   --->   Operation 4609 'mul' 'mul_ln41_45' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 4610 [1/2] (3.25ns)   --->   "%b_buff_load_46 = load i64* %b_buff_addr_146, align 8" [mm_mult.cc:41]   --->   Operation 4610 'load' 'b_buff_load_46' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_131 : Operation 4611 [1/1] (0.00ns)   --->   "%trunc_ln41_93 = trunc i64 %b_buff_load_46 to i32" [mm_mult.cc:41]   --->   Operation 4611 'trunc' 'trunc_ln41_93' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_131 : Operation 4612 [1/2] (3.25ns)   --->   "%b_buff_load_47 = load i64* %b_buff_addr_147, align 8" [mm_mult.cc:41]   --->   Operation 4612 'load' 'b_buff_load_47' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_131 : Operation 4613 [1/1] (0.00ns)   --->   "%trunc_ln41_95 = trunc i64 %b_buff_load_47 to i32" [mm_mult.cc:41]   --->   Operation 4613 'trunc' 'trunc_ln41_95' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_131 : Operation 4614 [2/2] (3.25ns)   --->   "%b_buff_load_48 = load i64* %b_buff_addr_148, align 8" [mm_mult.cc:41]   --->   Operation 4614 'load' 'b_buff_load_48' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_131 : Operation 4615 [2/2] (3.25ns)   --->   "%b_buff_load_49 = load i64* %b_buff_addr_149, align 8" [mm_mult.cc:41]   --->   Operation 4615 'load' 'b_buff_load_49' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_131 : Operation 4616 [1/1] (8.51ns)   --->   "%mul_ln41_94 = mul nsw i32 %tmp_245, %tmp_244" [mm_mult.cc:41]   --->   Operation 4616 'mul' 'mul_ln41_94' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 4617 [1/1] (8.51ns)   --->   "%mul_ln41_95 = mul nsw i32 %tmp_247, %tmp_246" [mm_mult.cc:41]   --->   Operation 4617 'mul' 'mul_ln41_95' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 4618 [1/1] (0.00ns)   --->   "%tmp_249 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_46, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4618 'partselect' 'tmp_249' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_131 : Operation 4619 [1/1] (0.00ns)   --->   "%tmp_251 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_47, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4619 'partselect' 'tmp_251' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_131 : Operation 4620 [1/1] (2.55ns)   --->   "%add_ln41_37 = add i32 %mul_ln41_42, %mul_ln41_41" [mm_mult.cc:41]   --->   Operation 4620 'add' 'add_ln41_37' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 4621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_38 = add i32 %mul_ln41_40, %add_ln41_37" [mm_mult.cc:41]   --->   Operation 4621 'add' 'add_ln41_38' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 4622 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_39 = add i32 %add_ln41_36, %add_ln41_38" [mm_mult.cc:41]   --->   Operation 4622 'add' 'add_ln41_39' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 4623 [1/1] (2.55ns)   --->   "%add_ln41_86 = add i32 %mul_ln41_92, %mul_ln41_91" [mm_mult.cc:41]   --->   Operation 4623 'add' 'add_ln41_86' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 4624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_87 = add i32 %mul_ln41_90, %add_ln41_86" [mm_mult.cc:41]   --->   Operation 4624 'add' 'add_ln41_87' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 4625 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_88 = add i32 %add_ln41_85, %add_ln41_87" [mm_mult.cc:41]   --->   Operation 4625 'add' 'add_ln41_88' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 4626 [1/1] (1.87ns)   --->   "%o = add i7 1, %select_ln41" [mm_mult.cc:36]   --->   Operation 4626 'add' 'o' <Predicate = (!icmp_ln34)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 30> <Delay = 8.51>
ST_132 : Operation 4627 [1/1] (8.51ns)   --->   "%mul_ln41_46 = mul nsw i32 %trunc_ln41_93, %trunc_ln41_92" [mm_mult.cc:41]   --->   Operation 4627 'mul' 'mul_ln41_46' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 4628 [1/1] (8.51ns)   --->   "%mul_ln41_47 = mul nsw i32 %trunc_ln41_95, %trunc_ln41_94" [mm_mult.cc:41]   --->   Operation 4628 'mul' 'mul_ln41_47' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 4629 [1/2] (3.25ns)   --->   "%b_buff_load_48 = load i64* %b_buff_addr_148, align 8" [mm_mult.cc:41]   --->   Operation 4629 'load' 'b_buff_load_48' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_132 : Operation 4630 [1/1] (0.00ns)   --->   "%trunc_ln41_97 = trunc i64 %b_buff_load_48 to i32" [mm_mult.cc:41]   --->   Operation 4630 'trunc' 'trunc_ln41_97' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_132 : Operation 4631 [1/2] (3.25ns)   --->   "%b_buff_load_49 = load i64* %b_buff_addr_149, align 8" [mm_mult.cc:41]   --->   Operation 4631 'load' 'b_buff_load_49' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_132 : Operation 4632 [1/1] (0.00ns)   --->   "%trunc_ln41_99 = trunc i64 %b_buff_load_49 to i32" [mm_mult.cc:41]   --->   Operation 4632 'trunc' 'trunc_ln41_99' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_132 : Operation 4633 [1/1] (8.51ns)   --->   "%mul_ln41_96 = mul nsw i32 %tmp_249, %tmp_248" [mm_mult.cc:41]   --->   Operation 4633 'mul' 'mul_ln41_96' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 4634 [1/1] (8.51ns)   --->   "%mul_ln41_97 = mul nsw i32 %tmp_251, %tmp_250" [mm_mult.cc:41]   --->   Operation 4634 'mul' 'mul_ln41_97' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 4635 [1/1] (0.00ns)   --->   "%tmp_253 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_48, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4635 'partselect' 'tmp_253' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_132 : Operation 4636 [1/1] (0.00ns)   --->   "%tmp_255 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_49, i32 32, i32 63)" [mm_mult.cc:41]   --->   Operation 4636 'partselect' 'tmp_255' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_132 : Operation 4637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_40 = add i32 %mul_ln41_45, %mul_ln41_44" [mm_mult.cc:41]   --->   Operation 4637 'add' 'add_ln41_40' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 4638 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_41 = add i32 %mul_ln41_43, %add_ln41_40" [mm_mult.cc:41]   --->   Operation 4638 'add' 'add_ln41_41' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 4639 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_89 = add i32 %mul_ln41_95, %mul_ln41_94" [mm_mult.cc:41]   --->   Operation 4639 'add' 'add_ln41_89' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 4640 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_90 = add i32 %mul_ln41_93, %add_ln41_89" [mm_mult.cc:41]   --->   Operation 4640 'add' 'add_ln41_90' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 133 <SV = 31> <Delay = 8.51>
ST_133 : Operation 4641 [1/1] (8.51ns)   --->   "%mul_ln41_48 = mul nsw i32 %trunc_ln41_97, %trunc_ln41_96" [mm_mult.cc:41]   --->   Operation 4641 'mul' 'mul_ln41_48' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 4642 [1/1] (8.51ns)   --->   "%mul_ln41_49 = mul nsw i32 %trunc_ln41_99, %trunc_ln41_98" [mm_mult.cc:41]   --->   Operation 4642 'mul' 'mul_ln41_49' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 4643 [1/1] (8.51ns)   --->   "%mul_ln41_98 = mul nsw i32 %tmp_253, %tmp_252" [mm_mult.cc:41]   --->   Operation 4643 'mul' 'mul_ln41_98' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 4644 [1/1] (8.51ns)   --->   "%mul_ln41_99 = mul nsw i32 %tmp_255, %tmp_254" [mm_mult.cc:41]   --->   Operation 4644 'mul' 'mul_ln41_99' <Predicate = (!icmp_ln34)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 4645 [1/1] (2.55ns)   --->   "%add_ln41_42 = add i32 %mul_ln41_47, %mul_ln41_46" [mm_mult.cc:41]   --->   Operation 4645 'add' 'add_ln41_42' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 4646 [1/1] (2.55ns)   --->   "%add_ln41_91 = add i32 %mul_ln41_97, %mul_ln41_96" [mm_mult.cc:41]   --->   Operation 4646 'add' 'add_ln41_91' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 32> <Delay = 8.74>
ST_134 : Operation 4647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_43 = add i32 %mul_ln41_49, %mul_ln41_48" [mm_mult.cc:41]   --->   Operation 4647 'add' 'add_ln41_43' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 4648 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_44 = add i32 %add_ln41_42, %add_ln41_43" [mm_mult.cc:41]   --->   Operation 4648 'add' 'add_ln41_44' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 4649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_45 = add i32 %add_ln41_41, %add_ln41_44" [mm_mult.cc:41]   --->   Operation 4649 'add' 'add_ln41_45' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 4650 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_46 = add i32 %add_ln41_39, %add_ln41_45" [mm_mult.cc:41]   --->   Operation 4650 'add' 'add_ln41_46' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 4651 [1/1] (2.55ns)   --->   "%add_ln41_92 = add i32 %mul_ln41_99, %mul_ln41_98" [mm_mult.cc:41]   --->   Operation 4651 'add' 'add_ln41_92' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 4652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_93 = add i32 %add_ln41_91, %add_ln41_92" [mm_mult.cc:41]   --->   Operation 4652 'add' 'add_ln41_93' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 4653 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_94 = add i32 %add_ln41_90, %add_ln41_93" [mm_mult.cc:41]   --->   Operation 4653 'add' 'add_ln41_94' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 135 <SV = 33> <Delay = 8.74>
ST_135 : Operation 4654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_47 = add i32 %add_ln41_34, %add_ln41_46" [mm_mult.cc:41]   --->   Operation 4654 'add' 'add_ln41_47' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 4655 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_48 = add i32 %add_ln41_23, %add_ln41_47" [mm_mult.cc:41]   --->   Operation 4655 'add' 'add_ln41_48' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 4656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_95 = add i32 %add_ln41_88, %add_ln41_94" [mm_mult.cc:41]   --->   Operation 4656 'add' 'add_ln41_95' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 4657 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_96 = add i32 %add_ln41_83, %add_ln41_95" [mm_mult.cc:41]   --->   Operation 4657 'add' 'add_ln41_96' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 4658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_97 = add i32 %add_ln41_72, %add_ln41_96" [mm_mult.cc:41]   --->   Operation 4658 'add' 'add_ln41_97' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 4659 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_98 = add nsw i32 %add_ln41_48, %add_ln41_97" [mm_mult.cc:41]   --->   Operation 4659 'add' 'add_ln41_98' <Predicate = (!icmp_ln34)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 136 <SV = 34> <Delay = 9.63>
ST_136 : Operation 4660 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000) nounwind"   --->   Operation 4660 'speclooptripcount' 'empty_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_136 : Operation 4661 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i7 %select_ln41_2 to i14" [mm_mult.cc:43]   --->   Operation 4661 'zext' 'zext_ln43' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_136 : Operation 4662 [1/1] (3.36ns) (grouped into DSP with root node add_ln43)   --->   "%mul_ln43 = mul i14 100, %zext_ln43" [mm_mult.cc:43]   --->   Operation 4662 'mul' 'mul_ln43' <Predicate = (!icmp_ln34)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 4663 [1/1] (0.00ns)   --->   "%tmp_152 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [mm_mult.cc:36]   --->   Operation 4663 'specregionbegin' 'tmp_152' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_136 : Operation 4664 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mm_mult.cc:37]   --->   Operation 4664 'specpipeline' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_136 : Operation 4665 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i7 %select_ln41 to i14" [mm_mult.cc:41]   --->   Operation 4665 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_136 : Operation 4666 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln43 = add i14 %mul_ln43, %zext_ln41_2" [mm_mult.cc:43]   --->   Operation 4666 'add' 'add_ln43' <Predicate = (!icmp_ln34)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 4667 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i14 %add_ln43 to i64" [mm_mult.cc:43]   --->   Operation 4667 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_136 : Operation 4668 [1/1] (0.00ns)   --->   "%c_buff_addr_1 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln43_1" [mm_mult.cc:43]   --->   Operation 4668 'getelementptr' 'c_buff_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_136 : Operation 4669 [1/1] (3.25ns)   --->   "store i32 %add_ln41_98, i32* %c_buff_addr_1, align 4" [mm_mult.cc:43]   --->   Operation 4669 'store' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_136 : Operation 4670 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_152) nounwind" [mm_mult.cc:44]   --->   Operation 4670 'specregionend' 'empty_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_136 : Operation 4671 [1/1] (0.00ns)   --->   "br label %.preheader1" [mm_mult.cc:36]   --->   Operation 4671 'br' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 137 <SV = 6> <Delay = 1.76>
ST_137 : Operation 4672 [1/1] (1.76ns)   --->   "br label %.preheader" [mm_mult.cc:48]   --->   Operation 4672 'br' <Predicate = true> <Delay = 1.76>

State 138 <SV = 7> <Delay = 3.25>
ST_138 : Operation 4673 [1/1] (0.00ns)   --->   "%i3_0 = phi i7 [ %i_2, %hls_label_3 ], [ 0, %.preheader.preheader ]"   --->   Operation 4673 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 4674 [1/1] (0.00ns)   --->   "%phi_mul209 = phi i14 [ %add_ln51_192, %hls_label_3 ], [ 0, %.preheader.preheader ]" [mm_mult.cc:51]   --->   Operation 4674 'phi' 'phi_mul209' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 4675 [1/1] (0.00ns)   --->   "%phi_mul211 = phi i14 [ %add_ln51_193, %hls_label_3 ], [ 0, %.preheader.preheader ]" [mm_mult.cc:51]   --->   Operation 4675 'phi' 'phi_mul211' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 4676 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i14 %phi_mul209 to i64" [mm_mult.cc:48]   --->   Operation 4676 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 4677 [1/1] (1.48ns)   --->   "%icmp_ln48 = icmp eq i7 %i3_0, -28" [mm_mult.cc:48]   --->   Operation 4677 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 4678 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 4678 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 4679 [1/1] (1.87ns)   --->   "%i_2 = add i7 %i3_0, 1" [mm_mult.cc:48]   --->   Operation 4679 'add' 'i_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 4680 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %2, label %hls_label_3" [mm_mult.cc:48]   --->   Operation 4680 'br' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 4681 [1/1] (0.00ns)   --->   "%c_buff_addr = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln48" [mm_mult.cc:51]   --->   Operation 4681 'getelementptr' 'c_buff_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_138 : Operation 4682 [1/1] (0.00ns)   --->   "%or_ln51_3 = or i14 %phi_mul209, 1" [mm_mult.cc:51]   --->   Operation 4682 'or' 'or_ln51_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_138 : Operation 4683 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i14 %or_ln51_3 to i64" [mm_mult.cc:51]   --->   Operation 4683 'zext' 'zext_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_138 : Operation 4684 [1/1] (0.00ns)   --->   "%c_buff_addr_100 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51" [mm_mult.cc:51]   --->   Operation 4684 'getelementptr' 'c_buff_addr_100' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_138 : Operation 4685 [2/2] (3.25ns)   --->   "%c_buff_load = load i32* %c_buff_addr, align 16" [mm_mult.cc:51]   --->   Operation 4685 'load' 'c_buff_load' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_138 : Operation 4686 [2/2] (3.25ns)   --->   "%c_buff_load_1 = load i32* %c_buff_addr_100, align 4" [mm_mult.cc:51]   --->   Operation 4686 'load' 'c_buff_load_1' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 139 <SV = 8> <Delay = 6.50>
ST_139 : Operation 4687 [1/1] (0.00ns)   --->   "%or_ln51_4 = or i14 %phi_mul209, 2" [mm_mult.cc:51]   --->   Operation 4687 'or' 'or_ln51_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_139 : Operation 4688 [1/1] (0.00ns)   --->   "%zext_ln51_101 = zext i14 %or_ln51_4 to i64" [mm_mult.cc:51]   --->   Operation 4688 'zext' 'zext_ln51_101' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_139 : Operation 4689 [1/1] (0.00ns)   --->   "%c_buff_addr_2 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_101" [mm_mult.cc:51]   --->   Operation 4689 'getelementptr' 'c_buff_addr_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_139 : Operation 4690 [1/1] (0.00ns)   --->   "%or_ln51_5 = or i14 %phi_mul209, 3" [mm_mult.cc:51]   --->   Operation 4690 'or' 'or_ln51_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_139 : Operation 4691 [1/1] (0.00ns)   --->   "%zext_ln51_102 = zext i14 %or_ln51_5 to i64" [mm_mult.cc:51]   --->   Operation 4691 'zext' 'zext_ln51_102' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_139 : Operation 4692 [1/1] (0.00ns)   --->   "%c_buff_addr_3 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_102" [mm_mult.cc:51]   --->   Operation 4692 'getelementptr' 'c_buff_addr_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_139 : Operation 4693 [1/2] (3.25ns)   --->   "%c_buff_load = load i32* %c_buff_addr, align 16" [mm_mult.cc:51]   --->   Operation 4693 'load' 'c_buff_load' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_139 : Operation 4694 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i14 %phi_mul211 to i64" [mm_mult.cc:51]   --->   Operation 4694 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_139 : Operation 4695 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_1" [mm_mult.cc:51]   --->   Operation 4695 'getelementptr' 'c_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_139 : Operation 4696 [1/1] (3.25ns)   --->   "store i32 %c_buff_load, i32* %c_addr, align 4" [mm_mult.cc:51]   --->   Operation 4696 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_139 : Operation 4697 [1/2] (3.25ns)   --->   "%c_buff_load_1 = load i32* %c_buff_addr_100, align 4" [mm_mult.cc:51]   --->   Operation 4697 'load' 'c_buff_load_1' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_139 : Operation 4698 [1/1] (0.00ns)   --->   "%or_ln51 = or i14 %phi_mul211, 1" [mm_mult.cc:51]   --->   Operation 4698 'or' 'or_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_139 : Operation 4699 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i14 %or_ln51 to i64" [mm_mult.cc:51]   --->   Operation 4699 'zext' 'zext_ln51_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_139 : Operation 4700 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_2" [mm_mult.cc:51]   --->   Operation 4700 'getelementptr' 'c_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_139 : Operation 4701 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_1, i32* %c_addr_1, align 4" [mm_mult.cc:51]   --->   Operation 4701 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_139 : Operation 4702 [2/2] (3.25ns)   --->   "%c_buff_load_2 = load i32* %c_buff_addr_2, align 8" [mm_mult.cc:51]   --->   Operation 4702 'load' 'c_buff_load_2' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_139 : Operation 4703 [2/2] (3.25ns)   --->   "%c_buff_load_3 = load i32* %c_buff_addr_3, align 4" [mm_mult.cc:51]   --->   Operation 4703 'load' 'c_buff_load_3' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 140 <SV = 9> <Delay = 6.50>
ST_140 : Operation 4704 [1/1] (1.81ns)   --->   "%add_ln51_96 = add i14 %phi_mul209, 4" [mm_mult.cc:51]   --->   Operation 4704 'add' 'add_ln51_96' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 4705 [1/1] (0.00ns)   --->   "%zext_ln51_103 = zext i14 %add_ln51_96 to i64" [mm_mult.cc:51]   --->   Operation 4705 'zext' 'zext_ln51_103' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_140 : Operation 4706 [1/1] (0.00ns)   --->   "%c_buff_addr_4 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_103" [mm_mult.cc:51]   --->   Operation 4706 'getelementptr' 'c_buff_addr_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_140 : Operation 4707 [1/1] (1.81ns)   --->   "%add_ln51_97 = add i14 %phi_mul209, 5" [mm_mult.cc:51]   --->   Operation 4707 'add' 'add_ln51_97' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 4708 [1/1] (0.00ns)   --->   "%zext_ln51_104 = zext i14 %add_ln51_97 to i64" [mm_mult.cc:51]   --->   Operation 4708 'zext' 'zext_ln51_104' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_140 : Operation 4709 [1/1] (0.00ns)   --->   "%c_buff_addr_5 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_104" [mm_mult.cc:51]   --->   Operation 4709 'getelementptr' 'c_buff_addr_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_140 : Operation 4710 [1/2] (3.25ns)   --->   "%c_buff_load_2 = load i32* %c_buff_addr_2, align 8" [mm_mult.cc:51]   --->   Operation 4710 'load' 'c_buff_load_2' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_140 : Operation 4711 [1/1] (0.00ns)   --->   "%or_ln51_1 = or i14 %phi_mul211, 2" [mm_mult.cc:51]   --->   Operation 4711 'or' 'or_ln51_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_140 : Operation 4712 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i14 %or_ln51_1 to i64" [mm_mult.cc:51]   --->   Operation 4712 'zext' 'zext_ln51_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_140 : Operation 4713 [1/1] (0.00ns)   --->   "%c_addr_2 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_3" [mm_mult.cc:51]   --->   Operation 4713 'getelementptr' 'c_addr_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_140 : Operation 4714 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_2, i32* %c_addr_2, align 4" [mm_mult.cc:51]   --->   Operation 4714 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_140 : Operation 4715 [1/2] (3.25ns)   --->   "%c_buff_load_3 = load i32* %c_buff_addr_3, align 4" [mm_mult.cc:51]   --->   Operation 4715 'load' 'c_buff_load_3' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_140 : Operation 4716 [1/1] (0.00ns)   --->   "%or_ln51_2 = or i14 %phi_mul211, 3" [mm_mult.cc:51]   --->   Operation 4716 'or' 'or_ln51_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_140 : Operation 4717 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i14 %or_ln51_2 to i64" [mm_mult.cc:51]   --->   Operation 4717 'zext' 'zext_ln51_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_140 : Operation 4718 [1/1] (0.00ns)   --->   "%c_addr_3 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_4" [mm_mult.cc:51]   --->   Operation 4718 'getelementptr' 'c_addr_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_140 : Operation 4719 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_3, i32* %c_addr_3, align 4" [mm_mult.cc:51]   --->   Operation 4719 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_140 : Operation 4720 [2/2] (3.25ns)   --->   "%c_buff_load_4 = load i32* %c_buff_addr_4, align 16" [mm_mult.cc:51]   --->   Operation 4720 'load' 'c_buff_load_4' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_140 : Operation 4721 [2/2] (3.25ns)   --->   "%c_buff_load_5 = load i32* %c_buff_addr_5, align 4" [mm_mult.cc:51]   --->   Operation 4721 'load' 'c_buff_load_5' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 141 <SV = 10> <Delay = 6.50>
ST_141 : Operation 4722 [1/1] (1.81ns)   --->   "%add_ln51_98 = add i14 %phi_mul209, 6" [mm_mult.cc:51]   --->   Operation 4722 'add' 'add_ln51_98' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 4723 [1/1] (0.00ns)   --->   "%zext_ln51_105 = zext i14 %add_ln51_98 to i64" [mm_mult.cc:51]   --->   Operation 4723 'zext' 'zext_ln51_105' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_141 : Operation 4724 [1/1] (0.00ns)   --->   "%c_buff_addr_6 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_105" [mm_mult.cc:51]   --->   Operation 4724 'getelementptr' 'c_buff_addr_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_141 : Operation 4725 [1/1] (1.81ns)   --->   "%add_ln51_99 = add i14 %phi_mul209, 7" [mm_mult.cc:51]   --->   Operation 4725 'add' 'add_ln51_99' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 4726 [1/1] (0.00ns)   --->   "%zext_ln51_106 = zext i14 %add_ln51_99 to i64" [mm_mult.cc:51]   --->   Operation 4726 'zext' 'zext_ln51_106' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_141 : Operation 4727 [1/1] (0.00ns)   --->   "%c_buff_addr_7 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_106" [mm_mult.cc:51]   --->   Operation 4727 'getelementptr' 'c_buff_addr_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_141 : Operation 4728 [1/2] (3.25ns)   --->   "%c_buff_load_4 = load i32* %c_buff_addr_4, align 16" [mm_mult.cc:51]   --->   Operation 4728 'load' 'c_buff_load_4' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_141 : Operation 4729 [1/1] (1.81ns)   --->   "%add_ln51 = add i14 %phi_mul211, 4" [mm_mult.cc:51]   --->   Operation 4729 'add' 'add_ln51' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 4730 [1/1] (0.00ns)   --->   "%zext_ln51_5 = zext i14 %add_ln51 to i64" [mm_mult.cc:51]   --->   Operation 4730 'zext' 'zext_ln51_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_141 : Operation 4731 [1/1] (0.00ns)   --->   "%c_addr_4 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_5" [mm_mult.cc:51]   --->   Operation 4731 'getelementptr' 'c_addr_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_141 : Operation 4732 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_4, i32* %c_addr_4, align 4" [mm_mult.cc:51]   --->   Operation 4732 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_141 : Operation 4733 [1/2] (3.25ns)   --->   "%c_buff_load_5 = load i32* %c_buff_addr_5, align 4" [mm_mult.cc:51]   --->   Operation 4733 'load' 'c_buff_load_5' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_141 : Operation 4734 [1/1] (1.81ns)   --->   "%add_ln51_1 = add i14 %phi_mul211, 5" [mm_mult.cc:51]   --->   Operation 4734 'add' 'add_ln51_1' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 4735 [1/1] (0.00ns)   --->   "%zext_ln51_6 = zext i14 %add_ln51_1 to i64" [mm_mult.cc:51]   --->   Operation 4735 'zext' 'zext_ln51_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_141 : Operation 4736 [1/1] (0.00ns)   --->   "%c_addr_5 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_6" [mm_mult.cc:51]   --->   Operation 4736 'getelementptr' 'c_addr_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_141 : Operation 4737 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_5, i32* %c_addr_5, align 4" [mm_mult.cc:51]   --->   Operation 4737 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_141 : Operation 4738 [2/2] (3.25ns)   --->   "%c_buff_load_6 = load i32* %c_buff_addr_6, align 8" [mm_mult.cc:51]   --->   Operation 4738 'load' 'c_buff_load_6' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_141 : Operation 4739 [2/2] (3.25ns)   --->   "%c_buff_load_7 = load i32* %c_buff_addr_7, align 4" [mm_mult.cc:51]   --->   Operation 4739 'load' 'c_buff_load_7' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 142 <SV = 11> <Delay = 6.50>
ST_142 : Operation 4740 [1/1] (1.81ns)   --->   "%add_ln51_100 = add i14 %phi_mul209, 8" [mm_mult.cc:51]   --->   Operation 4740 'add' 'add_ln51_100' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 4741 [1/1] (0.00ns)   --->   "%zext_ln51_107 = zext i14 %add_ln51_100 to i64" [mm_mult.cc:51]   --->   Operation 4741 'zext' 'zext_ln51_107' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_142 : Operation 4742 [1/1] (0.00ns)   --->   "%c_buff_addr_8 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_107" [mm_mult.cc:51]   --->   Operation 4742 'getelementptr' 'c_buff_addr_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_142 : Operation 4743 [1/1] (1.81ns)   --->   "%add_ln51_101 = add i14 %phi_mul209, 9" [mm_mult.cc:51]   --->   Operation 4743 'add' 'add_ln51_101' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 4744 [1/1] (0.00ns)   --->   "%zext_ln51_108 = zext i14 %add_ln51_101 to i64" [mm_mult.cc:51]   --->   Operation 4744 'zext' 'zext_ln51_108' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_142 : Operation 4745 [1/1] (0.00ns)   --->   "%c_buff_addr_9 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_108" [mm_mult.cc:51]   --->   Operation 4745 'getelementptr' 'c_buff_addr_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_142 : Operation 4746 [1/2] (3.25ns)   --->   "%c_buff_load_6 = load i32* %c_buff_addr_6, align 8" [mm_mult.cc:51]   --->   Operation 4746 'load' 'c_buff_load_6' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_142 : Operation 4747 [1/1] (1.81ns)   --->   "%add_ln51_2 = add i14 %phi_mul211, 6" [mm_mult.cc:51]   --->   Operation 4747 'add' 'add_ln51_2' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 4748 [1/1] (0.00ns)   --->   "%zext_ln51_7 = zext i14 %add_ln51_2 to i64" [mm_mult.cc:51]   --->   Operation 4748 'zext' 'zext_ln51_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_142 : Operation 4749 [1/1] (0.00ns)   --->   "%c_addr_6 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_7" [mm_mult.cc:51]   --->   Operation 4749 'getelementptr' 'c_addr_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_142 : Operation 4750 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_6, i32* %c_addr_6, align 4" [mm_mult.cc:51]   --->   Operation 4750 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_142 : Operation 4751 [1/2] (3.25ns)   --->   "%c_buff_load_7 = load i32* %c_buff_addr_7, align 4" [mm_mult.cc:51]   --->   Operation 4751 'load' 'c_buff_load_7' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_142 : Operation 4752 [1/1] (1.81ns)   --->   "%add_ln51_3 = add i14 %phi_mul211, 7" [mm_mult.cc:51]   --->   Operation 4752 'add' 'add_ln51_3' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 4753 [1/1] (0.00ns)   --->   "%zext_ln51_8 = zext i14 %add_ln51_3 to i64" [mm_mult.cc:51]   --->   Operation 4753 'zext' 'zext_ln51_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_142 : Operation 4754 [1/1] (0.00ns)   --->   "%c_addr_7 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_8" [mm_mult.cc:51]   --->   Operation 4754 'getelementptr' 'c_addr_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_142 : Operation 4755 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_7, i32* %c_addr_7, align 4" [mm_mult.cc:51]   --->   Operation 4755 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_142 : Operation 4756 [2/2] (3.25ns)   --->   "%c_buff_load_8 = load i32* %c_buff_addr_8, align 16" [mm_mult.cc:51]   --->   Operation 4756 'load' 'c_buff_load_8' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_142 : Operation 4757 [2/2] (3.25ns)   --->   "%c_buff_load_9 = load i32* %c_buff_addr_9, align 4" [mm_mult.cc:51]   --->   Operation 4757 'load' 'c_buff_load_9' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 143 <SV = 12> <Delay = 6.50>
ST_143 : Operation 4758 [1/1] (1.81ns)   --->   "%add_ln51_102 = add i14 %phi_mul209, 10" [mm_mult.cc:51]   --->   Operation 4758 'add' 'add_ln51_102' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 4759 [1/1] (0.00ns)   --->   "%zext_ln51_109 = zext i14 %add_ln51_102 to i64" [mm_mult.cc:51]   --->   Operation 4759 'zext' 'zext_ln51_109' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_143 : Operation 4760 [1/1] (0.00ns)   --->   "%c_buff_addr_10 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_109" [mm_mult.cc:51]   --->   Operation 4760 'getelementptr' 'c_buff_addr_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_143 : Operation 4761 [1/1] (1.81ns)   --->   "%add_ln51_103 = add i14 %phi_mul209, 11" [mm_mult.cc:51]   --->   Operation 4761 'add' 'add_ln51_103' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 4762 [1/1] (0.00ns)   --->   "%zext_ln51_110 = zext i14 %add_ln51_103 to i64" [mm_mult.cc:51]   --->   Operation 4762 'zext' 'zext_ln51_110' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_143 : Operation 4763 [1/1] (0.00ns)   --->   "%c_buff_addr_11 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_110" [mm_mult.cc:51]   --->   Operation 4763 'getelementptr' 'c_buff_addr_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_143 : Operation 4764 [1/2] (3.25ns)   --->   "%c_buff_load_8 = load i32* %c_buff_addr_8, align 16" [mm_mult.cc:51]   --->   Operation 4764 'load' 'c_buff_load_8' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_143 : Operation 4765 [1/1] (1.81ns)   --->   "%add_ln51_4 = add i14 %phi_mul211, 8" [mm_mult.cc:51]   --->   Operation 4765 'add' 'add_ln51_4' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 4766 [1/1] (0.00ns)   --->   "%zext_ln51_9 = zext i14 %add_ln51_4 to i64" [mm_mult.cc:51]   --->   Operation 4766 'zext' 'zext_ln51_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_143 : Operation 4767 [1/1] (0.00ns)   --->   "%c_addr_8 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_9" [mm_mult.cc:51]   --->   Operation 4767 'getelementptr' 'c_addr_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_143 : Operation 4768 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_8, i32* %c_addr_8, align 4" [mm_mult.cc:51]   --->   Operation 4768 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_143 : Operation 4769 [1/2] (3.25ns)   --->   "%c_buff_load_9 = load i32* %c_buff_addr_9, align 4" [mm_mult.cc:51]   --->   Operation 4769 'load' 'c_buff_load_9' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_143 : Operation 4770 [1/1] (1.81ns)   --->   "%add_ln51_5 = add i14 %phi_mul211, 9" [mm_mult.cc:51]   --->   Operation 4770 'add' 'add_ln51_5' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 4771 [1/1] (0.00ns)   --->   "%zext_ln51_10 = zext i14 %add_ln51_5 to i64" [mm_mult.cc:51]   --->   Operation 4771 'zext' 'zext_ln51_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_143 : Operation 4772 [1/1] (0.00ns)   --->   "%c_addr_9 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_10" [mm_mult.cc:51]   --->   Operation 4772 'getelementptr' 'c_addr_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_143 : Operation 4773 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_9, i32* %c_addr_9, align 4" [mm_mult.cc:51]   --->   Operation 4773 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_143 : Operation 4774 [2/2] (3.25ns)   --->   "%c_buff_load_10 = load i32* %c_buff_addr_10, align 8" [mm_mult.cc:51]   --->   Operation 4774 'load' 'c_buff_load_10' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_143 : Operation 4775 [2/2] (3.25ns)   --->   "%c_buff_load_11 = load i32* %c_buff_addr_11, align 4" [mm_mult.cc:51]   --->   Operation 4775 'load' 'c_buff_load_11' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 144 <SV = 13> <Delay = 6.50>
ST_144 : Operation 4776 [1/1] (1.81ns)   --->   "%add_ln51_104 = add i14 %phi_mul209, 12" [mm_mult.cc:51]   --->   Operation 4776 'add' 'add_ln51_104' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 4777 [1/1] (0.00ns)   --->   "%zext_ln51_111 = zext i14 %add_ln51_104 to i64" [mm_mult.cc:51]   --->   Operation 4777 'zext' 'zext_ln51_111' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_144 : Operation 4778 [1/1] (0.00ns)   --->   "%c_buff_addr_12 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_111" [mm_mult.cc:51]   --->   Operation 4778 'getelementptr' 'c_buff_addr_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_144 : Operation 4779 [1/1] (1.81ns)   --->   "%add_ln51_105 = add i14 %phi_mul209, 13" [mm_mult.cc:51]   --->   Operation 4779 'add' 'add_ln51_105' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 4780 [1/1] (0.00ns)   --->   "%zext_ln51_112 = zext i14 %add_ln51_105 to i64" [mm_mult.cc:51]   --->   Operation 4780 'zext' 'zext_ln51_112' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_144 : Operation 4781 [1/1] (0.00ns)   --->   "%c_buff_addr_13 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_112" [mm_mult.cc:51]   --->   Operation 4781 'getelementptr' 'c_buff_addr_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_144 : Operation 4782 [1/2] (3.25ns)   --->   "%c_buff_load_10 = load i32* %c_buff_addr_10, align 8" [mm_mult.cc:51]   --->   Operation 4782 'load' 'c_buff_load_10' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_144 : Operation 4783 [1/1] (1.81ns)   --->   "%add_ln51_6 = add i14 %phi_mul211, 10" [mm_mult.cc:51]   --->   Operation 4783 'add' 'add_ln51_6' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 4784 [1/1] (0.00ns)   --->   "%zext_ln51_11 = zext i14 %add_ln51_6 to i64" [mm_mult.cc:51]   --->   Operation 4784 'zext' 'zext_ln51_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_144 : Operation 4785 [1/1] (0.00ns)   --->   "%c_addr_10 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_11" [mm_mult.cc:51]   --->   Operation 4785 'getelementptr' 'c_addr_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_144 : Operation 4786 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_10, i32* %c_addr_10, align 4" [mm_mult.cc:51]   --->   Operation 4786 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_144 : Operation 4787 [1/2] (3.25ns)   --->   "%c_buff_load_11 = load i32* %c_buff_addr_11, align 4" [mm_mult.cc:51]   --->   Operation 4787 'load' 'c_buff_load_11' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_144 : Operation 4788 [1/1] (1.81ns)   --->   "%add_ln51_7 = add i14 %phi_mul211, 11" [mm_mult.cc:51]   --->   Operation 4788 'add' 'add_ln51_7' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 4789 [1/1] (0.00ns)   --->   "%zext_ln51_12 = zext i14 %add_ln51_7 to i64" [mm_mult.cc:51]   --->   Operation 4789 'zext' 'zext_ln51_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_144 : Operation 4790 [1/1] (0.00ns)   --->   "%c_addr_11 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_12" [mm_mult.cc:51]   --->   Operation 4790 'getelementptr' 'c_addr_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_144 : Operation 4791 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_11, i32* %c_addr_11, align 4" [mm_mult.cc:51]   --->   Operation 4791 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_144 : Operation 4792 [2/2] (3.25ns)   --->   "%c_buff_load_12 = load i32* %c_buff_addr_12, align 16" [mm_mult.cc:51]   --->   Operation 4792 'load' 'c_buff_load_12' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_144 : Operation 4793 [2/2] (3.25ns)   --->   "%c_buff_load_13 = load i32* %c_buff_addr_13, align 4" [mm_mult.cc:51]   --->   Operation 4793 'load' 'c_buff_load_13' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 145 <SV = 14> <Delay = 6.50>
ST_145 : Operation 4794 [1/1] (1.81ns)   --->   "%add_ln51_106 = add i14 %phi_mul209, 14" [mm_mult.cc:51]   --->   Operation 4794 'add' 'add_ln51_106' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 4795 [1/1] (0.00ns)   --->   "%zext_ln51_113 = zext i14 %add_ln51_106 to i64" [mm_mult.cc:51]   --->   Operation 4795 'zext' 'zext_ln51_113' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_145 : Operation 4796 [1/1] (0.00ns)   --->   "%c_buff_addr_14 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_113" [mm_mult.cc:51]   --->   Operation 4796 'getelementptr' 'c_buff_addr_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_145 : Operation 4797 [1/1] (1.81ns)   --->   "%add_ln51_107 = add i14 %phi_mul209, 15" [mm_mult.cc:51]   --->   Operation 4797 'add' 'add_ln51_107' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 4798 [1/1] (0.00ns)   --->   "%zext_ln51_114 = zext i14 %add_ln51_107 to i64" [mm_mult.cc:51]   --->   Operation 4798 'zext' 'zext_ln51_114' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_145 : Operation 4799 [1/1] (0.00ns)   --->   "%c_buff_addr_15 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_114" [mm_mult.cc:51]   --->   Operation 4799 'getelementptr' 'c_buff_addr_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_145 : Operation 4800 [1/2] (3.25ns)   --->   "%c_buff_load_12 = load i32* %c_buff_addr_12, align 16" [mm_mult.cc:51]   --->   Operation 4800 'load' 'c_buff_load_12' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_145 : Operation 4801 [1/1] (1.81ns)   --->   "%add_ln51_8 = add i14 %phi_mul211, 12" [mm_mult.cc:51]   --->   Operation 4801 'add' 'add_ln51_8' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 4802 [1/1] (0.00ns)   --->   "%zext_ln51_13 = zext i14 %add_ln51_8 to i64" [mm_mult.cc:51]   --->   Operation 4802 'zext' 'zext_ln51_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_145 : Operation 4803 [1/1] (0.00ns)   --->   "%c_addr_12 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_13" [mm_mult.cc:51]   --->   Operation 4803 'getelementptr' 'c_addr_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_145 : Operation 4804 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_12, i32* %c_addr_12, align 4" [mm_mult.cc:51]   --->   Operation 4804 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_145 : Operation 4805 [1/2] (3.25ns)   --->   "%c_buff_load_13 = load i32* %c_buff_addr_13, align 4" [mm_mult.cc:51]   --->   Operation 4805 'load' 'c_buff_load_13' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_145 : Operation 4806 [1/1] (1.81ns)   --->   "%add_ln51_9 = add i14 %phi_mul211, 13" [mm_mult.cc:51]   --->   Operation 4806 'add' 'add_ln51_9' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 4807 [1/1] (0.00ns)   --->   "%zext_ln51_14 = zext i14 %add_ln51_9 to i64" [mm_mult.cc:51]   --->   Operation 4807 'zext' 'zext_ln51_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_145 : Operation 4808 [1/1] (0.00ns)   --->   "%c_addr_13 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_14" [mm_mult.cc:51]   --->   Operation 4808 'getelementptr' 'c_addr_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_145 : Operation 4809 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_13, i32* %c_addr_13, align 4" [mm_mult.cc:51]   --->   Operation 4809 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_145 : Operation 4810 [2/2] (3.25ns)   --->   "%c_buff_load_14 = load i32* %c_buff_addr_14, align 8" [mm_mult.cc:51]   --->   Operation 4810 'load' 'c_buff_load_14' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_145 : Operation 4811 [2/2] (3.25ns)   --->   "%c_buff_load_15 = load i32* %c_buff_addr_15, align 4" [mm_mult.cc:51]   --->   Operation 4811 'load' 'c_buff_load_15' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 146 <SV = 15> <Delay = 6.50>
ST_146 : Operation 4812 [1/1] (1.81ns)   --->   "%add_ln51_108 = add i14 %phi_mul209, 16" [mm_mult.cc:51]   --->   Operation 4812 'add' 'add_ln51_108' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 4813 [1/1] (0.00ns)   --->   "%zext_ln51_115 = zext i14 %add_ln51_108 to i64" [mm_mult.cc:51]   --->   Operation 4813 'zext' 'zext_ln51_115' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_146 : Operation 4814 [1/1] (0.00ns)   --->   "%c_buff_addr_16 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_115" [mm_mult.cc:51]   --->   Operation 4814 'getelementptr' 'c_buff_addr_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_146 : Operation 4815 [1/1] (1.81ns)   --->   "%add_ln51_109 = add i14 %phi_mul209, 17" [mm_mult.cc:51]   --->   Operation 4815 'add' 'add_ln51_109' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 4816 [1/1] (0.00ns)   --->   "%zext_ln51_116 = zext i14 %add_ln51_109 to i64" [mm_mult.cc:51]   --->   Operation 4816 'zext' 'zext_ln51_116' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_146 : Operation 4817 [1/1] (0.00ns)   --->   "%c_buff_addr_17 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_116" [mm_mult.cc:51]   --->   Operation 4817 'getelementptr' 'c_buff_addr_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_146 : Operation 4818 [1/2] (3.25ns)   --->   "%c_buff_load_14 = load i32* %c_buff_addr_14, align 8" [mm_mult.cc:51]   --->   Operation 4818 'load' 'c_buff_load_14' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_146 : Operation 4819 [1/1] (1.81ns)   --->   "%add_ln51_10 = add i14 %phi_mul211, 14" [mm_mult.cc:51]   --->   Operation 4819 'add' 'add_ln51_10' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 4820 [1/1] (0.00ns)   --->   "%zext_ln51_15 = zext i14 %add_ln51_10 to i64" [mm_mult.cc:51]   --->   Operation 4820 'zext' 'zext_ln51_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_146 : Operation 4821 [1/1] (0.00ns)   --->   "%c_addr_14 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_15" [mm_mult.cc:51]   --->   Operation 4821 'getelementptr' 'c_addr_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_146 : Operation 4822 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_14, i32* %c_addr_14, align 4" [mm_mult.cc:51]   --->   Operation 4822 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_146 : Operation 4823 [1/2] (3.25ns)   --->   "%c_buff_load_15 = load i32* %c_buff_addr_15, align 4" [mm_mult.cc:51]   --->   Operation 4823 'load' 'c_buff_load_15' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_146 : Operation 4824 [1/1] (1.81ns)   --->   "%add_ln51_11 = add i14 %phi_mul211, 15" [mm_mult.cc:51]   --->   Operation 4824 'add' 'add_ln51_11' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 4825 [1/1] (0.00ns)   --->   "%zext_ln51_16 = zext i14 %add_ln51_11 to i64" [mm_mult.cc:51]   --->   Operation 4825 'zext' 'zext_ln51_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_146 : Operation 4826 [1/1] (0.00ns)   --->   "%c_addr_15 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_16" [mm_mult.cc:51]   --->   Operation 4826 'getelementptr' 'c_addr_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_146 : Operation 4827 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_15, i32* %c_addr_15, align 4" [mm_mult.cc:51]   --->   Operation 4827 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_146 : Operation 4828 [2/2] (3.25ns)   --->   "%c_buff_load_16 = load i32* %c_buff_addr_16, align 16" [mm_mult.cc:51]   --->   Operation 4828 'load' 'c_buff_load_16' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_146 : Operation 4829 [2/2] (3.25ns)   --->   "%c_buff_load_17 = load i32* %c_buff_addr_17, align 4" [mm_mult.cc:51]   --->   Operation 4829 'load' 'c_buff_load_17' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 147 <SV = 16> <Delay = 6.50>
ST_147 : Operation 4830 [1/1] (1.81ns)   --->   "%add_ln51_110 = add i14 %phi_mul209, 18" [mm_mult.cc:51]   --->   Operation 4830 'add' 'add_ln51_110' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 4831 [1/1] (0.00ns)   --->   "%zext_ln51_117 = zext i14 %add_ln51_110 to i64" [mm_mult.cc:51]   --->   Operation 4831 'zext' 'zext_ln51_117' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_147 : Operation 4832 [1/1] (0.00ns)   --->   "%c_buff_addr_18 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_117" [mm_mult.cc:51]   --->   Operation 4832 'getelementptr' 'c_buff_addr_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_147 : Operation 4833 [1/1] (1.81ns)   --->   "%add_ln51_111 = add i14 %phi_mul209, 19" [mm_mult.cc:51]   --->   Operation 4833 'add' 'add_ln51_111' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 4834 [1/1] (0.00ns)   --->   "%zext_ln51_118 = zext i14 %add_ln51_111 to i64" [mm_mult.cc:51]   --->   Operation 4834 'zext' 'zext_ln51_118' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_147 : Operation 4835 [1/1] (0.00ns)   --->   "%c_buff_addr_19 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_118" [mm_mult.cc:51]   --->   Operation 4835 'getelementptr' 'c_buff_addr_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_147 : Operation 4836 [1/2] (3.25ns)   --->   "%c_buff_load_16 = load i32* %c_buff_addr_16, align 16" [mm_mult.cc:51]   --->   Operation 4836 'load' 'c_buff_load_16' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_147 : Operation 4837 [1/1] (1.81ns)   --->   "%add_ln51_12 = add i14 %phi_mul211, 16" [mm_mult.cc:51]   --->   Operation 4837 'add' 'add_ln51_12' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 4838 [1/1] (0.00ns)   --->   "%zext_ln51_17 = zext i14 %add_ln51_12 to i64" [mm_mult.cc:51]   --->   Operation 4838 'zext' 'zext_ln51_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_147 : Operation 4839 [1/1] (0.00ns)   --->   "%c_addr_16 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_17" [mm_mult.cc:51]   --->   Operation 4839 'getelementptr' 'c_addr_16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_147 : Operation 4840 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_16, i32* %c_addr_16, align 4" [mm_mult.cc:51]   --->   Operation 4840 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_147 : Operation 4841 [1/2] (3.25ns)   --->   "%c_buff_load_17 = load i32* %c_buff_addr_17, align 4" [mm_mult.cc:51]   --->   Operation 4841 'load' 'c_buff_load_17' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_147 : Operation 4842 [1/1] (1.81ns)   --->   "%add_ln51_13 = add i14 %phi_mul211, 17" [mm_mult.cc:51]   --->   Operation 4842 'add' 'add_ln51_13' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 4843 [1/1] (0.00ns)   --->   "%zext_ln51_18 = zext i14 %add_ln51_13 to i64" [mm_mult.cc:51]   --->   Operation 4843 'zext' 'zext_ln51_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_147 : Operation 4844 [1/1] (0.00ns)   --->   "%c_addr_17 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_18" [mm_mult.cc:51]   --->   Operation 4844 'getelementptr' 'c_addr_17' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_147 : Operation 4845 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_17, i32* %c_addr_17, align 4" [mm_mult.cc:51]   --->   Operation 4845 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_147 : Operation 4846 [2/2] (3.25ns)   --->   "%c_buff_load_18 = load i32* %c_buff_addr_18, align 8" [mm_mult.cc:51]   --->   Operation 4846 'load' 'c_buff_load_18' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_147 : Operation 4847 [2/2] (3.25ns)   --->   "%c_buff_load_19 = load i32* %c_buff_addr_19, align 4" [mm_mult.cc:51]   --->   Operation 4847 'load' 'c_buff_load_19' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 148 <SV = 17> <Delay = 6.50>
ST_148 : Operation 4848 [1/1] (1.81ns)   --->   "%add_ln51_112 = add i14 %phi_mul209, 20" [mm_mult.cc:51]   --->   Operation 4848 'add' 'add_ln51_112' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 4849 [1/1] (0.00ns)   --->   "%zext_ln51_119 = zext i14 %add_ln51_112 to i64" [mm_mult.cc:51]   --->   Operation 4849 'zext' 'zext_ln51_119' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_148 : Operation 4850 [1/1] (0.00ns)   --->   "%c_buff_addr_20 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_119" [mm_mult.cc:51]   --->   Operation 4850 'getelementptr' 'c_buff_addr_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_148 : Operation 4851 [1/1] (1.81ns)   --->   "%add_ln51_113 = add i14 %phi_mul209, 21" [mm_mult.cc:51]   --->   Operation 4851 'add' 'add_ln51_113' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 4852 [1/1] (0.00ns)   --->   "%zext_ln51_120 = zext i14 %add_ln51_113 to i64" [mm_mult.cc:51]   --->   Operation 4852 'zext' 'zext_ln51_120' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_148 : Operation 4853 [1/1] (0.00ns)   --->   "%c_buff_addr_21 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_120" [mm_mult.cc:51]   --->   Operation 4853 'getelementptr' 'c_buff_addr_21' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_148 : Operation 4854 [1/2] (3.25ns)   --->   "%c_buff_load_18 = load i32* %c_buff_addr_18, align 8" [mm_mult.cc:51]   --->   Operation 4854 'load' 'c_buff_load_18' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_148 : Operation 4855 [1/1] (1.81ns)   --->   "%add_ln51_14 = add i14 %phi_mul211, 18" [mm_mult.cc:51]   --->   Operation 4855 'add' 'add_ln51_14' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 4856 [1/1] (0.00ns)   --->   "%zext_ln51_19 = zext i14 %add_ln51_14 to i64" [mm_mult.cc:51]   --->   Operation 4856 'zext' 'zext_ln51_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_148 : Operation 4857 [1/1] (0.00ns)   --->   "%c_addr_18 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_19" [mm_mult.cc:51]   --->   Operation 4857 'getelementptr' 'c_addr_18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_148 : Operation 4858 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_18, i32* %c_addr_18, align 4" [mm_mult.cc:51]   --->   Operation 4858 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_148 : Operation 4859 [1/2] (3.25ns)   --->   "%c_buff_load_19 = load i32* %c_buff_addr_19, align 4" [mm_mult.cc:51]   --->   Operation 4859 'load' 'c_buff_load_19' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_148 : Operation 4860 [1/1] (1.81ns)   --->   "%add_ln51_15 = add i14 %phi_mul211, 19" [mm_mult.cc:51]   --->   Operation 4860 'add' 'add_ln51_15' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 4861 [1/1] (0.00ns)   --->   "%zext_ln51_20 = zext i14 %add_ln51_15 to i64" [mm_mult.cc:51]   --->   Operation 4861 'zext' 'zext_ln51_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_148 : Operation 4862 [1/1] (0.00ns)   --->   "%c_addr_19 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_20" [mm_mult.cc:51]   --->   Operation 4862 'getelementptr' 'c_addr_19' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_148 : Operation 4863 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_19, i32* %c_addr_19, align 4" [mm_mult.cc:51]   --->   Operation 4863 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_148 : Operation 4864 [2/2] (3.25ns)   --->   "%c_buff_load_20 = load i32* %c_buff_addr_20, align 16" [mm_mult.cc:51]   --->   Operation 4864 'load' 'c_buff_load_20' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_148 : Operation 4865 [2/2] (3.25ns)   --->   "%c_buff_load_21 = load i32* %c_buff_addr_21, align 4" [mm_mult.cc:51]   --->   Operation 4865 'load' 'c_buff_load_21' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 149 <SV = 18> <Delay = 6.50>
ST_149 : Operation 4866 [1/1] (1.81ns)   --->   "%add_ln51_114 = add i14 %phi_mul209, 22" [mm_mult.cc:51]   --->   Operation 4866 'add' 'add_ln51_114' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 4867 [1/1] (0.00ns)   --->   "%zext_ln51_121 = zext i14 %add_ln51_114 to i64" [mm_mult.cc:51]   --->   Operation 4867 'zext' 'zext_ln51_121' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_149 : Operation 4868 [1/1] (0.00ns)   --->   "%c_buff_addr_22 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_121" [mm_mult.cc:51]   --->   Operation 4868 'getelementptr' 'c_buff_addr_22' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_149 : Operation 4869 [1/1] (1.81ns)   --->   "%add_ln51_115 = add i14 %phi_mul209, 23" [mm_mult.cc:51]   --->   Operation 4869 'add' 'add_ln51_115' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 4870 [1/1] (0.00ns)   --->   "%zext_ln51_122 = zext i14 %add_ln51_115 to i64" [mm_mult.cc:51]   --->   Operation 4870 'zext' 'zext_ln51_122' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_149 : Operation 4871 [1/1] (0.00ns)   --->   "%c_buff_addr_23 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_122" [mm_mult.cc:51]   --->   Operation 4871 'getelementptr' 'c_buff_addr_23' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_149 : Operation 4872 [1/2] (3.25ns)   --->   "%c_buff_load_20 = load i32* %c_buff_addr_20, align 16" [mm_mult.cc:51]   --->   Operation 4872 'load' 'c_buff_load_20' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_149 : Operation 4873 [1/1] (1.81ns)   --->   "%add_ln51_16 = add i14 %phi_mul211, 20" [mm_mult.cc:51]   --->   Operation 4873 'add' 'add_ln51_16' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 4874 [1/1] (0.00ns)   --->   "%zext_ln51_21 = zext i14 %add_ln51_16 to i64" [mm_mult.cc:51]   --->   Operation 4874 'zext' 'zext_ln51_21' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_149 : Operation 4875 [1/1] (0.00ns)   --->   "%c_addr_20 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_21" [mm_mult.cc:51]   --->   Operation 4875 'getelementptr' 'c_addr_20' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_149 : Operation 4876 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_20, i32* %c_addr_20, align 4" [mm_mult.cc:51]   --->   Operation 4876 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_149 : Operation 4877 [1/2] (3.25ns)   --->   "%c_buff_load_21 = load i32* %c_buff_addr_21, align 4" [mm_mult.cc:51]   --->   Operation 4877 'load' 'c_buff_load_21' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_149 : Operation 4878 [1/1] (1.81ns)   --->   "%add_ln51_17 = add i14 %phi_mul211, 21" [mm_mult.cc:51]   --->   Operation 4878 'add' 'add_ln51_17' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 4879 [1/1] (0.00ns)   --->   "%zext_ln51_22 = zext i14 %add_ln51_17 to i64" [mm_mult.cc:51]   --->   Operation 4879 'zext' 'zext_ln51_22' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_149 : Operation 4880 [1/1] (0.00ns)   --->   "%c_addr_21 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_22" [mm_mult.cc:51]   --->   Operation 4880 'getelementptr' 'c_addr_21' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_149 : Operation 4881 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_21, i32* %c_addr_21, align 4" [mm_mult.cc:51]   --->   Operation 4881 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_149 : Operation 4882 [2/2] (3.25ns)   --->   "%c_buff_load_22 = load i32* %c_buff_addr_22, align 8" [mm_mult.cc:51]   --->   Operation 4882 'load' 'c_buff_load_22' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_149 : Operation 4883 [2/2] (3.25ns)   --->   "%c_buff_load_23 = load i32* %c_buff_addr_23, align 4" [mm_mult.cc:51]   --->   Operation 4883 'load' 'c_buff_load_23' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 150 <SV = 19> <Delay = 6.50>
ST_150 : Operation 4884 [1/1] (1.81ns)   --->   "%add_ln51_116 = add i14 %phi_mul209, 24" [mm_mult.cc:51]   --->   Operation 4884 'add' 'add_ln51_116' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 4885 [1/1] (0.00ns)   --->   "%zext_ln51_123 = zext i14 %add_ln51_116 to i64" [mm_mult.cc:51]   --->   Operation 4885 'zext' 'zext_ln51_123' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_150 : Operation 4886 [1/1] (0.00ns)   --->   "%c_buff_addr_24 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_123" [mm_mult.cc:51]   --->   Operation 4886 'getelementptr' 'c_buff_addr_24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_150 : Operation 4887 [1/1] (1.81ns)   --->   "%add_ln51_117 = add i14 %phi_mul209, 25" [mm_mult.cc:51]   --->   Operation 4887 'add' 'add_ln51_117' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 4888 [1/1] (0.00ns)   --->   "%zext_ln51_124 = zext i14 %add_ln51_117 to i64" [mm_mult.cc:51]   --->   Operation 4888 'zext' 'zext_ln51_124' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_150 : Operation 4889 [1/1] (0.00ns)   --->   "%c_buff_addr_25 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_124" [mm_mult.cc:51]   --->   Operation 4889 'getelementptr' 'c_buff_addr_25' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_150 : Operation 4890 [1/2] (3.25ns)   --->   "%c_buff_load_22 = load i32* %c_buff_addr_22, align 8" [mm_mult.cc:51]   --->   Operation 4890 'load' 'c_buff_load_22' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_150 : Operation 4891 [1/1] (1.81ns)   --->   "%add_ln51_18 = add i14 %phi_mul211, 22" [mm_mult.cc:51]   --->   Operation 4891 'add' 'add_ln51_18' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 4892 [1/1] (0.00ns)   --->   "%zext_ln51_23 = zext i14 %add_ln51_18 to i64" [mm_mult.cc:51]   --->   Operation 4892 'zext' 'zext_ln51_23' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_150 : Operation 4893 [1/1] (0.00ns)   --->   "%c_addr_22 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_23" [mm_mult.cc:51]   --->   Operation 4893 'getelementptr' 'c_addr_22' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_150 : Operation 4894 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_22, i32* %c_addr_22, align 4" [mm_mult.cc:51]   --->   Operation 4894 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_150 : Operation 4895 [1/2] (3.25ns)   --->   "%c_buff_load_23 = load i32* %c_buff_addr_23, align 4" [mm_mult.cc:51]   --->   Operation 4895 'load' 'c_buff_load_23' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_150 : Operation 4896 [1/1] (1.81ns)   --->   "%add_ln51_19 = add i14 %phi_mul211, 23" [mm_mult.cc:51]   --->   Operation 4896 'add' 'add_ln51_19' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 4897 [1/1] (0.00ns)   --->   "%zext_ln51_24 = zext i14 %add_ln51_19 to i64" [mm_mult.cc:51]   --->   Operation 4897 'zext' 'zext_ln51_24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_150 : Operation 4898 [1/1] (0.00ns)   --->   "%c_addr_23 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_24" [mm_mult.cc:51]   --->   Operation 4898 'getelementptr' 'c_addr_23' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_150 : Operation 4899 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_23, i32* %c_addr_23, align 4" [mm_mult.cc:51]   --->   Operation 4899 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_150 : Operation 4900 [2/2] (3.25ns)   --->   "%c_buff_load_24 = load i32* %c_buff_addr_24, align 16" [mm_mult.cc:51]   --->   Operation 4900 'load' 'c_buff_load_24' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_150 : Operation 4901 [2/2] (3.25ns)   --->   "%c_buff_load_25 = load i32* %c_buff_addr_25, align 4" [mm_mult.cc:51]   --->   Operation 4901 'load' 'c_buff_load_25' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 151 <SV = 20> <Delay = 6.50>
ST_151 : Operation 4902 [1/1] (1.81ns)   --->   "%add_ln51_118 = add i14 %phi_mul209, 26" [mm_mult.cc:51]   --->   Operation 4902 'add' 'add_ln51_118' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4903 [1/1] (0.00ns)   --->   "%zext_ln51_125 = zext i14 %add_ln51_118 to i64" [mm_mult.cc:51]   --->   Operation 4903 'zext' 'zext_ln51_125' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_151 : Operation 4904 [1/1] (0.00ns)   --->   "%c_buff_addr_26 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_125" [mm_mult.cc:51]   --->   Operation 4904 'getelementptr' 'c_buff_addr_26' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_151 : Operation 4905 [1/1] (1.81ns)   --->   "%add_ln51_119 = add i14 %phi_mul209, 27" [mm_mult.cc:51]   --->   Operation 4905 'add' 'add_ln51_119' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4906 [1/1] (0.00ns)   --->   "%zext_ln51_126 = zext i14 %add_ln51_119 to i64" [mm_mult.cc:51]   --->   Operation 4906 'zext' 'zext_ln51_126' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_151 : Operation 4907 [1/1] (0.00ns)   --->   "%c_buff_addr_27 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_126" [mm_mult.cc:51]   --->   Operation 4907 'getelementptr' 'c_buff_addr_27' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_151 : Operation 4908 [1/2] (3.25ns)   --->   "%c_buff_load_24 = load i32* %c_buff_addr_24, align 16" [mm_mult.cc:51]   --->   Operation 4908 'load' 'c_buff_load_24' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_151 : Operation 4909 [1/1] (1.81ns)   --->   "%add_ln51_20 = add i14 %phi_mul211, 24" [mm_mult.cc:51]   --->   Operation 4909 'add' 'add_ln51_20' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4910 [1/1] (0.00ns)   --->   "%zext_ln51_25 = zext i14 %add_ln51_20 to i64" [mm_mult.cc:51]   --->   Operation 4910 'zext' 'zext_ln51_25' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_151 : Operation 4911 [1/1] (0.00ns)   --->   "%c_addr_24 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_25" [mm_mult.cc:51]   --->   Operation 4911 'getelementptr' 'c_addr_24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_151 : Operation 4912 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_24, i32* %c_addr_24, align 4" [mm_mult.cc:51]   --->   Operation 4912 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_151 : Operation 4913 [1/2] (3.25ns)   --->   "%c_buff_load_25 = load i32* %c_buff_addr_25, align 4" [mm_mult.cc:51]   --->   Operation 4913 'load' 'c_buff_load_25' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_151 : Operation 4914 [1/1] (1.81ns)   --->   "%add_ln51_21 = add i14 %phi_mul211, 25" [mm_mult.cc:51]   --->   Operation 4914 'add' 'add_ln51_21' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 4915 [1/1] (0.00ns)   --->   "%zext_ln51_26 = zext i14 %add_ln51_21 to i64" [mm_mult.cc:51]   --->   Operation 4915 'zext' 'zext_ln51_26' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_151 : Operation 4916 [1/1] (0.00ns)   --->   "%c_addr_25 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_26" [mm_mult.cc:51]   --->   Operation 4916 'getelementptr' 'c_addr_25' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_151 : Operation 4917 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_25, i32* %c_addr_25, align 4" [mm_mult.cc:51]   --->   Operation 4917 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_151 : Operation 4918 [2/2] (3.25ns)   --->   "%c_buff_load_26 = load i32* %c_buff_addr_26, align 8" [mm_mult.cc:51]   --->   Operation 4918 'load' 'c_buff_load_26' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_151 : Operation 4919 [2/2] (3.25ns)   --->   "%c_buff_load_27 = load i32* %c_buff_addr_27, align 4" [mm_mult.cc:51]   --->   Operation 4919 'load' 'c_buff_load_27' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 152 <SV = 21> <Delay = 6.50>
ST_152 : Operation 4920 [1/1] (1.81ns)   --->   "%add_ln51_120 = add i14 %phi_mul209, 28" [mm_mult.cc:51]   --->   Operation 4920 'add' 'add_ln51_120' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 4921 [1/1] (0.00ns)   --->   "%zext_ln51_127 = zext i14 %add_ln51_120 to i64" [mm_mult.cc:51]   --->   Operation 4921 'zext' 'zext_ln51_127' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_152 : Operation 4922 [1/1] (0.00ns)   --->   "%c_buff_addr_28 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_127" [mm_mult.cc:51]   --->   Operation 4922 'getelementptr' 'c_buff_addr_28' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_152 : Operation 4923 [1/1] (1.81ns)   --->   "%add_ln51_121 = add i14 %phi_mul209, 29" [mm_mult.cc:51]   --->   Operation 4923 'add' 'add_ln51_121' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 4924 [1/1] (0.00ns)   --->   "%zext_ln51_128 = zext i14 %add_ln51_121 to i64" [mm_mult.cc:51]   --->   Operation 4924 'zext' 'zext_ln51_128' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_152 : Operation 4925 [1/1] (0.00ns)   --->   "%c_buff_addr_29 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_128" [mm_mult.cc:51]   --->   Operation 4925 'getelementptr' 'c_buff_addr_29' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_152 : Operation 4926 [1/2] (3.25ns)   --->   "%c_buff_load_26 = load i32* %c_buff_addr_26, align 8" [mm_mult.cc:51]   --->   Operation 4926 'load' 'c_buff_load_26' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_152 : Operation 4927 [1/1] (1.81ns)   --->   "%add_ln51_22 = add i14 %phi_mul211, 26" [mm_mult.cc:51]   --->   Operation 4927 'add' 'add_ln51_22' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 4928 [1/1] (0.00ns)   --->   "%zext_ln51_27 = zext i14 %add_ln51_22 to i64" [mm_mult.cc:51]   --->   Operation 4928 'zext' 'zext_ln51_27' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_152 : Operation 4929 [1/1] (0.00ns)   --->   "%c_addr_26 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_27" [mm_mult.cc:51]   --->   Operation 4929 'getelementptr' 'c_addr_26' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_152 : Operation 4930 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_26, i32* %c_addr_26, align 4" [mm_mult.cc:51]   --->   Operation 4930 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_152 : Operation 4931 [1/2] (3.25ns)   --->   "%c_buff_load_27 = load i32* %c_buff_addr_27, align 4" [mm_mult.cc:51]   --->   Operation 4931 'load' 'c_buff_load_27' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_152 : Operation 4932 [1/1] (1.81ns)   --->   "%add_ln51_23 = add i14 %phi_mul211, 27" [mm_mult.cc:51]   --->   Operation 4932 'add' 'add_ln51_23' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 4933 [1/1] (0.00ns)   --->   "%zext_ln51_28 = zext i14 %add_ln51_23 to i64" [mm_mult.cc:51]   --->   Operation 4933 'zext' 'zext_ln51_28' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_152 : Operation 4934 [1/1] (0.00ns)   --->   "%c_addr_27 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_28" [mm_mult.cc:51]   --->   Operation 4934 'getelementptr' 'c_addr_27' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_152 : Operation 4935 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_27, i32* %c_addr_27, align 4" [mm_mult.cc:51]   --->   Operation 4935 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_152 : Operation 4936 [2/2] (3.25ns)   --->   "%c_buff_load_28 = load i32* %c_buff_addr_28, align 16" [mm_mult.cc:51]   --->   Operation 4936 'load' 'c_buff_load_28' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_152 : Operation 4937 [2/2] (3.25ns)   --->   "%c_buff_load_29 = load i32* %c_buff_addr_29, align 4" [mm_mult.cc:51]   --->   Operation 4937 'load' 'c_buff_load_29' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 153 <SV = 22> <Delay = 6.50>
ST_153 : Operation 4938 [1/1] (1.81ns)   --->   "%add_ln51_122 = add i14 %phi_mul209, 30" [mm_mult.cc:51]   --->   Operation 4938 'add' 'add_ln51_122' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 4939 [1/1] (0.00ns)   --->   "%zext_ln51_129 = zext i14 %add_ln51_122 to i64" [mm_mult.cc:51]   --->   Operation 4939 'zext' 'zext_ln51_129' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_153 : Operation 4940 [1/1] (0.00ns)   --->   "%c_buff_addr_30 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_129" [mm_mult.cc:51]   --->   Operation 4940 'getelementptr' 'c_buff_addr_30' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_153 : Operation 4941 [1/1] (1.81ns)   --->   "%add_ln51_123 = add i14 %phi_mul209, 31" [mm_mult.cc:51]   --->   Operation 4941 'add' 'add_ln51_123' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 4942 [1/1] (0.00ns)   --->   "%zext_ln51_130 = zext i14 %add_ln51_123 to i64" [mm_mult.cc:51]   --->   Operation 4942 'zext' 'zext_ln51_130' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_153 : Operation 4943 [1/1] (0.00ns)   --->   "%c_buff_addr_31 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_130" [mm_mult.cc:51]   --->   Operation 4943 'getelementptr' 'c_buff_addr_31' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_153 : Operation 4944 [1/2] (3.25ns)   --->   "%c_buff_load_28 = load i32* %c_buff_addr_28, align 16" [mm_mult.cc:51]   --->   Operation 4944 'load' 'c_buff_load_28' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_153 : Operation 4945 [1/1] (1.81ns)   --->   "%add_ln51_24 = add i14 %phi_mul211, 28" [mm_mult.cc:51]   --->   Operation 4945 'add' 'add_ln51_24' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 4946 [1/1] (0.00ns)   --->   "%zext_ln51_29 = zext i14 %add_ln51_24 to i64" [mm_mult.cc:51]   --->   Operation 4946 'zext' 'zext_ln51_29' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_153 : Operation 4947 [1/1] (0.00ns)   --->   "%c_addr_28 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_29" [mm_mult.cc:51]   --->   Operation 4947 'getelementptr' 'c_addr_28' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_153 : Operation 4948 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_28, i32* %c_addr_28, align 4" [mm_mult.cc:51]   --->   Operation 4948 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_153 : Operation 4949 [1/2] (3.25ns)   --->   "%c_buff_load_29 = load i32* %c_buff_addr_29, align 4" [mm_mult.cc:51]   --->   Operation 4949 'load' 'c_buff_load_29' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_153 : Operation 4950 [1/1] (1.81ns)   --->   "%add_ln51_25 = add i14 %phi_mul211, 29" [mm_mult.cc:51]   --->   Operation 4950 'add' 'add_ln51_25' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 4951 [1/1] (0.00ns)   --->   "%zext_ln51_30 = zext i14 %add_ln51_25 to i64" [mm_mult.cc:51]   --->   Operation 4951 'zext' 'zext_ln51_30' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_153 : Operation 4952 [1/1] (0.00ns)   --->   "%c_addr_29 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_30" [mm_mult.cc:51]   --->   Operation 4952 'getelementptr' 'c_addr_29' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_153 : Operation 4953 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_29, i32* %c_addr_29, align 4" [mm_mult.cc:51]   --->   Operation 4953 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_153 : Operation 4954 [2/2] (3.25ns)   --->   "%c_buff_load_30 = load i32* %c_buff_addr_30, align 8" [mm_mult.cc:51]   --->   Operation 4954 'load' 'c_buff_load_30' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_153 : Operation 4955 [2/2] (3.25ns)   --->   "%c_buff_load_31 = load i32* %c_buff_addr_31, align 4" [mm_mult.cc:51]   --->   Operation 4955 'load' 'c_buff_load_31' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 154 <SV = 23> <Delay = 6.50>
ST_154 : Operation 4956 [1/1] (1.81ns)   --->   "%add_ln51_124 = add i14 %phi_mul209, 32" [mm_mult.cc:51]   --->   Operation 4956 'add' 'add_ln51_124' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 4957 [1/1] (0.00ns)   --->   "%zext_ln51_131 = zext i14 %add_ln51_124 to i64" [mm_mult.cc:51]   --->   Operation 4957 'zext' 'zext_ln51_131' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_154 : Operation 4958 [1/1] (0.00ns)   --->   "%c_buff_addr_32 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_131" [mm_mult.cc:51]   --->   Operation 4958 'getelementptr' 'c_buff_addr_32' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_154 : Operation 4959 [1/1] (1.81ns)   --->   "%add_ln51_125 = add i14 %phi_mul209, 33" [mm_mult.cc:51]   --->   Operation 4959 'add' 'add_ln51_125' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 4960 [1/1] (0.00ns)   --->   "%zext_ln51_132 = zext i14 %add_ln51_125 to i64" [mm_mult.cc:51]   --->   Operation 4960 'zext' 'zext_ln51_132' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_154 : Operation 4961 [1/1] (0.00ns)   --->   "%c_buff_addr_33 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_132" [mm_mult.cc:51]   --->   Operation 4961 'getelementptr' 'c_buff_addr_33' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_154 : Operation 4962 [1/2] (3.25ns)   --->   "%c_buff_load_30 = load i32* %c_buff_addr_30, align 8" [mm_mult.cc:51]   --->   Operation 4962 'load' 'c_buff_load_30' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_154 : Operation 4963 [1/1] (1.81ns)   --->   "%add_ln51_26 = add i14 %phi_mul211, 30" [mm_mult.cc:51]   --->   Operation 4963 'add' 'add_ln51_26' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 4964 [1/1] (0.00ns)   --->   "%zext_ln51_31 = zext i14 %add_ln51_26 to i64" [mm_mult.cc:51]   --->   Operation 4964 'zext' 'zext_ln51_31' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_154 : Operation 4965 [1/1] (0.00ns)   --->   "%c_addr_30 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_31" [mm_mult.cc:51]   --->   Operation 4965 'getelementptr' 'c_addr_30' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_154 : Operation 4966 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_30, i32* %c_addr_30, align 4" [mm_mult.cc:51]   --->   Operation 4966 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_154 : Operation 4967 [1/2] (3.25ns)   --->   "%c_buff_load_31 = load i32* %c_buff_addr_31, align 4" [mm_mult.cc:51]   --->   Operation 4967 'load' 'c_buff_load_31' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_154 : Operation 4968 [1/1] (1.81ns)   --->   "%add_ln51_27 = add i14 %phi_mul211, 31" [mm_mult.cc:51]   --->   Operation 4968 'add' 'add_ln51_27' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 4969 [1/1] (0.00ns)   --->   "%zext_ln51_32 = zext i14 %add_ln51_27 to i64" [mm_mult.cc:51]   --->   Operation 4969 'zext' 'zext_ln51_32' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_154 : Operation 4970 [1/1] (0.00ns)   --->   "%c_addr_31 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_32" [mm_mult.cc:51]   --->   Operation 4970 'getelementptr' 'c_addr_31' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_154 : Operation 4971 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_31, i32* %c_addr_31, align 4" [mm_mult.cc:51]   --->   Operation 4971 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_154 : Operation 4972 [2/2] (3.25ns)   --->   "%c_buff_load_32 = load i32* %c_buff_addr_32, align 16" [mm_mult.cc:51]   --->   Operation 4972 'load' 'c_buff_load_32' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_154 : Operation 4973 [2/2] (3.25ns)   --->   "%c_buff_load_33 = load i32* %c_buff_addr_33, align 4" [mm_mult.cc:51]   --->   Operation 4973 'load' 'c_buff_load_33' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 155 <SV = 24> <Delay = 6.50>
ST_155 : Operation 4974 [1/1] (1.81ns)   --->   "%add_ln51_126 = add i14 %phi_mul209, 34" [mm_mult.cc:51]   --->   Operation 4974 'add' 'add_ln51_126' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 4975 [1/1] (0.00ns)   --->   "%zext_ln51_133 = zext i14 %add_ln51_126 to i64" [mm_mult.cc:51]   --->   Operation 4975 'zext' 'zext_ln51_133' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_155 : Operation 4976 [1/1] (0.00ns)   --->   "%c_buff_addr_34 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_133" [mm_mult.cc:51]   --->   Operation 4976 'getelementptr' 'c_buff_addr_34' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_155 : Operation 4977 [1/1] (1.81ns)   --->   "%add_ln51_127 = add i14 %phi_mul209, 35" [mm_mult.cc:51]   --->   Operation 4977 'add' 'add_ln51_127' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 4978 [1/1] (0.00ns)   --->   "%zext_ln51_134 = zext i14 %add_ln51_127 to i64" [mm_mult.cc:51]   --->   Operation 4978 'zext' 'zext_ln51_134' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_155 : Operation 4979 [1/1] (0.00ns)   --->   "%c_buff_addr_35 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_134" [mm_mult.cc:51]   --->   Operation 4979 'getelementptr' 'c_buff_addr_35' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_155 : Operation 4980 [1/2] (3.25ns)   --->   "%c_buff_load_32 = load i32* %c_buff_addr_32, align 16" [mm_mult.cc:51]   --->   Operation 4980 'load' 'c_buff_load_32' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_155 : Operation 4981 [1/1] (1.81ns)   --->   "%add_ln51_28 = add i14 %phi_mul211, 32" [mm_mult.cc:51]   --->   Operation 4981 'add' 'add_ln51_28' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 4982 [1/1] (0.00ns)   --->   "%zext_ln51_33 = zext i14 %add_ln51_28 to i64" [mm_mult.cc:51]   --->   Operation 4982 'zext' 'zext_ln51_33' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_155 : Operation 4983 [1/1] (0.00ns)   --->   "%c_addr_32 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_33" [mm_mult.cc:51]   --->   Operation 4983 'getelementptr' 'c_addr_32' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_155 : Operation 4984 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_32, i32* %c_addr_32, align 4" [mm_mult.cc:51]   --->   Operation 4984 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_155 : Operation 4985 [1/2] (3.25ns)   --->   "%c_buff_load_33 = load i32* %c_buff_addr_33, align 4" [mm_mult.cc:51]   --->   Operation 4985 'load' 'c_buff_load_33' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_155 : Operation 4986 [1/1] (1.81ns)   --->   "%add_ln51_29 = add i14 %phi_mul211, 33" [mm_mult.cc:51]   --->   Operation 4986 'add' 'add_ln51_29' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 4987 [1/1] (0.00ns)   --->   "%zext_ln51_34 = zext i14 %add_ln51_29 to i64" [mm_mult.cc:51]   --->   Operation 4987 'zext' 'zext_ln51_34' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_155 : Operation 4988 [1/1] (0.00ns)   --->   "%c_addr_33 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_34" [mm_mult.cc:51]   --->   Operation 4988 'getelementptr' 'c_addr_33' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_155 : Operation 4989 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_33, i32* %c_addr_33, align 4" [mm_mult.cc:51]   --->   Operation 4989 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_155 : Operation 4990 [2/2] (3.25ns)   --->   "%c_buff_load_34 = load i32* %c_buff_addr_34, align 8" [mm_mult.cc:51]   --->   Operation 4990 'load' 'c_buff_load_34' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_155 : Operation 4991 [2/2] (3.25ns)   --->   "%c_buff_load_35 = load i32* %c_buff_addr_35, align 4" [mm_mult.cc:51]   --->   Operation 4991 'load' 'c_buff_load_35' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 156 <SV = 25> <Delay = 6.50>
ST_156 : Operation 4992 [1/1] (1.81ns)   --->   "%add_ln51_128 = add i14 %phi_mul209, 36" [mm_mult.cc:51]   --->   Operation 4992 'add' 'add_ln51_128' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 4993 [1/1] (0.00ns)   --->   "%zext_ln51_135 = zext i14 %add_ln51_128 to i64" [mm_mult.cc:51]   --->   Operation 4993 'zext' 'zext_ln51_135' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_156 : Operation 4994 [1/1] (0.00ns)   --->   "%c_buff_addr_36 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_135" [mm_mult.cc:51]   --->   Operation 4994 'getelementptr' 'c_buff_addr_36' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_156 : Operation 4995 [1/1] (1.81ns)   --->   "%add_ln51_129 = add i14 %phi_mul209, 37" [mm_mult.cc:51]   --->   Operation 4995 'add' 'add_ln51_129' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 4996 [1/1] (0.00ns)   --->   "%zext_ln51_136 = zext i14 %add_ln51_129 to i64" [mm_mult.cc:51]   --->   Operation 4996 'zext' 'zext_ln51_136' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_156 : Operation 4997 [1/1] (0.00ns)   --->   "%c_buff_addr_37 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_136" [mm_mult.cc:51]   --->   Operation 4997 'getelementptr' 'c_buff_addr_37' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_156 : Operation 4998 [1/2] (3.25ns)   --->   "%c_buff_load_34 = load i32* %c_buff_addr_34, align 8" [mm_mult.cc:51]   --->   Operation 4998 'load' 'c_buff_load_34' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_156 : Operation 4999 [1/1] (1.81ns)   --->   "%add_ln51_30 = add i14 %phi_mul211, 34" [mm_mult.cc:51]   --->   Operation 4999 'add' 'add_ln51_30' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 5000 [1/1] (0.00ns)   --->   "%zext_ln51_35 = zext i14 %add_ln51_30 to i64" [mm_mult.cc:51]   --->   Operation 5000 'zext' 'zext_ln51_35' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_156 : Operation 5001 [1/1] (0.00ns)   --->   "%c_addr_34 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_35" [mm_mult.cc:51]   --->   Operation 5001 'getelementptr' 'c_addr_34' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_156 : Operation 5002 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_34, i32* %c_addr_34, align 4" [mm_mult.cc:51]   --->   Operation 5002 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_156 : Operation 5003 [1/2] (3.25ns)   --->   "%c_buff_load_35 = load i32* %c_buff_addr_35, align 4" [mm_mult.cc:51]   --->   Operation 5003 'load' 'c_buff_load_35' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_156 : Operation 5004 [1/1] (1.81ns)   --->   "%add_ln51_31 = add i14 %phi_mul211, 35" [mm_mult.cc:51]   --->   Operation 5004 'add' 'add_ln51_31' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 5005 [1/1] (0.00ns)   --->   "%zext_ln51_36 = zext i14 %add_ln51_31 to i64" [mm_mult.cc:51]   --->   Operation 5005 'zext' 'zext_ln51_36' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_156 : Operation 5006 [1/1] (0.00ns)   --->   "%c_addr_35 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_36" [mm_mult.cc:51]   --->   Operation 5006 'getelementptr' 'c_addr_35' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_156 : Operation 5007 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_35, i32* %c_addr_35, align 4" [mm_mult.cc:51]   --->   Operation 5007 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_156 : Operation 5008 [2/2] (3.25ns)   --->   "%c_buff_load_36 = load i32* %c_buff_addr_36, align 16" [mm_mult.cc:51]   --->   Operation 5008 'load' 'c_buff_load_36' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_156 : Operation 5009 [2/2] (3.25ns)   --->   "%c_buff_load_37 = load i32* %c_buff_addr_37, align 4" [mm_mult.cc:51]   --->   Operation 5009 'load' 'c_buff_load_37' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 157 <SV = 26> <Delay = 6.50>
ST_157 : Operation 5010 [1/1] (1.81ns)   --->   "%add_ln51_130 = add i14 %phi_mul209, 38" [mm_mult.cc:51]   --->   Operation 5010 'add' 'add_ln51_130' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 5011 [1/1] (0.00ns)   --->   "%zext_ln51_137 = zext i14 %add_ln51_130 to i64" [mm_mult.cc:51]   --->   Operation 5011 'zext' 'zext_ln51_137' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_157 : Operation 5012 [1/1] (0.00ns)   --->   "%c_buff_addr_38 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_137" [mm_mult.cc:51]   --->   Operation 5012 'getelementptr' 'c_buff_addr_38' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_157 : Operation 5013 [1/1] (1.81ns)   --->   "%add_ln51_131 = add i14 %phi_mul209, 39" [mm_mult.cc:51]   --->   Operation 5013 'add' 'add_ln51_131' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 5014 [1/1] (0.00ns)   --->   "%zext_ln51_138 = zext i14 %add_ln51_131 to i64" [mm_mult.cc:51]   --->   Operation 5014 'zext' 'zext_ln51_138' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_157 : Operation 5015 [1/1] (0.00ns)   --->   "%c_buff_addr_39 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_138" [mm_mult.cc:51]   --->   Operation 5015 'getelementptr' 'c_buff_addr_39' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_157 : Operation 5016 [1/2] (3.25ns)   --->   "%c_buff_load_36 = load i32* %c_buff_addr_36, align 16" [mm_mult.cc:51]   --->   Operation 5016 'load' 'c_buff_load_36' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_157 : Operation 5017 [1/1] (1.81ns)   --->   "%add_ln51_32 = add i14 %phi_mul211, 36" [mm_mult.cc:51]   --->   Operation 5017 'add' 'add_ln51_32' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 5018 [1/1] (0.00ns)   --->   "%zext_ln51_37 = zext i14 %add_ln51_32 to i64" [mm_mult.cc:51]   --->   Operation 5018 'zext' 'zext_ln51_37' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_157 : Operation 5019 [1/1] (0.00ns)   --->   "%c_addr_36 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_37" [mm_mult.cc:51]   --->   Operation 5019 'getelementptr' 'c_addr_36' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_157 : Operation 5020 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_36, i32* %c_addr_36, align 4" [mm_mult.cc:51]   --->   Operation 5020 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_157 : Operation 5021 [1/2] (3.25ns)   --->   "%c_buff_load_37 = load i32* %c_buff_addr_37, align 4" [mm_mult.cc:51]   --->   Operation 5021 'load' 'c_buff_load_37' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_157 : Operation 5022 [1/1] (1.81ns)   --->   "%add_ln51_33 = add i14 %phi_mul211, 37" [mm_mult.cc:51]   --->   Operation 5022 'add' 'add_ln51_33' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 5023 [1/1] (0.00ns)   --->   "%zext_ln51_38 = zext i14 %add_ln51_33 to i64" [mm_mult.cc:51]   --->   Operation 5023 'zext' 'zext_ln51_38' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_157 : Operation 5024 [1/1] (0.00ns)   --->   "%c_addr_37 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_38" [mm_mult.cc:51]   --->   Operation 5024 'getelementptr' 'c_addr_37' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_157 : Operation 5025 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_37, i32* %c_addr_37, align 4" [mm_mult.cc:51]   --->   Operation 5025 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_157 : Operation 5026 [2/2] (3.25ns)   --->   "%c_buff_load_38 = load i32* %c_buff_addr_38, align 8" [mm_mult.cc:51]   --->   Operation 5026 'load' 'c_buff_load_38' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_157 : Operation 5027 [2/2] (3.25ns)   --->   "%c_buff_load_39 = load i32* %c_buff_addr_39, align 4" [mm_mult.cc:51]   --->   Operation 5027 'load' 'c_buff_load_39' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 158 <SV = 27> <Delay = 6.50>
ST_158 : Operation 5028 [1/1] (1.81ns)   --->   "%add_ln51_132 = add i14 %phi_mul209, 40" [mm_mult.cc:51]   --->   Operation 5028 'add' 'add_ln51_132' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 5029 [1/1] (0.00ns)   --->   "%zext_ln51_139 = zext i14 %add_ln51_132 to i64" [mm_mult.cc:51]   --->   Operation 5029 'zext' 'zext_ln51_139' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_158 : Operation 5030 [1/1] (0.00ns)   --->   "%c_buff_addr_40 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_139" [mm_mult.cc:51]   --->   Operation 5030 'getelementptr' 'c_buff_addr_40' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_158 : Operation 5031 [1/1] (1.81ns)   --->   "%add_ln51_133 = add i14 %phi_mul209, 41" [mm_mult.cc:51]   --->   Operation 5031 'add' 'add_ln51_133' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 5032 [1/1] (0.00ns)   --->   "%zext_ln51_140 = zext i14 %add_ln51_133 to i64" [mm_mult.cc:51]   --->   Operation 5032 'zext' 'zext_ln51_140' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_158 : Operation 5033 [1/1] (0.00ns)   --->   "%c_buff_addr_41 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_140" [mm_mult.cc:51]   --->   Operation 5033 'getelementptr' 'c_buff_addr_41' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_158 : Operation 5034 [1/2] (3.25ns)   --->   "%c_buff_load_38 = load i32* %c_buff_addr_38, align 8" [mm_mult.cc:51]   --->   Operation 5034 'load' 'c_buff_load_38' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_158 : Operation 5035 [1/1] (1.81ns)   --->   "%add_ln51_34 = add i14 %phi_mul211, 38" [mm_mult.cc:51]   --->   Operation 5035 'add' 'add_ln51_34' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 5036 [1/1] (0.00ns)   --->   "%zext_ln51_39 = zext i14 %add_ln51_34 to i64" [mm_mult.cc:51]   --->   Operation 5036 'zext' 'zext_ln51_39' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_158 : Operation 5037 [1/1] (0.00ns)   --->   "%c_addr_38 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_39" [mm_mult.cc:51]   --->   Operation 5037 'getelementptr' 'c_addr_38' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_158 : Operation 5038 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_38, i32* %c_addr_38, align 4" [mm_mult.cc:51]   --->   Operation 5038 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_158 : Operation 5039 [1/2] (3.25ns)   --->   "%c_buff_load_39 = load i32* %c_buff_addr_39, align 4" [mm_mult.cc:51]   --->   Operation 5039 'load' 'c_buff_load_39' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_158 : Operation 5040 [1/1] (1.81ns)   --->   "%add_ln51_35 = add i14 %phi_mul211, 39" [mm_mult.cc:51]   --->   Operation 5040 'add' 'add_ln51_35' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 5041 [1/1] (0.00ns)   --->   "%zext_ln51_40 = zext i14 %add_ln51_35 to i64" [mm_mult.cc:51]   --->   Operation 5041 'zext' 'zext_ln51_40' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_158 : Operation 5042 [1/1] (0.00ns)   --->   "%c_addr_39 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_40" [mm_mult.cc:51]   --->   Operation 5042 'getelementptr' 'c_addr_39' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_158 : Operation 5043 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_39, i32* %c_addr_39, align 4" [mm_mult.cc:51]   --->   Operation 5043 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_158 : Operation 5044 [2/2] (3.25ns)   --->   "%c_buff_load_40 = load i32* %c_buff_addr_40, align 16" [mm_mult.cc:51]   --->   Operation 5044 'load' 'c_buff_load_40' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_158 : Operation 5045 [2/2] (3.25ns)   --->   "%c_buff_load_41 = load i32* %c_buff_addr_41, align 4" [mm_mult.cc:51]   --->   Operation 5045 'load' 'c_buff_load_41' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 159 <SV = 28> <Delay = 6.50>
ST_159 : Operation 5046 [1/1] (1.81ns)   --->   "%add_ln51_134 = add i14 %phi_mul209, 42" [mm_mult.cc:51]   --->   Operation 5046 'add' 'add_ln51_134' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 5047 [1/1] (0.00ns)   --->   "%zext_ln51_141 = zext i14 %add_ln51_134 to i64" [mm_mult.cc:51]   --->   Operation 5047 'zext' 'zext_ln51_141' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_159 : Operation 5048 [1/1] (0.00ns)   --->   "%c_buff_addr_42 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_141" [mm_mult.cc:51]   --->   Operation 5048 'getelementptr' 'c_buff_addr_42' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_159 : Operation 5049 [1/1] (1.81ns)   --->   "%add_ln51_135 = add i14 %phi_mul209, 43" [mm_mult.cc:51]   --->   Operation 5049 'add' 'add_ln51_135' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 5050 [1/1] (0.00ns)   --->   "%zext_ln51_142 = zext i14 %add_ln51_135 to i64" [mm_mult.cc:51]   --->   Operation 5050 'zext' 'zext_ln51_142' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_159 : Operation 5051 [1/1] (0.00ns)   --->   "%c_buff_addr_43 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_142" [mm_mult.cc:51]   --->   Operation 5051 'getelementptr' 'c_buff_addr_43' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_159 : Operation 5052 [1/2] (3.25ns)   --->   "%c_buff_load_40 = load i32* %c_buff_addr_40, align 16" [mm_mult.cc:51]   --->   Operation 5052 'load' 'c_buff_load_40' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_159 : Operation 5053 [1/1] (1.81ns)   --->   "%add_ln51_36 = add i14 %phi_mul211, 40" [mm_mult.cc:51]   --->   Operation 5053 'add' 'add_ln51_36' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 5054 [1/1] (0.00ns)   --->   "%zext_ln51_41 = zext i14 %add_ln51_36 to i64" [mm_mult.cc:51]   --->   Operation 5054 'zext' 'zext_ln51_41' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_159 : Operation 5055 [1/1] (0.00ns)   --->   "%c_addr_40 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_41" [mm_mult.cc:51]   --->   Operation 5055 'getelementptr' 'c_addr_40' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_159 : Operation 5056 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_40, i32* %c_addr_40, align 4" [mm_mult.cc:51]   --->   Operation 5056 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_159 : Operation 5057 [1/2] (3.25ns)   --->   "%c_buff_load_41 = load i32* %c_buff_addr_41, align 4" [mm_mult.cc:51]   --->   Operation 5057 'load' 'c_buff_load_41' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_159 : Operation 5058 [1/1] (1.81ns)   --->   "%add_ln51_37 = add i14 %phi_mul211, 41" [mm_mult.cc:51]   --->   Operation 5058 'add' 'add_ln51_37' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 5059 [1/1] (0.00ns)   --->   "%zext_ln51_42 = zext i14 %add_ln51_37 to i64" [mm_mult.cc:51]   --->   Operation 5059 'zext' 'zext_ln51_42' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_159 : Operation 5060 [1/1] (0.00ns)   --->   "%c_addr_41 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_42" [mm_mult.cc:51]   --->   Operation 5060 'getelementptr' 'c_addr_41' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_159 : Operation 5061 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_41, i32* %c_addr_41, align 4" [mm_mult.cc:51]   --->   Operation 5061 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_159 : Operation 5062 [2/2] (3.25ns)   --->   "%c_buff_load_42 = load i32* %c_buff_addr_42, align 8" [mm_mult.cc:51]   --->   Operation 5062 'load' 'c_buff_load_42' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_159 : Operation 5063 [2/2] (3.25ns)   --->   "%c_buff_load_43 = load i32* %c_buff_addr_43, align 4" [mm_mult.cc:51]   --->   Operation 5063 'load' 'c_buff_load_43' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 160 <SV = 29> <Delay = 6.50>
ST_160 : Operation 5064 [1/1] (1.81ns)   --->   "%add_ln51_136 = add i14 %phi_mul209, 44" [mm_mult.cc:51]   --->   Operation 5064 'add' 'add_ln51_136' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 5065 [1/1] (0.00ns)   --->   "%zext_ln51_143 = zext i14 %add_ln51_136 to i64" [mm_mult.cc:51]   --->   Operation 5065 'zext' 'zext_ln51_143' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_160 : Operation 5066 [1/1] (0.00ns)   --->   "%c_buff_addr_44 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_143" [mm_mult.cc:51]   --->   Operation 5066 'getelementptr' 'c_buff_addr_44' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_160 : Operation 5067 [1/1] (1.81ns)   --->   "%add_ln51_137 = add i14 %phi_mul209, 45" [mm_mult.cc:51]   --->   Operation 5067 'add' 'add_ln51_137' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 5068 [1/1] (0.00ns)   --->   "%zext_ln51_144 = zext i14 %add_ln51_137 to i64" [mm_mult.cc:51]   --->   Operation 5068 'zext' 'zext_ln51_144' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_160 : Operation 5069 [1/1] (0.00ns)   --->   "%c_buff_addr_45 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_144" [mm_mult.cc:51]   --->   Operation 5069 'getelementptr' 'c_buff_addr_45' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_160 : Operation 5070 [1/2] (3.25ns)   --->   "%c_buff_load_42 = load i32* %c_buff_addr_42, align 8" [mm_mult.cc:51]   --->   Operation 5070 'load' 'c_buff_load_42' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_160 : Operation 5071 [1/1] (1.81ns)   --->   "%add_ln51_38 = add i14 %phi_mul211, 42" [mm_mult.cc:51]   --->   Operation 5071 'add' 'add_ln51_38' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 5072 [1/1] (0.00ns)   --->   "%zext_ln51_43 = zext i14 %add_ln51_38 to i64" [mm_mult.cc:51]   --->   Operation 5072 'zext' 'zext_ln51_43' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_160 : Operation 5073 [1/1] (0.00ns)   --->   "%c_addr_42 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_43" [mm_mult.cc:51]   --->   Operation 5073 'getelementptr' 'c_addr_42' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_160 : Operation 5074 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_42, i32* %c_addr_42, align 4" [mm_mult.cc:51]   --->   Operation 5074 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_160 : Operation 5075 [1/2] (3.25ns)   --->   "%c_buff_load_43 = load i32* %c_buff_addr_43, align 4" [mm_mult.cc:51]   --->   Operation 5075 'load' 'c_buff_load_43' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_160 : Operation 5076 [1/1] (1.81ns)   --->   "%add_ln51_39 = add i14 %phi_mul211, 43" [mm_mult.cc:51]   --->   Operation 5076 'add' 'add_ln51_39' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 5077 [1/1] (0.00ns)   --->   "%zext_ln51_44 = zext i14 %add_ln51_39 to i64" [mm_mult.cc:51]   --->   Operation 5077 'zext' 'zext_ln51_44' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_160 : Operation 5078 [1/1] (0.00ns)   --->   "%c_addr_43 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_44" [mm_mult.cc:51]   --->   Operation 5078 'getelementptr' 'c_addr_43' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_160 : Operation 5079 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_43, i32* %c_addr_43, align 4" [mm_mult.cc:51]   --->   Operation 5079 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_160 : Operation 5080 [2/2] (3.25ns)   --->   "%c_buff_load_44 = load i32* %c_buff_addr_44, align 16" [mm_mult.cc:51]   --->   Operation 5080 'load' 'c_buff_load_44' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_160 : Operation 5081 [2/2] (3.25ns)   --->   "%c_buff_load_45 = load i32* %c_buff_addr_45, align 4" [mm_mult.cc:51]   --->   Operation 5081 'load' 'c_buff_load_45' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 161 <SV = 30> <Delay = 6.50>
ST_161 : Operation 5082 [1/1] (1.81ns)   --->   "%add_ln51_138 = add i14 %phi_mul209, 46" [mm_mult.cc:51]   --->   Operation 5082 'add' 'add_ln51_138' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 5083 [1/1] (0.00ns)   --->   "%zext_ln51_145 = zext i14 %add_ln51_138 to i64" [mm_mult.cc:51]   --->   Operation 5083 'zext' 'zext_ln51_145' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_161 : Operation 5084 [1/1] (0.00ns)   --->   "%c_buff_addr_46 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_145" [mm_mult.cc:51]   --->   Operation 5084 'getelementptr' 'c_buff_addr_46' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_161 : Operation 5085 [1/1] (1.81ns)   --->   "%add_ln51_139 = add i14 %phi_mul209, 47" [mm_mult.cc:51]   --->   Operation 5085 'add' 'add_ln51_139' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 5086 [1/1] (0.00ns)   --->   "%zext_ln51_146 = zext i14 %add_ln51_139 to i64" [mm_mult.cc:51]   --->   Operation 5086 'zext' 'zext_ln51_146' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_161 : Operation 5087 [1/1] (0.00ns)   --->   "%c_buff_addr_47 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_146" [mm_mult.cc:51]   --->   Operation 5087 'getelementptr' 'c_buff_addr_47' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_161 : Operation 5088 [1/2] (3.25ns)   --->   "%c_buff_load_44 = load i32* %c_buff_addr_44, align 16" [mm_mult.cc:51]   --->   Operation 5088 'load' 'c_buff_load_44' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_161 : Operation 5089 [1/1] (1.81ns)   --->   "%add_ln51_40 = add i14 %phi_mul211, 44" [mm_mult.cc:51]   --->   Operation 5089 'add' 'add_ln51_40' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 5090 [1/1] (0.00ns)   --->   "%zext_ln51_45 = zext i14 %add_ln51_40 to i64" [mm_mult.cc:51]   --->   Operation 5090 'zext' 'zext_ln51_45' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_161 : Operation 5091 [1/1] (0.00ns)   --->   "%c_addr_44 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_45" [mm_mult.cc:51]   --->   Operation 5091 'getelementptr' 'c_addr_44' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_161 : Operation 5092 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_44, i32* %c_addr_44, align 4" [mm_mult.cc:51]   --->   Operation 5092 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_161 : Operation 5093 [1/2] (3.25ns)   --->   "%c_buff_load_45 = load i32* %c_buff_addr_45, align 4" [mm_mult.cc:51]   --->   Operation 5093 'load' 'c_buff_load_45' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_161 : Operation 5094 [1/1] (1.81ns)   --->   "%add_ln51_41 = add i14 %phi_mul211, 45" [mm_mult.cc:51]   --->   Operation 5094 'add' 'add_ln51_41' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 5095 [1/1] (0.00ns)   --->   "%zext_ln51_46 = zext i14 %add_ln51_41 to i64" [mm_mult.cc:51]   --->   Operation 5095 'zext' 'zext_ln51_46' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_161 : Operation 5096 [1/1] (0.00ns)   --->   "%c_addr_45 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_46" [mm_mult.cc:51]   --->   Operation 5096 'getelementptr' 'c_addr_45' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_161 : Operation 5097 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_45, i32* %c_addr_45, align 4" [mm_mult.cc:51]   --->   Operation 5097 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_161 : Operation 5098 [2/2] (3.25ns)   --->   "%c_buff_load_46 = load i32* %c_buff_addr_46, align 8" [mm_mult.cc:51]   --->   Operation 5098 'load' 'c_buff_load_46' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_161 : Operation 5099 [2/2] (3.25ns)   --->   "%c_buff_load_47 = load i32* %c_buff_addr_47, align 4" [mm_mult.cc:51]   --->   Operation 5099 'load' 'c_buff_load_47' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 162 <SV = 31> <Delay = 6.50>
ST_162 : Operation 5100 [1/1] (1.81ns)   --->   "%add_ln51_140 = add i14 %phi_mul209, 48" [mm_mult.cc:51]   --->   Operation 5100 'add' 'add_ln51_140' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 5101 [1/1] (0.00ns)   --->   "%zext_ln51_147 = zext i14 %add_ln51_140 to i64" [mm_mult.cc:51]   --->   Operation 5101 'zext' 'zext_ln51_147' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_162 : Operation 5102 [1/1] (0.00ns)   --->   "%c_buff_addr_48 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_147" [mm_mult.cc:51]   --->   Operation 5102 'getelementptr' 'c_buff_addr_48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_162 : Operation 5103 [1/1] (1.81ns)   --->   "%add_ln51_141 = add i14 %phi_mul209, 49" [mm_mult.cc:51]   --->   Operation 5103 'add' 'add_ln51_141' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 5104 [1/1] (0.00ns)   --->   "%zext_ln51_148 = zext i14 %add_ln51_141 to i64" [mm_mult.cc:51]   --->   Operation 5104 'zext' 'zext_ln51_148' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_162 : Operation 5105 [1/1] (0.00ns)   --->   "%c_buff_addr_49 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_148" [mm_mult.cc:51]   --->   Operation 5105 'getelementptr' 'c_buff_addr_49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_162 : Operation 5106 [1/2] (3.25ns)   --->   "%c_buff_load_46 = load i32* %c_buff_addr_46, align 8" [mm_mult.cc:51]   --->   Operation 5106 'load' 'c_buff_load_46' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_162 : Operation 5107 [1/1] (1.81ns)   --->   "%add_ln51_42 = add i14 %phi_mul211, 46" [mm_mult.cc:51]   --->   Operation 5107 'add' 'add_ln51_42' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 5108 [1/1] (0.00ns)   --->   "%zext_ln51_47 = zext i14 %add_ln51_42 to i64" [mm_mult.cc:51]   --->   Operation 5108 'zext' 'zext_ln51_47' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_162 : Operation 5109 [1/1] (0.00ns)   --->   "%c_addr_46 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_47" [mm_mult.cc:51]   --->   Operation 5109 'getelementptr' 'c_addr_46' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_162 : Operation 5110 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_46, i32* %c_addr_46, align 4" [mm_mult.cc:51]   --->   Operation 5110 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_162 : Operation 5111 [1/2] (3.25ns)   --->   "%c_buff_load_47 = load i32* %c_buff_addr_47, align 4" [mm_mult.cc:51]   --->   Operation 5111 'load' 'c_buff_load_47' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_162 : Operation 5112 [1/1] (1.81ns)   --->   "%add_ln51_43 = add i14 %phi_mul211, 47" [mm_mult.cc:51]   --->   Operation 5112 'add' 'add_ln51_43' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 5113 [1/1] (0.00ns)   --->   "%zext_ln51_48 = zext i14 %add_ln51_43 to i64" [mm_mult.cc:51]   --->   Operation 5113 'zext' 'zext_ln51_48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_162 : Operation 5114 [1/1] (0.00ns)   --->   "%c_addr_47 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_48" [mm_mult.cc:51]   --->   Operation 5114 'getelementptr' 'c_addr_47' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_162 : Operation 5115 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_47, i32* %c_addr_47, align 4" [mm_mult.cc:51]   --->   Operation 5115 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_162 : Operation 5116 [2/2] (3.25ns)   --->   "%c_buff_load_48 = load i32* %c_buff_addr_48, align 16" [mm_mult.cc:51]   --->   Operation 5116 'load' 'c_buff_load_48' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_162 : Operation 5117 [2/2] (3.25ns)   --->   "%c_buff_load_49 = load i32* %c_buff_addr_49, align 4" [mm_mult.cc:51]   --->   Operation 5117 'load' 'c_buff_load_49' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 163 <SV = 32> <Delay = 6.50>
ST_163 : Operation 5118 [1/1] (1.81ns)   --->   "%add_ln51_142 = add i14 %phi_mul209, 50" [mm_mult.cc:51]   --->   Operation 5118 'add' 'add_ln51_142' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 5119 [1/1] (0.00ns)   --->   "%zext_ln51_149 = zext i14 %add_ln51_142 to i64" [mm_mult.cc:51]   --->   Operation 5119 'zext' 'zext_ln51_149' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_163 : Operation 5120 [1/1] (0.00ns)   --->   "%c_buff_addr_50 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_149" [mm_mult.cc:51]   --->   Operation 5120 'getelementptr' 'c_buff_addr_50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_163 : Operation 5121 [1/1] (1.81ns)   --->   "%add_ln51_143 = add i14 %phi_mul209, 51" [mm_mult.cc:51]   --->   Operation 5121 'add' 'add_ln51_143' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 5122 [1/1] (0.00ns)   --->   "%zext_ln51_150 = zext i14 %add_ln51_143 to i64" [mm_mult.cc:51]   --->   Operation 5122 'zext' 'zext_ln51_150' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_163 : Operation 5123 [1/1] (0.00ns)   --->   "%c_buff_addr_51 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_150" [mm_mult.cc:51]   --->   Operation 5123 'getelementptr' 'c_buff_addr_51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_163 : Operation 5124 [1/2] (3.25ns)   --->   "%c_buff_load_48 = load i32* %c_buff_addr_48, align 16" [mm_mult.cc:51]   --->   Operation 5124 'load' 'c_buff_load_48' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_163 : Operation 5125 [1/1] (1.81ns)   --->   "%add_ln51_44 = add i14 %phi_mul211, 48" [mm_mult.cc:51]   --->   Operation 5125 'add' 'add_ln51_44' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 5126 [1/1] (0.00ns)   --->   "%zext_ln51_49 = zext i14 %add_ln51_44 to i64" [mm_mult.cc:51]   --->   Operation 5126 'zext' 'zext_ln51_49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_163 : Operation 5127 [1/1] (0.00ns)   --->   "%c_addr_48 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_49" [mm_mult.cc:51]   --->   Operation 5127 'getelementptr' 'c_addr_48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_163 : Operation 5128 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_48, i32* %c_addr_48, align 4" [mm_mult.cc:51]   --->   Operation 5128 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_163 : Operation 5129 [1/2] (3.25ns)   --->   "%c_buff_load_49 = load i32* %c_buff_addr_49, align 4" [mm_mult.cc:51]   --->   Operation 5129 'load' 'c_buff_load_49' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_163 : Operation 5130 [1/1] (1.81ns)   --->   "%add_ln51_45 = add i14 %phi_mul211, 49" [mm_mult.cc:51]   --->   Operation 5130 'add' 'add_ln51_45' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 5131 [1/1] (0.00ns)   --->   "%zext_ln51_50 = zext i14 %add_ln51_45 to i64" [mm_mult.cc:51]   --->   Operation 5131 'zext' 'zext_ln51_50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_163 : Operation 5132 [1/1] (0.00ns)   --->   "%c_addr_49 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_50" [mm_mult.cc:51]   --->   Operation 5132 'getelementptr' 'c_addr_49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_163 : Operation 5133 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_49, i32* %c_addr_49, align 4" [mm_mult.cc:51]   --->   Operation 5133 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_163 : Operation 5134 [2/2] (3.25ns)   --->   "%c_buff_load_50 = load i32* %c_buff_addr_50, align 8" [mm_mult.cc:51]   --->   Operation 5134 'load' 'c_buff_load_50' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_163 : Operation 5135 [2/2] (3.25ns)   --->   "%c_buff_load_51 = load i32* %c_buff_addr_51, align 4" [mm_mult.cc:51]   --->   Operation 5135 'load' 'c_buff_load_51' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 164 <SV = 33> <Delay = 6.50>
ST_164 : Operation 5136 [1/1] (1.81ns)   --->   "%add_ln51_144 = add i14 %phi_mul209, 52" [mm_mult.cc:51]   --->   Operation 5136 'add' 'add_ln51_144' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 5137 [1/1] (0.00ns)   --->   "%zext_ln51_151 = zext i14 %add_ln51_144 to i64" [mm_mult.cc:51]   --->   Operation 5137 'zext' 'zext_ln51_151' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_164 : Operation 5138 [1/1] (0.00ns)   --->   "%c_buff_addr_52 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_151" [mm_mult.cc:51]   --->   Operation 5138 'getelementptr' 'c_buff_addr_52' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_164 : Operation 5139 [1/1] (1.81ns)   --->   "%add_ln51_145 = add i14 %phi_mul209, 53" [mm_mult.cc:51]   --->   Operation 5139 'add' 'add_ln51_145' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 5140 [1/1] (0.00ns)   --->   "%zext_ln51_152 = zext i14 %add_ln51_145 to i64" [mm_mult.cc:51]   --->   Operation 5140 'zext' 'zext_ln51_152' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_164 : Operation 5141 [1/1] (0.00ns)   --->   "%c_buff_addr_53 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_152" [mm_mult.cc:51]   --->   Operation 5141 'getelementptr' 'c_buff_addr_53' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_164 : Operation 5142 [1/2] (3.25ns)   --->   "%c_buff_load_50 = load i32* %c_buff_addr_50, align 8" [mm_mult.cc:51]   --->   Operation 5142 'load' 'c_buff_load_50' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_164 : Operation 5143 [1/1] (1.81ns)   --->   "%add_ln51_46 = add i14 %phi_mul211, 50" [mm_mult.cc:51]   --->   Operation 5143 'add' 'add_ln51_46' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 5144 [1/1] (0.00ns)   --->   "%zext_ln51_51 = zext i14 %add_ln51_46 to i64" [mm_mult.cc:51]   --->   Operation 5144 'zext' 'zext_ln51_51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_164 : Operation 5145 [1/1] (0.00ns)   --->   "%c_addr_50 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_51" [mm_mult.cc:51]   --->   Operation 5145 'getelementptr' 'c_addr_50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_164 : Operation 5146 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_50, i32* %c_addr_50, align 4" [mm_mult.cc:51]   --->   Operation 5146 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_164 : Operation 5147 [1/2] (3.25ns)   --->   "%c_buff_load_51 = load i32* %c_buff_addr_51, align 4" [mm_mult.cc:51]   --->   Operation 5147 'load' 'c_buff_load_51' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_164 : Operation 5148 [1/1] (1.81ns)   --->   "%add_ln51_47 = add i14 %phi_mul211, 51" [mm_mult.cc:51]   --->   Operation 5148 'add' 'add_ln51_47' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 5149 [1/1] (0.00ns)   --->   "%zext_ln51_52 = zext i14 %add_ln51_47 to i64" [mm_mult.cc:51]   --->   Operation 5149 'zext' 'zext_ln51_52' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_164 : Operation 5150 [1/1] (0.00ns)   --->   "%c_addr_51 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_52" [mm_mult.cc:51]   --->   Operation 5150 'getelementptr' 'c_addr_51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_164 : Operation 5151 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_51, i32* %c_addr_51, align 4" [mm_mult.cc:51]   --->   Operation 5151 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_164 : Operation 5152 [2/2] (3.25ns)   --->   "%c_buff_load_52 = load i32* %c_buff_addr_52, align 16" [mm_mult.cc:51]   --->   Operation 5152 'load' 'c_buff_load_52' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_164 : Operation 5153 [2/2] (3.25ns)   --->   "%c_buff_load_53 = load i32* %c_buff_addr_53, align 4" [mm_mult.cc:51]   --->   Operation 5153 'load' 'c_buff_load_53' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 165 <SV = 34> <Delay = 6.50>
ST_165 : Operation 5154 [1/1] (1.81ns)   --->   "%add_ln51_146 = add i14 %phi_mul209, 54" [mm_mult.cc:51]   --->   Operation 5154 'add' 'add_ln51_146' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 5155 [1/1] (0.00ns)   --->   "%zext_ln51_153 = zext i14 %add_ln51_146 to i64" [mm_mult.cc:51]   --->   Operation 5155 'zext' 'zext_ln51_153' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_165 : Operation 5156 [1/1] (0.00ns)   --->   "%c_buff_addr_54 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_153" [mm_mult.cc:51]   --->   Operation 5156 'getelementptr' 'c_buff_addr_54' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_165 : Operation 5157 [1/1] (1.81ns)   --->   "%add_ln51_147 = add i14 %phi_mul209, 55" [mm_mult.cc:51]   --->   Operation 5157 'add' 'add_ln51_147' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 5158 [1/1] (0.00ns)   --->   "%zext_ln51_154 = zext i14 %add_ln51_147 to i64" [mm_mult.cc:51]   --->   Operation 5158 'zext' 'zext_ln51_154' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_165 : Operation 5159 [1/1] (0.00ns)   --->   "%c_buff_addr_55 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_154" [mm_mult.cc:51]   --->   Operation 5159 'getelementptr' 'c_buff_addr_55' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_165 : Operation 5160 [1/2] (3.25ns)   --->   "%c_buff_load_52 = load i32* %c_buff_addr_52, align 16" [mm_mult.cc:51]   --->   Operation 5160 'load' 'c_buff_load_52' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_165 : Operation 5161 [1/1] (1.81ns)   --->   "%add_ln51_48 = add i14 %phi_mul211, 52" [mm_mult.cc:51]   --->   Operation 5161 'add' 'add_ln51_48' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 5162 [1/1] (0.00ns)   --->   "%zext_ln51_53 = zext i14 %add_ln51_48 to i64" [mm_mult.cc:51]   --->   Operation 5162 'zext' 'zext_ln51_53' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_165 : Operation 5163 [1/1] (0.00ns)   --->   "%c_addr_52 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_53" [mm_mult.cc:51]   --->   Operation 5163 'getelementptr' 'c_addr_52' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_165 : Operation 5164 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_52, i32* %c_addr_52, align 4" [mm_mult.cc:51]   --->   Operation 5164 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_165 : Operation 5165 [1/2] (3.25ns)   --->   "%c_buff_load_53 = load i32* %c_buff_addr_53, align 4" [mm_mult.cc:51]   --->   Operation 5165 'load' 'c_buff_load_53' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_165 : Operation 5166 [1/1] (1.81ns)   --->   "%add_ln51_49 = add i14 %phi_mul211, 53" [mm_mult.cc:51]   --->   Operation 5166 'add' 'add_ln51_49' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 5167 [1/1] (0.00ns)   --->   "%zext_ln51_54 = zext i14 %add_ln51_49 to i64" [mm_mult.cc:51]   --->   Operation 5167 'zext' 'zext_ln51_54' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_165 : Operation 5168 [1/1] (0.00ns)   --->   "%c_addr_53 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_54" [mm_mult.cc:51]   --->   Operation 5168 'getelementptr' 'c_addr_53' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_165 : Operation 5169 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_53, i32* %c_addr_53, align 4" [mm_mult.cc:51]   --->   Operation 5169 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_165 : Operation 5170 [2/2] (3.25ns)   --->   "%c_buff_load_54 = load i32* %c_buff_addr_54, align 8" [mm_mult.cc:51]   --->   Operation 5170 'load' 'c_buff_load_54' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_165 : Operation 5171 [2/2] (3.25ns)   --->   "%c_buff_load_55 = load i32* %c_buff_addr_55, align 4" [mm_mult.cc:51]   --->   Operation 5171 'load' 'c_buff_load_55' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 166 <SV = 35> <Delay = 6.50>
ST_166 : Operation 5172 [1/1] (1.81ns)   --->   "%add_ln51_148 = add i14 %phi_mul209, 56" [mm_mult.cc:51]   --->   Operation 5172 'add' 'add_ln51_148' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 5173 [1/1] (0.00ns)   --->   "%zext_ln51_155 = zext i14 %add_ln51_148 to i64" [mm_mult.cc:51]   --->   Operation 5173 'zext' 'zext_ln51_155' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_166 : Operation 5174 [1/1] (0.00ns)   --->   "%c_buff_addr_56 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_155" [mm_mult.cc:51]   --->   Operation 5174 'getelementptr' 'c_buff_addr_56' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_166 : Operation 5175 [1/1] (1.81ns)   --->   "%add_ln51_149 = add i14 %phi_mul209, 57" [mm_mult.cc:51]   --->   Operation 5175 'add' 'add_ln51_149' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 5176 [1/1] (0.00ns)   --->   "%zext_ln51_156 = zext i14 %add_ln51_149 to i64" [mm_mult.cc:51]   --->   Operation 5176 'zext' 'zext_ln51_156' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_166 : Operation 5177 [1/1] (0.00ns)   --->   "%c_buff_addr_57 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_156" [mm_mult.cc:51]   --->   Operation 5177 'getelementptr' 'c_buff_addr_57' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_166 : Operation 5178 [1/2] (3.25ns)   --->   "%c_buff_load_54 = load i32* %c_buff_addr_54, align 8" [mm_mult.cc:51]   --->   Operation 5178 'load' 'c_buff_load_54' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_166 : Operation 5179 [1/1] (1.81ns)   --->   "%add_ln51_50 = add i14 %phi_mul211, 54" [mm_mult.cc:51]   --->   Operation 5179 'add' 'add_ln51_50' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 5180 [1/1] (0.00ns)   --->   "%zext_ln51_55 = zext i14 %add_ln51_50 to i64" [mm_mult.cc:51]   --->   Operation 5180 'zext' 'zext_ln51_55' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_166 : Operation 5181 [1/1] (0.00ns)   --->   "%c_addr_54 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_55" [mm_mult.cc:51]   --->   Operation 5181 'getelementptr' 'c_addr_54' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_166 : Operation 5182 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_54, i32* %c_addr_54, align 4" [mm_mult.cc:51]   --->   Operation 5182 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_166 : Operation 5183 [1/2] (3.25ns)   --->   "%c_buff_load_55 = load i32* %c_buff_addr_55, align 4" [mm_mult.cc:51]   --->   Operation 5183 'load' 'c_buff_load_55' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_166 : Operation 5184 [1/1] (1.81ns)   --->   "%add_ln51_51 = add i14 %phi_mul211, 55" [mm_mult.cc:51]   --->   Operation 5184 'add' 'add_ln51_51' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 5185 [1/1] (0.00ns)   --->   "%zext_ln51_56 = zext i14 %add_ln51_51 to i64" [mm_mult.cc:51]   --->   Operation 5185 'zext' 'zext_ln51_56' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_166 : Operation 5186 [1/1] (0.00ns)   --->   "%c_addr_55 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_56" [mm_mult.cc:51]   --->   Operation 5186 'getelementptr' 'c_addr_55' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_166 : Operation 5187 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_55, i32* %c_addr_55, align 4" [mm_mult.cc:51]   --->   Operation 5187 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_166 : Operation 5188 [2/2] (3.25ns)   --->   "%c_buff_load_56 = load i32* %c_buff_addr_56, align 16" [mm_mult.cc:51]   --->   Operation 5188 'load' 'c_buff_load_56' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_166 : Operation 5189 [2/2] (3.25ns)   --->   "%c_buff_load_57 = load i32* %c_buff_addr_57, align 4" [mm_mult.cc:51]   --->   Operation 5189 'load' 'c_buff_load_57' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 167 <SV = 36> <Delay = 6.50>
ST_167 : Operation 5190 [1/1] (1.81ns)   --->   "%add_ln51_150 = add i14 %phi_mul209, 58" [mm_mult.cc:51]   --->   Operation 5190 'add' 'add_ln51_150' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 5191 [1/1] (0.00ns)   --->   "%zext_ln51_157 = zext i14 %add_ln51_150 to i64" [mm_mult.cc:51]   --->   Operation 5191 'zext' 'zext_ln51_157' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_167 : Operation 5192 [1/1] (0.00ns)   --->   "%c_buff_addr_58 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_157" [mm_mult.cc:51]   --->   Operation 5192 'getelementptr' 'c_buff_addr_58' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_167 : Operation 5193 [1/1] (1.81ns)   --->   "%add_ln51_151 = add i14 %phi_mul209, 59" [mm_mult.cc:51]   --->   Operation 5193 'add' 'add_ln51_151' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 5194 [1/1] (0.00ns)   --->   "%zext_ln51_158 = zext i14 %add_ln51_151 to i64" [mm_mult.cc:51]   --->   Operation 5194 'zext' 'zext_ln51_158' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_167 : Operation 5195 [1/1] (0.00ns)   --->   "%c_buff_addr_59 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_158" [mm_mult.cc:51]   --->   Operation 5195 'getelementptr' 'c_buff_addr_59' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_167 : Operation 5196 [1/2] (3.25ns)   --->   "%c_buff_load_56 = load i32* %c_buff_addr_56, align 16" [mm_mult.cc:51]   --->   Operation 5196 'load' 'c_buff_load_56' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_167 : Operation 5197 [1/1] (1.81ns)   --->   "%add_ln51_52 = add i14 %phi_mul211, 56" [mm_mult.cc:51]   --->   Operation 5197 'add' 'add_ln51_52' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 5198 [1/1] (0.00ns)   --->   "%zext_ln51_57 = zext i14 %add_ln51_52 to i64" [mm_mult.cc:51]   --->   Operation 5198 'zext' 'zext_ln51_57' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_167 : Operation 5199 [1/1] (0.00ns)   --->   "%c_addr_56 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_57" [mm_mult.cc:51]   --->   Operation 5199 'getelementptr' 'c_addr_56' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_167 : Operation 5200 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_56, i32* %c_addr_56, align 4" [mm_mult.cc:51]   --->   Operation 5200 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_167 : Operation 5201 [1/2] (3.25ns)   --->   "%c_buff_load_57 = load i32* %c_buff_addr_57, align 4" [mm_mult.cc:51]   --->   Operation 5201 'load' 'c_buff_load_57' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_167 : Operation 5202 [1/1] (1.81ns)   --->   "%add_ln51_53 = add i14 %phi_mul211, 57" [mm_mult.cc:51]   --->   Operation 5202 'add' 'add_ln51_53' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 5203 [1/1] (0.00ns)   --->   "%zext_ln51_58 = zext i14 %add_ln51_53 to i64" [mm_mult.cc:51]   --->   Operation 5203 'zext' 'zext_ln51_58' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_167 : Operation 5204 [1/1] (0.00ns)   --->   "%c_addr_57 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_58" [mm_mult.cc:51]   --->   Operation 5204 'getelementptr' 'c_addr_57' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_167 : Operation 5205 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_57, i32* %c_addr_57, align 4" [mm_mult.cc:51]   --->   Operation 5205 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_167 : Operation 5206 [2/2] (3.25ns)   --->   "%c_buff_load_58 = load i32* %c_buff_addr_58, align 8" [mm_mult.cc:51]   --->   Operation 5206 'load' 'c_buff_load_58' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_167 : Operation 5207 [2/2] (3.25ns)   --->   "%c_buff_load_59 = load i32* %c_buff_addr_59, align 4" [mm_mult.cc:51]   --->   Operation 5207 'load' 'c_buff_load_59' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 168 <SV = 37> <Delay = 6.50>
ST_168 : Operation 5208 [1/1] (1.81ns)   --->   "%add_ln51_152 = add i14 %phi_mul209, 60" [mm_mult.cc:51]   --->   Operation 5208 'add' 'add_ln51_152' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 5209 [1/1] (0.00ns)   --->   "%zext_ln51_159 = zext i14 %add_ln51_152 to i64" [mm_mult.cc:51]   --->   Operation 5209 'zext' 'zext_ln51_159' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_168 : Operation 5210 [1/1] (0.00ns)   --->   "%c_buff_addr_60 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_159" [mm_mult.cc:51]   --->   Operation 5210 'getelementptr' 'c_buff_addr_60' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_168 : Operation 5211 [1/1] (1.81ns)   --->   "%add_ln51_153 = add i14 %phi_mul209, 61" [mm_mult.cc:51]   --->   Operation 5211 'add' 'add_ln51_153' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 5212 [1/1] (0.00ns)   --->   "%zext_ln51_160 = zext i14 %add_ln51_153 to i64" [mm_mult.cc:51]   --->   Operation 5212 'zext' 'zext_ln51_160' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_168 : Operation 5213 [1/1] (0.00ns)   --->   "%c_buff_addr_61 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_160" [mm_mult.cc:51]   --->   Operation 5213 'getelementptr' 'c_buff_addr_61' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_168 : Operation 5214 [1/2] (3.25ns)   --->   "%c_buff_load_58 = load i32* %c_buff_addr_58, align 8" [mm_mult.cc:51]   --->   Operation 5214 'load' 'c_buff_load_58' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_168 : Operation 5215 [1/1] (1.81ns)   --->   "%add_ln51_54 = add i14 %phi_mul211, 58" [mm_mult.cc:51]   --->   Operation 5215 'add' 'add_ln51_54' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 5216 [1/1] (0.00ns)   --->   "%zext_ln51_59 = zext i14 %add_ln51_54 to i64" [mm_mult.cc:51]   --->   Operation 5216 'zext' 'zext_ln51_59' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_168 : Operation 5217 [1/1] (0.00ns)   --->   "%c_addr_58 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_59" [mm_mult.cc:51]   --->   Operation 5217 'getelementptr' 'c_addr_58' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_168 : Operation 5218 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_58, i32* %c_addr_58, align 4" [mm_mult.cc:51]   --->   Operation 5218 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_168 : Operation 5219 [1/2] (3.25ns)   --->   "%c_buff_load_59 = load i32* %c_buff_addr_59, align 4" [mm_mult.cc:51]   --->   Operation 5219 'load' 'c_buff_load_59' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_168 : Operation 5220 [1/1] (1.81ns)   --->   "%add_ln51_55 = add i14 %phi_mul211, 59" [mm_mult.cc:51]   --->   Operation 5220 'add' 'add_ln51_55' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 5221 [1/1] (0.00ns)   --->   "%zext_ln51_60 = zext i14 %add_ln51_55 to i64" [mm_mult.cc:51]   --->   Operation 5221 'zext' 'zext_ln51_60' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_168 : Operation 5222 [1/1] (0.00ns)   --->   "%c_addr_59 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_60" [mm_mult.cc:51]   --->   Operation 5222 'getelementptr' 'c_addr_59' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_168 : Operation 5223 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_59, i32* %c_addr_59, align 4" [mm_mult.cc:51]   --->   Operation 5223 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_168 : Operation 5224 [2/2] (3.25ns)   --->   "%c_buff_load_60 = load i32* %c_buff_addr_60, align 16" [mm_mult.cc:51]   --->   Operation 5224 'load' 'c_buff_load_60' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_168 : Operation 5225 [2/2] (3.25ns)   --->   "%c_buff_load_61 = load i32* %c_buff_addr_61, align 4" [mm_mult.cc:51]   --->   Operation 5225 'load' 'c_buff_load_61' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 169 <SV = 38> <Delay = 6.50>
ST_169 : Operation 5226 [1/1] (1.81ns)   --->   "%add_ln51_154 = add i14 %phi_mul209, 62" [mm_mult.cc:51]   --->   Operation 5226 'add' 'add_ln51_154' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 5227 [1/1] (0.00ns)   --->   "%zext_ln51_161 = zext i14 %add_ln51_154 to i64" [mm_mult.cc:51]   --->   Operation 5227 'zext' 'zext_ln51_161' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_169 : Operation 5228 [1/1] (0.00ns)   --->   "%c_buff_addr_62 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_161" [mm_mult.cc:51]   --->   Operation 5228 'getelementptr' 'c_buff_addr_62' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_169 : Operation 5229 [1/1] (1.81ns)   --->   "%add_ln51_155 = add i14 %phi_mul209, 63" [mm_mult.cc:51]   --->   Operation 5229 'add' 'add_ln51_155' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 5230 [1/1] (0.00ns)   --->   "%zext_ln51_162 = zext i14 %add_ln51_155 to i64" [mm_mult.cc:51]   --->   Operation 5230 'zext' 'zext_ln51_162' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_169 : Operation 5231 [1/1] (0.00ns)   --->   "%c_buff_addr_63 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_162" [mm_mult.cc:51]   --->   Operation 5231 'getelementptr' 'c_buff_addr_63' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_169 : Operation 5232 [1/2] (3.25ns)   --->   "%c_buff_load_60 = load i32* %c_buff_addr_60, align 16" [mm_mult.cc:51]   --->   Operation 5232 'load' 'c_buff_load_60' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_169 : Operation 5233 [1/1] (1.81ns)   --->   "%add_ln51_56 = add i14 %phi_mul211, 60" [mm_mult.cc:51]   --->   Operation 5233 'add' 'add_ln51_56' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 5234 [1/1] (0.00ns)   --->   "%zext_ln51_61 = zext i14 %add_ln51_56 to i64" [mm_mult.cc:51]   --->   Operation 5234 'zext' 'zext_ln51_61' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_169 : Operation 5235 [1/1] (0.00ns)   --->   "%c_addr_60 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_61" [mm_mult.cc:51]   --->   Operation 5235 'getelementptr' 'c_addr_60' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_169 : Operation 5236 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_60, i32* %c_addr_60, align 4" [mm_mult.cc:51]   --->   Operation 5236 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_169 : Operation 5237 [1/2] (3.25ns)   --->   "%c_buff_load_61 = load i32* %c_buff_addr_61, align 4" [mm_mult.cc:51]   --->   Operation 5237 'load' 'c_buff_load_61' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_169 : Operation 5238 [1/1] (1.81ns)   --->   "%add_ln51_57 = add i14 %phi_mul211, 61" [mm_mult.cc:51]   --->   Operation 5238 'add' 'add_ln51_57' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 5239 [1/1] (0.00ns)   --->   "%zext_ln51_62 = zext i14 %add_ln51_57 to i64" [mm_mult.cc:51]   --->   Operation 5239 'zext' 'zext_ln51_62' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_169 : Operation 5240 [1/1] (0.00ns)   --->   "%c_addr_61 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_62" [mm_mult.cc:51]   --->   Operation 5240 'getelementptr' 'c_addr_61' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_169 : Operation 5241 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_61, i32* %c_addr_61, align 4" [mm_mult.cc:51]   --->   Operation 5241 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_169 : Operation 5242 [2/2] (3.25ns)   --->   "%c_buff_load_62 = load i32* %c_buff_addr_62, align 8" [mm_mult.cc:51]   --->   Operation 5242 'load' 'c_buff_load_62' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_169 : Operation 5243 [2/2] (3.25ns)   --->   "%c_buff_load_63 = load i32* %c_buff_addr_63, align 4" [mm_mult.cc:51]   --->   Operation 5243 'load' 'c_buff_load_63' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 170 <SV = 39> <Delay = 6.50>
ST_170 : Operation 5244 [1/1] (1.81ns)   --->   "%add_ln51_156 = add i14 %phi_mul209, 64" [mm_mult.cc:51]   --->   Operation 5244 'add' 'add_ln51_156' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 5245 [1/1] (0.00ns)   --->   "%zext_ln51_163 = zext i14 %add_ln51_156 to i64" [mm_mult.cc:51]   --->   Operation 5245 'zext' 'zext_ln51_163' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_170 : Operation 5246 [1/1] (0.00ns)   --->   "%c_buff_addr_64 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_163" [mm_mult.cc:51]   --->   Operation 5246 'getelementptr' 'c_buff_addr_64' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_170 : Operation 5247 [1/1] (1.81ns)   --->   "%add_ln51_157 = add i14 %phi_mul209, 65" [mm_mult.cc:51]   --->   Operation 5247 'add' 'add_ln51_157' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 5248 [1/1] (0.00ns)   --->   "%zext_ln51_164 = zext i14 %add_ln51_157 to i64" [mm_mult.cc:51]   --->   Operation 5248 'zext' 'zext_ln51_164' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_170 : Operation 5249 [1/1] (0.00ns)   --->   "%c_buff_addr_65 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_164" [mm_mult.cc:51]   --->   Operation 5249 'getelementptr' 'c_buff_addr_65' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_170 : Operation 5250 [1/2] (3.25ns)   --->   "%c_buff_load_62 = load i32* %c_buff_addr_62, align 8" [mm_mult.cc:51]   --->   Operation 5250 'load' 'c_buff_load_62' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_170 : Operation 5251 [1/1] (1.81ns)   --->   "%add_ln51_58 = add i14 %phi_mul211, 62" [mm_mult.cc:51]   --->   Operation 5251 'add' 'add_ln51_58' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 5252 [1/1] (0.00ns)   --->   "%zext_ln51_63 = zext i14 %add_ln51_58 to i64" [mm_mult.cc:51]   --->   Operation 5252 'zext' 'zext_ln51_63' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_170 : Operation 5253 [1/1] (0.00ns)   --->   "%c_addr_62 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_63" [mm_mult.cc:51]   --->   Operation 5253 'getelementptr' 'c_addr_62' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_170 : Operation 5254 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_62, i32* %c_addr_62, align 4" [mm_mult.cc:51]   --->   Operation 5254 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_170 : Operation 5255 [1/2] (3.25ns)   --->   "%c_buff_load_63 = load i32* %c_buff_addr_63, align 4" [mm_mult.cc:51]   --->   Operation 5255 'load' 'c_buff_load_63' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_170 : Operation 5256 [1/1] (1.81ns)   --->   "%add_ln51_59 = add i14 %phi_mul211, 63" [mm_mult.cc:51]   --->   Operation 5256 'add' 'add_ln51_59' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 5257 [1/1] (0.00ns)   --->   "%zext_ln51_64 = zext i14 %add_ln51_59 to i64" [mm_mult.cc:51]   --->   Operation 5257 'zext' 'zext_ln51_64' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_170 : Operation 5258 [1/1] (0.00ns)   --->   "%c_addr_63 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_64" [mm_mult.cc:51]   --->   Operation 5258 'getelementptr' 'c_addr_63' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_170 : Operation 5259 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_63, i32* %c_addr_63, align 4" [mm_mult.cc:51]   --->   Operation 5259 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_170 : Operation 5260 [2/2] (3.25ns)   --->   "%c_buff_load_64 = load i32* %c_buff_addr_64, align 16" [mm_mult.cc:51]   --->   Operation 5260 'load' 'c_buff_load_64' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_170 : Operation 5261 [2/2] (3.25ns)   --->   "%c_buff_load_65 = load i32* %c_buff_addr_65, align 4" [mm_mult.cc:51]   --->   Operation 5261 'load' 'c_buff_load_65' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 171 <SV = 40> <Delay = 6.50>
ST_171 : Operation 5262 [1/1] (1.81ns)   --->   "%add_ln51_158 = add i14 %phi_mul209, 66" [mm_mult.cc:51]   --->   Operation 5262 'add' 'add_ln51_158' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 5263 [1/1] (0.00ns)   --->   "%zext_ln51_165 = zext i14 %add_ln51_158 to i64" [mm_mult.cc:51]   --->   Operation 5263 'zext' 'zext_ln51_165' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_171 : Operation 5264 [1/1] (0.00ns)   --->   "%c_buff_addr_66 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_165" [mm_mult.cc:51]   --->   Operation 5264 'getelementptr' 'c_buff_addr_66' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_171 : Operation 5265 [1/1] (1.81ns)   --->   "%add_ln51_159 = add i14 %phi_mul209, 67" [mm_mult.cc:51]   --->   Operation 5265 'add' 'add_ln51_159' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 5266 [1/1] (0.00ns)   --->   "%zext_ln51_166 = zext i14 %add_ln51_159 to i64" [mm_mult.cc:51]   --->   Operation 5266 'zext' 'zext_ln51_166' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_171 : Operation 5267 [1/1] (0.00ns)   --->   "%c_buff_addr_67 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_166" [mm_mult.cc:51]   --->   Operation 5267 'getelementptr' 'c_buff_addr_67' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_171 : Operation 5268 [1/2] (3.25ns)   --->   "%c_buff_load_64 = load i32* %c_buff_addr_64, align 16" [mm_mult.cc:51]   --->   Operation 5268 'load' 'c_buff_load_64' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_171 : Operation 5269 [1/1] (1.81ns)   --->   "%add_ln51_60 = add i14 %phi_mul211, 64" [mm_mult.cc:51]   --->   Operation 5269 'add' 'add_ln51_60' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 5270 [1/1] (0.00ns)   --->   "%zext_ln51_65 = zext i14 %add_ln51_60 to i64" [mm_mult.cc:51]   --->   Operation 5270 'zext' 'zext_ln51_65' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_171 : Operation 5271 [1/1] (0.00ns)   --->   "%c_addr_64 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_65" [mm_mult.cc:51]   --->   Operation 5271 'getelementptr' 'c_addr_64' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_171 : Operation 5272 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_64, i32* %c_addr_64, align 4" [mm_mult.cc:51]   --->   Operation 5272 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_171 : Operation 5273 [1/2] (3.25ns)   --->   "%c_buff_load_65 = load i32* %c_buff_addr_65, align 4" [mm_mult.cc:51]   --->   Operation 5273 'load' 'c_buff_load_65' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_171 : Operation 5274 [1/1] (1.81ns)   --->   "%add_ln51_61 = add i14 %phi_mul211, 65" [mm_mult.cc:51]   --->   Operation 5274 'add' 'add_ln51_61' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 5275 [1/1] (0.00ns)   --->   "%zext_ln51_66 = zext i14 %add_ln51_61 to i64" [mm_mult.cc:51]   --->   Operation 5275 'zext' 'zext_ln51_66' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_171 : Operation 5276 [1/1] (0.00ns)   --->   "%c_addr_65 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_66" [mm_mult.cc:51]   --->   Operation 5276 'getelementptr' 'c_addr_65' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_171 : Operation 5277 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_65, i32* %c_addr_65, align 4" [mm_mult.cc:51]   --->   Operation 5277 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_171 : Operation 5278 [2/2] (3.25ns)   --->   "%c_buff_load_66 = load i32* %c_buff_addr_66, align 8" [mm_mult.cc:51]   --->   Operation 5278 'load' 'c_buff_load_66' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_171 : Operation 5279 [2/2] (3.25ns)   --->   "%c_buff_load_67 = load i32* %c_buff_addr_67, align 4" [mm_mult.cc:51]   --->   Operation 5279 'load' 'c_buff_load_67' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 172 <SV = 41> <Delay = 6.50>
ST_172 : Operation 5280 [1/1] (1.81ns)   --->   "%add_ln51_160 = add i14 %phi_mul209, 68" [mm_mult.cc:51]   --->   Operation 5280 'add' 'add_ln51_160' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 5281 [1/1] (0.00ns)   --->   "%zext_ln51_167 = zext i14 %add_ln51_160 to i64" [mm_mult.cc:51]   --->   Operation 5281 'zext' 'zext_ln51_167' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_172 : Operation 5282 [1/1] (0.00ns)   --->   "%c_buff_addr_68 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_167" [mm_mult.cc:51]   --->   Operation 5282 'getelementptr' 'c_buff_addr_68' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_172 : Operation 5283 [1/1] (1.81ns)   --->   "%add_ln51_161 = add i14 %phi_mul209, 69" [mm_mult.cc:51]   --->   Operation 5283 'add' 'add_ln51_161' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 5284 [1/1] (0.00ns)   --->   "%zext_ln51_168 = zext i14 %add_ln51_161 to i64" [mm_mult.cc:51]   --->   Operation 5284 'zext' 'zext_ln51_168' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_172 : Operation 5285 [1/1] (0.00ns)   --->   "%c_buff_addr_69 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_168" [mm_mult.cc:51]   --->   Operation 5285 'getelementptr' 'c_buff_addr_69' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_172 : Operation 5286 [1/2] (3.25ns)   --->   "%c_buff_load_66 = load i32* %c_buff_addr_66, align 8" [mm_mult.cc:51]   --->   Operation 5286 'load' 'c_buff_load_66' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_172 : Operation 5287 [1/1] (1.81ns)   --->   "%add_ln51_62 = add i14 %phi_mul211, 66" [mm_mult.cc:51]   --->   Operation 5287 'add' 'add_ln51_62' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 5288 [1/1] (0.00ns)   --->   "%zext_ln51_67 = zext i14 %add_ln51_62 to i64" [mm_mult.cc:51]   --->   Operation 5288 'zext' 'zext_ln51_67' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_172 : Operation 5289 [1/1] (0.00ns)   --->   "%c_addr_66 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_67" [mm_mult.cc:51]   --->   Operation 5289 'getelementptr' 'c_addr_66' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_172 : Operation 5290 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_66, i32* %c_addr_66, align 4" [mm_mult.cc:51]   --->   Operation 5290 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_172 : Operation 5291 [1/2] (3.25ns)   --->   "%c_buff_load_67 = load i32* %c_buff_addr_67, align 4" [mm_mult.cc:51]   --->   Operation 5291 'load' 'c_buff_load_67' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_172 : Operation 5292 [1/1] (1.81ns)   --->   "%add_ln51_63 = add i14 %phi_mul211, 67" [mm_mult.cc:51]   --->   Operation 5292 'add' 'add_ln51_63' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 5293 [1/1] (0.00ns)   --->   "%zext_ln51_68 = zext i14 %add_ln51_63 to i64" [mm_mult.cc:51]   --->   Operation 5293 'zext' 'zext_ln51_68' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_172 : Operation 5294 [1/1] (0.00ns)   --->   "%c_addr_67 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_68" [mm_mult.cc:51]   --->   Operation 5294 'getelementptr' 'c_addr_67' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_172 : Operation 5295 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_67, i32* %c_addr_67, align 4" [mm_mult.cc:51]   --->   Operation 5295 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_172 : Operation 5296 [2/2] (3.25ns)   --->   "%c_buff_load_68 = load i32* %c_buff_addr_68, align 16" [mm_mult.cc:51]   --->   Operation 5296 'load' 'c_buff_load_68' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_172 : Operation 5297 [2/2] (3.25ns)   --->   "%c_buff_load_69 = load i32* %c_buff_addr_69, align 4" [mm_mult.cc:51]   --->   Operation 5297 'load' 'c_buff_load_69' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 173 <SV = 42> <Delay = 6.50>
ST_173 : Operation 5298 [1/1] (1.81ns)   --->   "%add_ln51_162 = add i14 %phi_mul209, 70" [mm_mult.cc:51]   --->   Operation 5298 'add' 'add_ln51_162' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 5299 [1/1] (0.00ns)   --->   "%zext_ln51_169 = zext i14 %add_ln51_162 to i64" [mm_mult.cc:51]   --->   Operation 5299 'zext' 'zext_ln51_169' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_173 : Operation 5300 [1/1] (0.00ns)   --->   "%c_buff_addr_70 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_169" [mm_mult.cc:51]   --->   Operation 5300 'getelementptr' 'c_buff_addr_70' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_173 : Operation 5301 [1/1] (1.81ns)   --->   "%add_ln51_163 = add i14 %phi_mul209, 71" [mm_mult.cc:51]   --->   Operation 5301 'add' 'add_ln51_163' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 5302 [1/1] (0.00ns)   --->   "%zext_ln51_170 = zext i14 %add_ln51_163 to i64" [mm_mult.cc:51]   --->   Operation 5302 'zext' 'zext_ln51_170' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_173 : Operation 5303 [1/1] (0.00ns)   --->   "%c_buff_addr_71 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_170" [mm_mult.cc:51]   --->   Operation 5303 'getelementptr' 'c_buff_addr_71' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_173 : Operation 5304 [1/2] (3.25ns)   --->   "%c_buff_load_68 = load i32* %c_buff_addr_68, align 16" [mm_mult.cc:51]   --->   Operation 5304 'load' 'c_buff_load_68' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_173 : Operation 5305 [1/1] (1.81ns)   --->   "%add_ln51_64 = add i14 %phi_mul211, 68" [mm_mult.cc:51]   --->   Operation 5305 'add' 'add_ln51_64' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 5306 [1/1] (0.00ns)   --->   "%zext_ln51_69 = zext i14 %add_ln51_64 to i64" [mm_mult.cc:51]   --->   Operation 5306 'zext' 'zext_ln51_69' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_173 : Operation 5307 [1/1] (0.00ns)   --->   "%c_addr_68 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_69" [mm_mult.cc:51]   --->   Operation 5307 'getelementptr' 'c_addr_68' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_173 : Operation 5308 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_68, i32* %c_addr_68, align 4" [mm_mult.cc:51]   --->   Operation 5308 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_173 : Operation 5309 [1/2] (3.25ns)   --->   "%c_buff_load_69 = load i32* %c_buff_addr_69, align 4" [mm_mult.cc:51]   --->   Operation 5309 'load' 'c_buff_load_69' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_173 : Operation 5310 [1/1] (1.81ns)   --->   "%add_ln51_65 = add i14 %phi_mul211, 69" [mm_mult.cc:51]   --->   Operation 5310 'add' 'add_ln51_65' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 5311 [1/1] (0.00ns)   --->   "%zext_ln51_70 = zext i14 %add_ln51_65 to i64" [mm_mult.cc:51]   --->   Operation 5311 'zext' 'zext_ln51_70' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_173 : Operation 5312 [1/1] (0.00ns)   --->   "%c_addr_69 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_70" [mm_mult.cc:51]   --->   Operation 5312 'getelementptr' 'c_addr_69' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_173 : Operation 5313 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_69, i32* %c_addr_69, align 4" [mm_mult.cc:51]   --->   Operation 5313 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_173 : Operation 5314 [2/2] (3.25ns)   --->   "%c_buff_load_70 = load i32* %c_buff_addr_70, align 8" [mm_mult.cc:51]   --->   Operation 5314 'load' 'c_buff_load_70' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_173 : Operation 5315 [2/2] (3.25ns)   --->   "%c_buff_load_71 = load i32* %c_buff_addr_71, align 4" [mm_mult.cc:51]   --->   Operation 5315 'load' 'c_buff_load_71' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 174 <SV = 43> <Delay = 6.50>
ST_174 : Operation 5316 [1/1] (1.81ns)   --->   "%add_ln51_164 = add i14 %phi_mul209, 72" [mm_mult.cc:51]   --->   Operation 5316 'add' 'add_ln51_164' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 5317 [1/1] (0.00ns)   --->   "%zext_ln51_171 = zext i14 %add_ln51_164 to i64" [mm_mult.cc:51]   --->   Operation 5317 'zext' 'zext_ln51_171' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_174 : Operation 5318 [1/1] (0.00ns)   --->   "%c_buff_addr_72 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_171" [mm_mult.cc:51]   --->   Operation 5318 'getelementptr' 'c_buff_addr_72' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_174 : Operation 5319 [1/1] (1.81ns)   --->   "%add_ln51_165 = add i14 %phi_mul209, 73" [mm_mult.cc:51]   --->   Operation 5319 'add' 'add_ln51_165' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 5320 [1/1] (0.00ns)   --->   "%zext_ln51_172 = zext i14 %add_ln51_165 to i64" [mm_mult.cc:51]   --->   Operation 5320 'zext' 'zext_ln51_172' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_174 : Operation 5321 [1/1] (0.00ns)   --->   "%c_buff_addr_73 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_172" [mm_mult.cc:51]   --->   Operation 5321 'getelementptr' 'c_buff_addr_73' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_174 : Operation 5322 [1/2] (3.25ns)   --->   "%c_buff_load_70 = load i32* %c_buff_addr_70, align 8" [mm_mult.cc:51]   --->   Operation 5322 'load' 'c_buff_load_70' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_174 : Operation 5323 [1/1] (1.81ns)   --->   "%add_ln51_66 = add i14 %phi_mul211, 70" [mm_mult.cc:51]   --->   Operation 5323 'add' 'add_ln51_66' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 5324 [1/1] (0.00ns)   --->   "%zext_ln51_71 = zext i14 %add_ln51_66 to i64" [mm_mult.cc:51]   --->   Operation 5324 'zext' 'zext_ln51_71' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_174 : Operation 5325 [1/1] (0.00ns)   --->   "%c_addr_70 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_71" [mm_mult.cc:51]   --->   Operation 5325 'getelementptr' 'c_addr_70' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_174 : Operation 5326 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_70, i32* %c_addr_70, align 4" [mm_mult.cc:51]   --->   Operation 5326 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_174 : Operation 5327 [1/2] (3.25ns)   --->   "%c_buff_load_71 = load i32* %c_buff_addr_71, align 4" [mm_mult.cc:51]   --->   Operation 5327 'load' 'c_buff_load_71' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_174 : Operation 5328 [1/1] (1.81ns)   --->   "%add_ln51_67 = add i14 %phi_mul211, 71" [mm_mult.cc:51]   --->   Operation 5328 'add' 'add_ln51_67' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 5329 [1/1] (0.00ns)   --->   "%zext_ln51_72 = zext i14 %add_ln51_67 to i64" [mm_mult.cc:51]   --->   Operation 5329 'zext' 'zext_ln51_72' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_174 : Operation 5330 [1/1] (0.00ns)   --->   "%c_addr_71 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_72" [mm_mult.cc:51]   --->   Operation 5330 'getelementptr' 'c_addr_71' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_174 : Operation 5331 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_71, i32* %c_addr_71, align 4" [mm_mult.cc:51]   --->   Operation 5331 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_174 : Operation 5332 [2/2] (3.25ns)   --->   "%c_buff_load_72 = load i32* %c_buff_addr_72, align 16" [mm_mult.cc:51]   --->   Operation 5332 'load' 'c_buff_load_72' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_174 : Operation 5333 [2/2] (3.25ns)   --->   "%c_buff_load_73 = load i32* %c_buff_addr_73, align 4" [mm_mult.cc:51]   --->   Operation 5333 'load' 'c_buff_load_73' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 175 <SV = 44> <Delay = 6.50>
ST_175 : Operation 5334 [1/1] (1.81ns)   --->   "%add_ln51_166 = add i14 %phi_mul209, 74" [mm_mult.cc:51]   --->   Operation 5334 'add' 'add_ln51_166' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 5335 [1/1] (0.00ns)   --->   "%zext_ln51_173 = zext i14 %add_ln51_166 to i64" [mm_mult.cc:51]   --->   Operation 5335 'zext' 'zext_ln51_173' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_175 : Operation 5336 [1/1] (0.00ns)   --->   "%c_buff_addr_74 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_173" [mm_mult.cc:51]   --->   Operation 5336 'getelementptr' 'c_buff_addr_74' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_175 : Operation 5337 [1/1] (1.81ns)   --->   "%add_ln51_167 = add i14 %phi_mul209, 75" [mm_mult.cc:51]   --->   Operation 5337 'add' 'add_ln51_167' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 5338 [1/1] (0.00ns)   --->   "%zext_ln51_174 = zext i14 %add_ln51_167 to i64" [mm_mult.cc:51]   --->   Operation 5338 'zext' 'zext_ln51_174' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_175 : Operation 5339 [1/1] (0.00ns)   --->   "%c_buff_addr_75 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_174" [mm_mult.cc:51]   --->   Operation 5339 'getelementptr' 'c_buff_addr_75' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_175 : Operation 5340 [1/2] (3.25ns)   --->   "%c_buff_load_72 = load i32* %c_buff_addr_72, align 16" [mm_mult.cc:51]   --->   Operation 5340 'load' 'c_buff_load_72' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_175 : Operation 5341 [1/1] (1.81ns)   --->   "%add_ln51_68 = add i14 %phi_mul211, 72" [mm_mult.cc:51]   --->   Operation 5341 'add' 'add_ln51_68' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 5342 [1/1] (0.00ns)   --->   "%zext_ln51_73 = zext i14 %add_ln51_68 to i64" [mm_mult.cc:51]   --->   Operation 5342 'zext' 'zext_ln51_73' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_175 : Operation 5343 [1/1] (0.00ns)   --->   "%c_addr_72 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_73" [mm_mult.cc:51]   --->   Operation 5343 'getelementptr' 'c_addr_72' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_175 : Operation 5344 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_72, i32* %c_addr_72, align 4" [mm_mult.cc:51]   --->   Operation 5344 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_175 : Operation 5345 [1/2] (3.25ns)   --->   "%c_buff_load_73 = load i32* %c_buff_addr_73, align 4" [mm_mult.cc:51]   --->   Operation 5345 'load' 'c_buff_load_73' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_175 : Operation 5346 [1/1] (1.81ns)   --->   "%add_ln51_69 = add i14 %phi_mul211, 73" [mm_mult.cc:51]   --->   Operation 5346 'add' 'add_ln51_69' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 5347 [1/1] (0.00ns)   --->   "%zext_ln51_74 = zext i14 %add_ln51_69 to i64" [mm_mult.cc:51]   --->   Operation 5347 'zext' 'zext_ln51_74' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_175 : Operation 5348 [1/1] (0.00ns)   --->   "%c_addr_73 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_74" [mm_mult.cc:51]   --->   Operation 5348 'getelementptr' 'c_addr_73' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_175 : Operation 5349 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_73, i32* %c_addr_73, align 4" [mm_mult.cc:51]   --->   Operation 5349 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_175 : Operation 5350 [2/2] (3.25ns)   --->   "%c_buff_load_74 = load i32* %c_buff_addr_74, align 8" [mm_mult.cc:51]   --->   Operation 5350 'load' 'c_buff_load_74' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_175 : Operation 5351 [2/2] (3.25ns)   --->   "%c_buff_load_75 = load i32* %c_buff_addr_75, align 4" [mm_mult.cc:51]   --->   Operation 5351 'load' 'c_buff_load_75' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 176 <SV = 45> <Delay = 6.50>
ST_176 : Operation 5352 [1/1] (1.81ns)   --->   "%add_ln51_168 = add i14 %phi_mul209, 76" [mm_mult.cc:51]   --->   Operation 5352 'add' 'add_ln51_168' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 5353 [1/1] (0.00ns)   --->   "%zext_ln51_175 = zext i14 %add_ln51_168 to i64" [mm_mult.cc:51]   --->   Operation 5353 'zext' 'zext_ln51_175' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_176 : Operation 5354 [1/1] (0.00ns)   --->   "%c_buff_addr_76 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_175" [mm_mult.cc:51]   --->   Operation 5354 'getelementptr' 'c_buff_addr_76' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_176 : Operation 5355 [1/1] (1.81ns)   --->   "%add_ln51_169 = add i14 %phi_mul209, 77" [mm_mult.cc:51]   --->   Operation 5355 'add' 'add_ln51_169' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 5356 [1/1] (0.00ns)   --->   "%zext_ln51_176 = zext i14 %add_ln51_169 to i64" [mm_mult.cc:51]   --->   Operation 5356 'zext' 'zext_ln51_176' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_176 : Operation 5357 [1/1] (0.00ns)   --->   "%c_buff_addr_77 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_176" [mm_mult.cc:51]   --->   Operation 5357 'getelementptr' 'c_buff_addr_77' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_176 : Operation 5358 [1/2] (3.25ns)   --->   "%c_buff_load_74 = load i32* %c_buff_addr_74, align 8" [mm_mult.cc:51]   --->   Operation 5358 'load' 'c_buff_load_74' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_176 : Operation 5359 [1/1] (1.81ns)   --->   "%add_ln51_70 = add i14 %phi_mul211, 74" [mm_mult.cc:51]   --->   Operation 5359 'add' 'add_ln51_70' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 5360 [1/1] (0.00ns)   --->   "%zext_ln51_75 = zext i14 %add_ln51_70 to i64" [mm_mult.cc:51]   --->   Operation 5360 'zext' 'zext_ln51_75' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_176 : Operation 5361 [1/1] (0.00ns)   --->   "%c_addr_74 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_75" [mm_mult.cc:51]   --->   Operation 5361 'getelementptr' 'c_addr_74' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_176 : Operation 5362 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_74, i32* %c_addr_74, align 4" [mm_mult.cc:51]   --->   Operation 5362 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_176 : Operation 5363 [1/2] (3.25ns)   --->   "%c_buff_load_75 = load i32* %c_buff_addr_75, align 4" [mm_mult.cc:51]   --->   Operation 5363 'load' 'c_buff_load_75' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_176 : Operation 5364 [1/1] (1.81ns)   --->   "%add_ln51_71 = add i14 %phi_mul211, 75" [mm_mult.cc:51]   --->   Operation 5364 'add' 'add_ln51_71' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 5365 [1/1] (0.00ns)   --->   "%zext_ln51_76 = zext i14 %add_ln51_71 to i64" [mm_mult.cc:51]   --->   Operation 5365 'zext' 'zext_ln51_76' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_176 : Operation 5366 [1/1] (0.00ns)   --->   "%c_addr_75 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_76" [mm_mult.cc:51]   --->   Operation 5366 'getelementptr' 'c_addr_75' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_176 : Operation 5367 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_75, i32* %c_addr_75, align 4" [mm_mult.cc:51]   --->   Operation 5367 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_176 : Operation 5368 [2/2] (3.25ns)   --->   "%c_buff_load_76 = load i32* %c_buff_addr_76, align 16" [mm_mult.cc:51]   --->   Operation 5368 'load' 'c_buff_load_76' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_176 : Operation 5369 [2/2] (3.25ns)   --->   "%c_buff_load_77 = load i32* %c_buff_addr_77, align 4" [mm_mult.cc:51]   --->   Operation 5369 'load' 'c_buff_load_77' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 177 <SV = 46> <Delay = 6.50>
ST_177 : Operation 5370 [1/1] (1.81ns)   --->   "%add_ln51_170 = add i14 %phi_mul209, 78" [mm_mult.cc:51]   --->   Operation 5370 'add' 'add_ln51_170' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 5371 [1/1] (0.00ns)   --->   "%zext_ln51_177 = zext i14 %add_ln51_170 to i64" [mm_mult.cc:51]   --->   Operation 5371 'zext' 'zext_ln51_177' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_177 : Operation 5372 [1/1] (0.00ns)   --->   "%c_buff_addr_78 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_177" [mm_mult.cc:51]   --->   Operation 5372 'getelementptr' 'c_buff_addr_78' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_177 : Operation 5373 [1/1] (1.81ns)   --->   "%add_ln51_171 = add i14 %phi_mul209, 79" [mm_mult.cc:51]   --->   Operation 5373 'add' 'add_ln51_171' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 5374 [1/1] (0.00ns)   --->   "%zext_ln51_178 = zext i14 %add_ln51_171 to i64" [mm_mult.cc:51]   --->   Operation 5374 'zext' 'zext_ln51_178' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_177 : Operation 5375 [1/1] (0.00ns)   --->   "%c_buff_addr_79 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_178" [mm_mult.cc:51]   --->   Operation 5375 'getelementptr' 'c_buff_addr_79' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_177 : Operation 5376 [1/2] (3.25ns)   --->   "%c_buff_load_76 = load i32* %c_buff_addr_76, align 16" [mm_mult.cc:51]   --->   Operation 5376 'load' 'c_buff_load_76' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_177 : Operation 5377 [1/1] (1.81ns)   --->   "%add_ln51_72 = add i14 %phi_mul211, 76" [mm_mult.cc:51]   --->   Operation 5377 'add' 'add_ln51_72' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 5378 [1/1] (0.00ns)   --->   "%zext_ln51_77 = zext i14 %add_ln51_72 to i64" [mm_mult.cc:51]   --->   Operation 5378 'zext' 'zext_ln51_77' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_177 : Operation 5379 [1/1] (0.00ns)   --->   "%c_addr_76 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_77" [mm_mult.cc:51]   --->   Operation 5379 'getelementptr' 'c_addr_76' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_177 : Operation 5380 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_76, i32* %c_addr_76, align 4" [mm_mult.cc:51]   --->   Operation 5380 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_177 : Operation 5381 [1/2] (3.25ns)   --->   "%c_buff_load_77 = load i32* %c_buff_addr_77, align 4" [mm_mult.cc:51]   --->   Operation 5381 'load' 'c_buff_load_77' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_177 : Operation 5382 [1/1] (1.81ns)   --->   "%add_ln51_73 = add i14 %phi_mul211, 77" [mm_mult.cc:51]   --->   Operation 5382 'add' 'add_ln51_73' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 5383 [1/1] (0.00ns)   --->   "%zext_ln51_78 = zext i14 %add_ln51_73 to i64" [mm_mult.cc:51]   --->   Operation 5383 'zext' 'zext_ln51_78' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_177 : Operation 5384 [1/1] (0.00ns)   --->   "%c_addr_77 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_78" [mm_mult.cc:51]   --->   Operation 5384 'getelementptr' 'c_addr_77' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_177 : Operation 5385 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_77, i32* %c_addr_77, align 4" [mm_mult.cc:51]   --->   Operation 5385 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_177 : Operation 5386 [2/2] (3.25ns)   --->   "%c_buff_load_78 = load i32* %c_buff_addr_78, align 8" [mm_mult.cc:51]   --->   Operation 5386 'load' 'c_buff_load_78' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_177 : Operation 5387 [2/2] (3.25ns)   --->   "%c_buff_load_79 = load i32* %c_buff_addr_79, align 4" [mm_mult.cc:51]   --->   Operation 5387 'load' 'c_buff_load_79' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 178 <SV = 47> <Delay = 6.50>
ST_178 : Operation 5388 [1/1] (1.81ns)   --->   "%add_ln51_172 = add i14 %phi_mul209, 80" [mm_mult.cc:51]   --->   Operation 5388 'add' 'add_ln51_172' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 5389 [1/1] (0.00ns)   --->   "%zext_ln51_179 = zext i14 %add_ln51_172 to i64" [mm_mult.cc:51]   --->   Operation 5389 'zext' 'zext_ln51_179' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_178 : Operation 5390 [1/1] (0.00ns)   --->   "%c_buff_addr_80 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_179" [mm_mult.cc:51]   --->   Operation 5390 'getelementptr' 'c_buff_addr_80' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_178 : Operation 5391 [1/1] (1.81ns)   --->   "%add_ln51_173 = add i14 %phi_mul209, 81" [mm_mult.cc:51]   --->   Operation 5391 'add' 'add_ln51_173' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 5392 [1/1] (0.00ns)   --->   "%zext_ln51_180 = zext i14 %add_ln51_173 to i64" [mm_mult.cc:51]   --->   Operation 5392 'zext' 'zext_ln51_180' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_178 : Operation 5393 [1/1] (0.00ns)   --->   "%c_buff_addr_81 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_180" [mm_mult.cc:51]   --->   Operation 5393 'getelementptr' 'c_buff_addr_81' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_178 : Operation 5394 [1/2] (3.25ns)   --->   "%c_buff_load_78 = load i32* %c_buff_addr_78, align 8" [mm_mult.cc:51]   --->   Operation 5394 'load' 'c_buff_load_78' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_178 : Operation 5395 [1/1] (1.81ns)   --->   "%add_ln51_74 = add i14 %phi_mul211, 78" [mm_mult.cc:51]   --->   Operation 5395 'add' 'add_ln51_74' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 5396 [1/1] (0.00ns)   --->   "%zext_ln51_79 = zext i14 %add_ln51_74 to i64" [mm_mult.cc:51]   --->   Operation 5396 'zext' 'zext_ln51_79' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_178 : Operation 5397 [1/1] (0.00ns)   --->   "%c_addr_78 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_79" [mm_mult.cc:51]   --->   Operation 5397 'getelementptr' 'c_addr_78' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_178 : Operation 5398 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_78, i32* %c_addr_78, align 4" [mm_mult.cc:51]   --->   Operation 5398 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_178 : Operation 5399 [1/2] (3.25ns)   --->   "%c_buff_load_79 = load i32* %c_buff_addr_79, align 4" [mm_mult.cc:51]   --->   Operation 5399 'load' 'c_buff_load_79' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_178 : Operation 5400 [1/1] (1.81ns)   --->   "%add_ln51_75 = add i14 %phi_mul211, 79" [mm_mult.cc:51]   --->   Operation 5400 'add' 'add_ln51_75' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 5401 [1/1] (0.00ns)   --->   "%zext_ln51_80 = zext i14 %add_ln51_75 to i64" [mm_mult.cc:51]   --->   Operation 5401 'zext' 'zext_ln51_80' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_178 : Operation 5402 [1/1] (0.00ns)   --->   "%c_addr_79 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_80" [mm_mult.cc:51]   --->   Operation 5402 'getelementptr' 'c_addr_79' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_178 : Operation 5403 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_79, i32* %c_addr_79, align 4" [mm_mult.cc:51]   --->   Operation 5403 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_178 : Operation 5404 [2/2] (3.25ns)   --->   "%c_buff_load_80 = load i32* %c_buff_addr_80, align 16" [mm_mult.cc:51]   --->   Operation 5404 'load' 'c_buff_load_80' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_178 : Operation 5405 [2/2] (3.25ns)   --->   "%c_buff_load_81 = load i32* %c_buff_addr_81, align 4" [mm_mult.cc:51]   --->   Operation 5405 'load' 'c_buff_load_81' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 179 <SV = 48> <Delay = 6.50>
ST_179 : Operation 5406 [1/1] (1.81ns)   --->   "%add_ln51_174 = add i14 %phi_mul209, 82" [mm_mult.cc:51]   --->   Operation 5406 'add' 'add_ln51_174' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 5407 [1/1] (0.00ns)   --->   "%zext_ln51_181 = zext i14 %add_ln51_174 to i64" [mm_mult.cc:51]   --->   Operation 5407 'zext' 'zext_ln51_181' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_179 : Operation 5408 [1/1] (0.00ns)   --->   "%c_buff_addr_82 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_181" [mm_mult.cc:51]   --->   Operation 5408 'getelementptr' 'c_buff_addr_82' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_179 : Operation 5409 [1/1] (1.81ns)   --->   "%add_ln51_175 = add i14 %phi_mul209, 83" [mm_mult.cc:51]   --->   Operation 5409 'add' 'add_ln51_175' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 5410 [1/1] (0.00ns)   --->   "%zext_ln51_182 = zext i14 %add_ln51_175 to i64" [mm_mult.cc:51]   --->   Operation 5410 'zext' 'zext_ln51_182' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_179 : Operation 5411 [1/1] (0.00ns)   --->   "%c_buff_addr_83 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_182" [mm_mult.cc:51]   --->   Operation 5411 'getelementptr' 'c_buff_addr_83' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_179 : Operation 5412 [1/2] (3.25ns)   --->   "%c_buff_load_80 = load i32* %c_buff_addr_80, align 16" [mm_mult.cc:51]   --->   Operation 5412 'load' 'c_buff_load_80' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_179 : Operation 5413 [1/1] (1.81ns)   --->   "%add_ln51_76 = add i14 %phi_mul211, 80" [mm_mult.cc:51]   --->   Operation 5413 'add' 'add_ln51_76' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 5414 [1/1] (0.00ns)   --->   "%zext_ln51_81 = zext i14 %add_ln51_76 to i64" [mm_mult.cc:51]   --->   Operation 5414 'zext' 'zext_ln51_81' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_179 : Operation 5415 [1/1] (0.00ns)   --->   "%c_addr_80 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_81" [mm_mult.cc:51]   --->   Operation 5415 'getelementptr' 'c_addr_80' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_179 : Operation 5416 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_80, i32* %c_addr_80, align 4" [mm_mult.cc:51]   --->   Operation 5416 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_179 : Operation 5417 [1/2] (3.25ns)   --->   "%c_buff_load_81 = load i32* %c_buff_addr_81, align 4" [mm_mult.cc:51]   --->   Operation 5417 'load' 'c_buff_load_81' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_179 : Operation 5418 [1/1] (1.81ns)   --->   "%add_ln51_77 = add i14 %phi_mul211, 81" [mm_mult.cc:51]   --->   Operation 5418 'add' 'add_ln51_77' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 5419 [1/1] (0.00ns)   --->   "%zext_ln51_82 = zext i14 %add_ln51_77 to i64" [mm_mult.cc:51]   --->   Operation 5419 'zext' 'zext_ln51_82' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_179 : Operation 5420 [1/1] (0.00ns)   --->   "%c_addr_81 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_82" [mm_mult.cc:51]   --->   Operation 5420 'getelementptr' 'c_addr_81' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_179 : Operation 5421 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_81, i32* %c_addr_81, align 4" [mm_mult.cc:51]   --->   Operation 5421 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_179 : Operation 5422 [2/2] (3.25ns)   --->   "%c_buff_load_82 = load i32* %c_buff_addr_82, align 8" [mm_mult.cc:51]   --->   Operation 5422 'load' 'c_buff_load_82' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_179 : Operation 5423 [2/2] (3.25ns)   --->   "%c_buff_load_83 = load i32* %c_buff_addr_83, align 4" [mm_mult.cc:51]   --->   Operation 5423 'load' 'c_buff_load_83' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 180 <SV = 49> <Delay = 6.50>
ST_180 : Operation 5424 [1/1] (1.81ns)   --->   "%add_ln51_176 = add i14 %phi_mul209, 84" [mm_mult.cc:51]   --->   Operation 5424 'add' 'add_ln51_176' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 5425 [1/1] (0.00ns)   --->   "%zext_ln51_183 = zext i14 %add_ln51_176 to i64" [mm_mult.cc:51]   --->   Operation 5425 'zext' 'zext_ln51_183' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_180 : Operation 5426 [1/1] (0.00ns)   --->   "%c_buff_addr_84 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_183" [mm_mult.cc:51]   --->   Operation 5426 'getelementptr' 'c_buff_addr_84' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_180 : Operation 5427 [1/1] (1.81ns)   --->   "%add_ln51_177 = add i14 %phi_mul209, 85" [mm_mult.cc:51]   --->   Operation 5427 'add' 'add_ln51_177' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 5428 [1/1] (0.00ns)   --->   "%zext_ln51_184 = zext i14 %add_ln51_177 to i64" [mm_mult.cc:51]   --->   Operation 5428 'zext' 'zext_ln51_184' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_180 : Operation 5429 [1/1] (0.00ns)   --->   "%c_buff_addr_85 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_184" [mm_mult.cc:51]   --->   Operation 5429 'getelementptr' 'c_buff_addr_85' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_180 : Operation 5430 [1/2] (3.25ns)   --->   "%c_buff_load_82 = load i32* %c_buff_addr_82, align 8" [mm_mult.cc:51]   --->   Operation 5430 'load' 'c_buff_load_82' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_180 : Operation 5431 [1/1] (1.81ns)   --->   "%add_ln51_78 = add i14 %phi_mul211, 82" [mm_mult.cc:51]   --->   Operation 5431 'add' 'add_ln51_78' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 5432 [1/1] (0.00ns)   --->   "%zext_ln51_83 = zext i14 %add_ln51_78 to i64" [mm_mult.cc:51]   --->   Operation 5432 'zext' 'zext_ln51_83' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_180 : Operation 5433 [1/1] (0.00ns)   --->   "%c_addr_82 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_83" [mm_mult.cc:51]   --->   Operation 5433 'getelementptr' 'c_addr_82' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_180 : Operation 5434 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_82, i32* %c_addr_82, align 4" [mm_mult.cc:51]   --->   Operation 5434 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_180 : Operation 5435 [1/2] (3.25ns)   --->   "%c_buff_load_83 = load i32* %c_buff_addr_83, align 4" [mm_mult.cc:51]   --->   Operation 5435 'load' 'c_buff_load_83' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_180 : Operation 5436 [1/1] (1.81ns)   --->   "%add_ln51_79 = add i14 %phi_mul211, 83" [mm_mult.cc:51]   --->   Operation 5436 'add' 'add_ln51_79' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 5437 [1/1] (0.00ns)   --->   "%zext_ln51_84 = zext i14 %add_ln51_79 to i64" [mm_mult.cc:51]   --->   Operation 5437 'zext' 'zext_ln51_84' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_180 : Operation 5438 [1/1] (0.00ns)   --->   "%c_addr_83 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_84" [mm_mult.cc:51]   --->   Operation 5438 'getelementptr' 'c_addr_83' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_180 : Operation 5439 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_83, i32* %c_addr_83, align 4" [mm_mult.cc:51]   --->   Operation 5439 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_180 : Operation 5440 [2/2] (3.25ns)   --->   "%c_buff_load_84 = load i32* %c_buff_addr_84, align 16" [mm_mult.cc:51]   --->   Operation 5440 'load' 'c_buff_load_84' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_180 : Operation 5441 [2/2] (3.25ns)   --->   "%c_buff_load_85 = load i32* %c_buff_addr_85, align 4" [mm_mult.cc:51]   --->   Operation 5441 'load' 'c_buff_load_85' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 181 <SV = 50> <Delay = 6.50>
ST_181 : Operation 5442 [1/1] (1.81ns)   --->   "%add_ln51_178 = add i14 %phi_mul209, 86" [mm_mult.cc:51]   --->   Operation 5442 'add' 'add_ln51_178' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 5443 [1/1] (0.00ns)   --->   "%zext_ln51_185 = zext i14 %add_ln51_178 to i64" [mm_mult.cc:51]   --->   Operation 5443 'zext' 'zext_ln51_185' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_181 : Operation 5444 [1/1] (0.00ns)   --->   "%c_buff_addr_86 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_185" [mm_mult.cc:51]   --->   Operation 5444 'getelementptr' 'c_buff_addr_86' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_181 : Operation 5445 [1/1] (1.81ns)   --->   "%add_ln51_179 = add i14 %phi_mul209, 87" [mm_mult.cc:51]   --->   Operation 5445 'add' 'add_ln51_179' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 5446 [1/1] (0.00ns)   --->   "%zext_ln51_186 = zext i14 %add_ln51_179 to i64" [mm_mult.cc:51]   --->   Operation 5446 'zext' 'zext_ln51_186' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_181 : Operation 5447 [1/1] (0.00ns)   --->   "%c_buff_addr_87 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_186" [mm_mult.cc:51]   --->   Operation 5447 'getelementptr' 'c_buff_addr_87' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_181 : Operation 5448 [1/2] (3.25ns)   --->   "%c_buff_load_84 = load i32* %c_buff_addr_84, align 16" [mm_mult.cc:51]   --->   Operation 5448 'load' 'c_buff_load_84' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_181 : Operation 5449 [1/1] (1.81ns)   --->   "%add_ln51_80 = add i14 %phi_mul211, 84" [mm_mult.cc:51]   --->   Operation 5449 'add' 'add_ln51_80' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 5450 [1/1] (0.00ns)   --->   "%zext_ln51_85 = zext i14 %add_ln51_80 to i64" [mm_mult.cc:51]   --->   Operation 5450 'zext' 'zext_ln51_85' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_181 : Operation 5451 [1/1] (0.00ns)   --->   "%c_addr_84 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_85" [mm_mult.cc:51]   --->   Operation 5451 'getelementptr' 'c_addr_84' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_181 : Operation 5452 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_84, i32* %c_addr_84, align 4" [mm_mult.cc:51]   --->   Operation 5452 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_181 : Operation 5453 [1/2] (3.25ns)   --->   "%c_buff_load_85 = load i32* %c_buff_addr_85, align 4" [mm_mult.cc:51]   --->   Operation 5453 'load' 'c_buff_load_85' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_181 : Operation 5454 [1/1] (1.81ns)   --->   "%add_ln51_81 = add i14 %phi_mul211, 85" [mm_mult.cc:51]   --->   Operation 5454 'add' 'add_ln51_81' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 5455 [1/1] (0.00ns)   --->   "%zext_ln51_86 = zext i14 %add_ln51_81 to i64" [mm_mult.cc:51]   --->   Operation 5455 'zext' 'zext_ln51_86' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_181 : Operation 5456 [1/1] (0.00ns)   --->   "%c_addr_85 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_86" [mm_mult.cc:51]   --->   Operation 5456 'getelementptr' 'c_addr_85' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_181 : Operation 5457 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_85, i32* %c_addr_85, align 4" [mm_mult.cc:51]   --->   Operation 5457 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_181 : Operation 5458 [2/2] (3.25ns)   --->   "%c_buff_load_86 = load i32* %c_buff_addr_86, align 8" [mm_mult.cc:51]   --->   Operation 5458 'load' 'c_buff_load_86' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_181 : Operation 5459 [2/2] (3.25ns)   --->   "%c_buff_load_87 = load i32* %c_buff_addr_87, align 4" [mm_mult.cc:51]   --->   Operation 5459 'load' 'c_buff_load_87' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 182 <SV = 51> <Delay = 6.50>
ST_182 : Operation 5460 [1/1] (1.81ns)   --->   "%add_ln51_180 = add i14 %phi_mul209, 88" [mm_mult.cc:51]   --->   Operation 5460 'add' 'add_ln51_180' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 5461 [1/1] (0.00ns)   --->   "%zext_ln51_187 = zext i14 %add_ln51_180 to i64" [mm_mult.cc:51]   --->   Operation 5461 'zext' 'zext_ln51_187' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_182 : Operation 5462 [1/1] (0.00ns)   --->   "%c_buff_addr_88 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_187" [mm_mult.cc:51]   --->   Operation 5462 'getelementptr' 'c_buff_addr_88' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_182 : Operation 5463 [1/1] (1.81ns)   --->   "%add_ln51_181 = add i14 %phi_mul209, 89" [mm_mult.cc:51]   --->   Operation 5463 'add' 'add_ln51_181' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 5464 [1/1] (0.00ns)   --->   "%zext_ln51_188 = zext i14 %add_ln51_181 to i64" [mm_mult.cc:51]   --->   Operation 5464 'zext' 'zext_ln51_188' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_182 : Operation 5465 [1/1] (0.00ns)   --->   "%c_buff_addr_89 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_188" [mm_mult.cc:51]   --->   Operation 5465 'getelementptr' 'c_buff_addr_89' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_182 : Operation 5466 [1/2] (3.25ns)   --->   "%c_buff_load_86 = load i32* %c_buff_addr_86, align 8" [mm_mult.cc:51]   --->   Operation 5466 'load' 'c_buff_load_86' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_182 : Operation 5467 [1/1] (1.81ns)   --->   "%add_ln51_82 = add i14 %phi_mul211, 86" [mm_mult.cc:51]   --->   Operation 5467 'add' 'add_ln51_82' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 5468 [1/1] (0.00ns)   --->   "%zext_ln51_87 = zext i14 %add_ln51_82 to i64" [mm_mult.cc:51]   --->   Operation 5468 'zext' 'zext_ln51_87' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_182 : Operation 5469 [1/1] (0.00ns)   --->   "%c_addr_86 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_87" [mm_mult.cc:51]   --->   Operation 5469 'getelementptr' 'c_addr_86' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_182 : Operation 5470 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_86, i32* %c_addr_86, align 4" [mm_mult.cc:51]   --->   Operation 5470 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_182 : Operation 5471 [1/2] (3.25ns)   --->   "%c_buff_load_87 = load i32* %c_buff_addr_87, align 4" [mm_mult.cc:51]   --->   Operation 5471 'load' 'c_buff_load_87' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_182 : Operation 5472 [1/1] (1.81ns)   --->   "%add_ln51_83 = add i14 %phi_mul211, 87" [mm_mult.cc:51]   --->   Operation 5472 'add' 'add_ln51_83' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 5473 [1/1] (0.00ns)   --->   "%zext_ln51_88 = zext i14 %add_ln51_83 to i64" [mm_mult.cc:51]   --->   Operation 5473 'zext' 'zext_ln51_88' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_182 : Operation 5474 [1/1] (0.00ns)   --->   "%c_addr_87 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_88" [mm_mult.cc:51]   --->   Operation 5474 'getelementptr' 'c_addr_87' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_182 : Operation 5475 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_87, i32* %c_addr_87, align 4" [mm_mult.cc:51]   --->   Operation 5475 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_182 : Operation 5476 [2/2] (3.25ns)   --->   "%c_buff_load_88 = load i32* %c_buff_addr_88, align 16" [mm_mult.cc:51]   --->   Operation 5476 'load' 'c_buff_load_88' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_182 : Operation 5477 [2/2] (3.25ns)   --->   "%c_buff_load_89 = load i32* %c_buff_addr_89, align 4" [mm_mult.cc:51]   --->   Operation 5477 'load' 'c_buff_load_89' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 183 <SV = 52> <Delay = 6.50>
ST_183 : Operation 5478 [1/1] (1.81ns)   --->   "%add_ln51_182 = add i14 %phi_mul209, 90" [mm_mult.cc:51]   --->   Operation 5478 'add' 'add_ln51_182' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 5479 [1/1] (0.00ns)   --->   "%zext_ln51_189 = zext i14 %add_ln51_182 to i64" [mm_mult.cc:51]   --->   Operation 5479 'zext' 'zext_ln51_189' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_183 : Operation 5480 [1/1] (0.00ns)   --->   "%c_buff_addr_90 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_189" [mm_mult.cc:51]   --->   Operation 5480 'getelementptr' 'c_buff_addr_90' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_183 : Operation 5481 [1/1] (1.81ns)   --->   "%add_ln51_183 = add i14 %phi_mul209, 91" [mm_mult.cc:51]   --->   Operation 5481 'add' 'add_ln51_183' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 5482 [1/1] (0.00ns)   --->   "%zext_ln51_190 = zext i14 %add_ln51_183 to i64" [mm_mult.cc:51]   --->   Operation 5482 'zext' 'zext_ln51_190' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_183 : Operation 5483 [1/1] (0.00ns)   --->   "%c_buff_addr_91 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_190" [mm_mult.cc:51]   --->   Operation 5483 'getelementptr' 'c_buff_addr_91' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_183 : Operation 5484 [1/2] (3.25ns)   --->   "%c_buff_load_88 = load i32* %c_buff_addr_88, align 16" [mm_mult.cc:51]   --->   Operation 5484 'load' 'c_buff_load_88' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_183 : Operation 5485 [1/1] (1.81ns)   --->   "%add_ln51_84 = add i14 %phi_mul211, 88" [mm_mult.cc:51]   --->   Operation 5485 'add' 'add_ln51_84' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 5486 [1/1] (0.00ns)   --->   "%zext_ln51_89 = zext i14 %add_ln51_84 to i64" [mm_mult.cc:51]   --->   Operation 5486 'zext' 'zext_ln51_89' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_183 : Operation 5487 [1/1] (0.00ns)   --->   "%c_addr_88 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_89" [mm_mult.cc:51]   --->   Operation 5487 'getelementptr' 'c_addr_88' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_183 : Operation 5488 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_88, i32* %c_addr_88, align 4" [mm_mult.cc:51]   --->   Operation 5488 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_183 : Operation 5489 [1/2] (3.25ns)   --->   "%c_buff_load_89 = load i32* %c_buff_addr_89, align 4" [mm_mult.cc:51]   --->   Operation 5489 'load' 'c_buff_load_89' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_183 : Operation 5490 [1/1] (1.81ns)   --->   "%add_ln51_85 = add i14 %phi_mul211, 89" [mm_mult.cc:51]   --->   Operation 5490 'add' 'add_ln51_85' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 5491 [1/1] (0.00ns)   --->   "%zext_ln51_90 = zext i14 %add_ln51_85 to i64" [mm_mult.cc:51]   --->   Operation 5491 'zext' 'zext_ln51_90' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_183 : Operation 5492 [1/1] (0.00ns)   --->   "%c_addr_89 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_90" [mm_mult.cc:51]   --->   Operation 5492 'getelementptr' 'c_addr_89' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_183 : Operation 5493 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_89, i32* %c_addr_89, align 4" [mm_mult.cc:51]   --->   Operation 5493 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_183 : Operation 5494 [2/2] (3.25ns)   --->   "%c_buff_load_90 = load i32* %c_buff_addr_90, align 8" [mm_mult.cc:51]   --->   Operation 5494 'load' 'c_buff_load_90' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_183 : Operation 5495 [2/2] (3.25ns)   --->   "%c_buff_load_91 = load i32* %c_buff_addr_91, align 4" [mm_mult.cc:51]   --->   Operation 5495 'load' 'c_buff_load_91' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 184 <SV = 53> <Delay = 6.50>
ST_184 : Operation 5496 [1/1] (1.81ns)   --->   "%add_ln51_184 = add i14 %phi_mul209, 92" [mm_mult.cc:51]   --->   Operation 5496 'add' 'add_ln51_184' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 5497 [1/1] (0.00ns)   --->   "%zext_ln51_191 = zext i14 %add_ln51_184 to i64" [mm_mult.cc:51]   --->   Operation 5497 'zext' 'zext_ln51_191' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_184 : Operation 5498 [1/1] (0.00ns)   --->   "%c_buff_addr_92 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_191" [mm_mult.cc:51]   --->   Operation 5498 'getelementptr' 'c_buff_addr_92' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_184 : Operation 5499 [1/1] (1.81ns)   --->   "%add_ln51_185 = add i14 %phi_mul209, 93" [mm_mult.cc:51]   --->   Operation 5499 'add' 'add_ln51_185' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 5500 [1/1] (0.00ns)   --->   "%zext_ln51_192 = zext i14 %add_ln51_185 to i64" [mm_mult.cc:51]   --->   Operation 5500 'zext' 'zext_ln51_192' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_184 : Operation 5501 [1/1] (0.00ns)   --->   "%c_buff_addr_93 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_192" [mm_mult.cc:51]   --->   Operation 5501 'getelementptr' 'c_buff_addr_93' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_184 : Operation 5502 [1/2] (3.25ns)   --->   "%c_buff_load_90 = load i32* %c_buff_addr_90, align 8" [mm_mult.cc:51]   --->   Operation 5502 'load' 'c_buff_load_90' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_184 : Operation 5503 [1/1] (1.81ns)   --->   "%add_ln51_86 = add i14 %phi_mul211, 90" [mm_mult.cc:51]   --->   Operation 5503 'add' 'add_ln51_86' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 5504 [1/1] (0.00ns)   --->   "%zext_ln51_91 = zext i14 %add_ln51_86 to i64" [mm_mult.cc:51]   --->   Operation 5504 'zext' 'zext_ln51_91' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_184 : Operation 5505 [1/1] (0.00ns)   --->   "%c_addr_90 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_91" [mm_mult.cc:51]   --->   Operation 5505 'getelementptr' 'c_addr_90' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_184 : Operation 5506 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_90, i32* %c_addr_90, align 4" [mm_mult.cc:51]   --->   Operation 5506 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_184 : Operation 5507 [1/2] (3.25ns)   --->   "%c_buff_load_91 = load i32* %c_buff_addr_91, align 4" [mm_mult.cc:51]   --->   Operation 5507 'load' 'c_buff_load_91' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_184 : Operation 5508 [1/1] (1.81ns)   --->   "%add_ln51_87 = add i14 %phi_mul211, 91" [mm_mult.cc:51]   --->   Operation 5508 'add' 'add_ln51_87' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 5509 [1/1] (0.00ns)   --->   "%zext_ln51_92 = zext i14 %add_ln51_87 to i64" [mm_mult.cc:51]   --->   Operation 5509 'zext' 'zext_ln51_92' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_184 : Operation 5510 [1/1] (0.00ns)   --->   "%c_addr_91 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_92" [mm_mult.cc:51]   --->   Operation 5510 'getelementptr' 'c_addr_91' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_184 : Operation 5511 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_91, i32* %c_addr_91, align 4" [mm_mult.cc:51]   --->   Operation 5511 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_184 : Operation 5512 [2/2] (3.25ns)   --->   "%c_buff_load_92 = load i32* %c_buff_addr_92, align 16" [mm_mult.cc:51]   --->   Operation 5512 'load' 'c_buff_load_92' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_184 : Operation 5513 [2/2] (3.25ns)   --->   "%c_buff_load_93 = load i32* %c_buff_addr_93, align 4" [mm_mult.cc:51]   --->   Operation 5513 'load' 'c_buff_load_93' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 185 <SV = 54> <Delay = 6.50>
ST_185 : Operation 5514 [1/1] (1.81ns)   --->   "%add_ln51_186 = add i14 %phi_mul209, 94" [mm_mult.cc:51]   --->   Operation 5514 'add' 'add_ln51_186' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 5515 [1/1] (0.00ns)   --->   "%zext_ln51_193 = zext i14 %add_ln51_186 to i64" [mm_mult.cc:51]   --->   Operation 5515 'zext' 'zext_ln51_193' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_185 : Operation 5516 [1/1] (0.00ns)   --->   "%c_buff_addr_94 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_193" [mm_mult.cc:51]   --->   Operation 5516 'getelementptr' 'c_buff_addr_94' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_185 : Operation 5517 [1/1] (1.81ns)   --->   "%add_ln51_187 = add i14 %phi_mul209, 95" [mm_mult.cc:51]   --->   Operation 5517 'add' 'add_ln51_187' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 5518 [1/1] (0.00ns)   --->   "%zext_ln51_194 = zext i14 %add_ln51_187 to i64" [mm_mult.cc:51]   --->   Operation 5518 'zext' 'zext_ln51_194' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_185 : Operation 5519 [1/1] (0.00ns)   --->   "%c_buff_addr_95 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_194" [mm_mult.cc:51]   --->   Operation 5519 'getelementptr' 'c_buff_addr_95' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_185 : Operation 5520 [1/2] (3.25ns)   --->   "%c_buff_load_92 = load i32* %c_buff_addr_92, align 16" [mm_mult.cc:51]   --->   Operation 5520 'load' 'c_buff_load_92' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_185 : Operation 5521 [1/1] (1.81ns)   --->   "%add_ln51_88 = add i14 %phi_mul211, 92" [mm_mult.cc:51]   --->   Operation 5521 'add' 'add_ln51_88' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 5522 [1/1] (0.00ns)   --->   "%zext_ln51_93 = zext i14 %add_ln51_88 to i64" [mm_mult.cc:51]   --->   Operation 5522 'zext' 'zext_ln51_93' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_185 : Operation 5523 [1/1] (0.00ns)   --->   "%c_addr_92 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_93" [mm_mult.cc:51]   --->   Operation 5523 'getelementptr' 'c_addr_92' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_185 : Operation 5524 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_92, i32* %c_addr_92, align 4" [mm_mult.cc:51]   --->   Operation 5524 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_185 : Operation 5525 [1/2] (3.25ns)   --->   "%c_buff_load_93 = load i32* %c_buff_addr_93, align 4" [mm_mult.cc:51]   --->   Operation 5525 'load' 'c_buff_load_93' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_185 : Operation 5526 [1/1] (1.81ns)   --->   "%add_ln51_89 = add i14 %phi_mul211, 93" [mm_mult.cc:51]   --->   Operation 5526 'add' 'add_ln51_89' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 5527 [1/1] (0.00ns)   --->   "%zext_ln51_94 = zext i14 %add_ln51_89 to i64" [mm_mult.cc:51]   --->   Operation 5527 'zext' 'zext_ln51_94' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_185 : Operation 5528 [1/1] (0.00ns)   --->   "%c_addr_93 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_94" [mm_mult.cc:51]   --->   Operation 5528 'getelementptr' 'c_addr_93' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_185 : Operation 5529 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_93, i32* %c_addr_93, align 4" [mm_mult.cc:51]   --->   Operation 5529 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_185 : Operation 5530 [2/2] (3.25ns)   --->   "%c_buff_load_94 = load i32* %c_buff_addr_94, align 8" [mm_mult.cc:51]   --->   Operation 5530 'load' 'c_buff_load_94' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_185 : Operation 5531 [2/2] (3.25ns)   --->   "%c_buff_load_95 = load i32* %c_buff_addr_95, align 4" [mm_mult.cc:51]   --->   Operation 5531 'load' 'c_buff_load_95' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 186 <SV = 55> <Delay = 6.50>
ST_186 : Operation 5532 [1/1] (1.81ns)   --->   "%add_ln51_188 = add i14 %phi_mul209, 96" [mm_mult.cc:51]   --->   Operation 5532 'add' 'add_ln51_188' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 5533 [1/1] (0.00ns)   --->   "%zext_ln51_195 = zext i14 %add_ln51_188 to i64" [mm_mult.cc:51]   --->   Operation 5533 'zext' 'zext_ln51_195' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_186 : Operation 5534 [1/1] (0.00ns)   --->   "%c_buff_addr_96 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_195" [mm_mult.cc:51]   --->   Operation 5534 'getelementptr' 'c_buff_addr_96' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_186 : Operation 5535 [1/1] (1.81ns)   --->   "%add_ln51_189 = add i14 %phi_mul209, 97" [mm_mult.cc:51]   --->   Operation 5535 'add' 'add_ln51_189' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 5536 [1/1] (0.00ns)   --->   "%zext_ln51_196 = zext i14 %add_ln51_189 to i64" [mm_mult.cc:51]   --->   Operation 5536 'zext' 'zext_ln51_196' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_186 : Operation 5537 [1/1] (0.00ns)   --->   "%c_buff_addr_97 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_196" [mm_mult.cc:51]   --->   Operation 5537 'getelementptr' 'c_buff_addr_97' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_186 : Operation 5538 [1/2] (3.25ns)   --->   "%c_buff_load_94 = load i32* %c_buff_addr_94, align 8" [mm_mult.cc:51]   --->   Operation 5538 'load' 'c_buff_load_94' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_186 : Operation 5539 [1/1] (1.81ns)   --->   "%add_ln51_90 = add i14 %phi_mul211, 94" [mm_mult.cc:51]   --->   Operation 5539 'add' 'add_ln51_90' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 5540 [1/1] (0.00ns)   --->   "%zext_ln51_95 = zext i14 %add_ln51_90 to i64" [mm_mult.cc:51]   --->   Operation 5540 'zext' 'zext_ln51_95' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_186 : Operation 5541 [1/1] (0.00ns)   --->   "%c_addr_94 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_95" [mm_mult.cc:51]   --->   Operation 5541 'getelementptr' 'c_addr_94' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_186 : Operation 5542 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_94, i32* %c_addr_94, align 4" [mm_mult.cc:51]   --->   Operation 5542 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_186 : Operation 5543 [1/2] (3.25ns)   --->   "%c_buff_load_95 = load i32* %c_buff_addr_95, align 4" [mm_mult.cc:51]   --->   Operation 5543 'load' 'c_buff_load_95' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_186 : Operation 5544 [1/1] (1.81ns)   --->   "%add_ln51_91 = add i14 %phi_mul211, 95" [mm_mult.cc:51]   --->   Operation 5544 'add' 'add_ln51_91' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 5545 [1/1] (0.00ns)   --->   "%zext_ln51_96 = zext i14 %add_ln51_91 to i64" [mm_mult.cc:51]   --->   Operation 5545 'zext' 'zext_ln51_96' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_186 : Operation 5546 [1/1] (0.00ns)   --->   "%c_addr_95 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_96" [mm_mult.cc:51]   --->   Operation 5546 'getelementptr' 'c_addr_95' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_186 : Operation 5547 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_95, i32* %c_addr_95, align 4" [mm_mult.cc:51]   --->   Operation 5547 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_186 : Operation 5548 [2/2] (3.25ns)   --->   "%c_buff_load_96 = load i32* %c_buff_addr_96, align 16" [mm_mult.cc:51]   --->   Operation 5548 'load' 'c_buff_load_96' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_186 : Operation 5549 [2/2] (3.25ns)   --->   "%c_buff_load_97 = load i32* %c_buff_addr_97, align 4" [mm_mult.cc:51]   --->   Operation 5549 'load' 'c_buff_load_97' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 187 <SV = 56> <Delay = 6.50>
ST_187 : Operation 5550 [1/1] (1.81ns)   --->   "%add_ln51_192 = add i14 %phi_mul209, 100" [mm_mult.cc:51]   --->   Operation 5550 'add' 'add_ln51_192' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 5551 [1/1] (1.81ns)   --->   "%add_ln51_190 = add i14 %phi_mul209, 98" [mm_mult.cc:51]   --->   Operation 5551 'add' 'add_ln51_190' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 5552 [1/1] (0.00ns)   --->   "%zext_ln51_197 = zext i14 %add_ln51_190 to i64" [mm_mult.cc:51]   --->   Operation 5552 'zext' 'zext_ln51_197' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_187 : Operation 5553 [1/1] (0.00ns)   --->   "%c_buff_addr_98 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_197" [mm_mult.cc:51]   --->   Operation 5553 'getelementptr' 'c_buff_addr_98' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_187 : Operation 5554 [1/1] (1.81ns)   --->   "%add_ln51_191 = add i14 %phi_mul209, 99" [mm_mult.cc:51]   --->   Operation 5554 'add' 'add_ln51_191' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 5555 [1/1] (0.00ns)   --->   "%zext_ln51_198 = zext i14 %add_ln51_191 to i64" [mm_mult.cc:51]   --->   Operation 5555 'zext' 'zext_ln51_198' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_187 : Operation 5556 [1/1] (0.00ns)   --->   "%c_buff_addr_99 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_198" [mm_mult.cc:51]   --->   Operation 5556 'getelementptr' 'c_buff_addr_99' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_187 : Operation 5557 [1/2] (3.25ns)   --->   "%c_buff_load_96 = load i32* %c_buff_addr_96, align 16" [mm_mult.cc:51]   --->   Operation 5557 'load' 'c_buff_load_96' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_187 : Operation 5558 [1/1] (1.81ns)   --->   "%add_ln51_92 = add i14 %phi_mul211, 96" [mm_mult.cc:51]   --->   Operation 5558 'add' 'add_ln51_92' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 5559 [1/1] (0.00ns)   --->   "%zext_ln51_97 = zext i14 %add_ln51_92 to i64" [mm_mult.cc:51]   --->   Operation 5559 'zext' 'zext_ln51_97' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_187 : Operation 5560 [1/1] (0.00ns)   --->   "%c_addr_96 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_97" [mm_mult.cc:51]   --->   Operation 5560 'getelementptr' 'c_addr_96' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_187 : Operation 5561 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_96, i32* %c_addr_96, align 4" [mm_mult.cc:51]   --->   Operation 5561 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_187 : Operation 5562 [1/2] (3.25ns)   --->   "%c_buff_load_97 = load i32* %c_buff_addr_97, align 4" [mm_mult.cc:51]   --->   Operation 5562 'load' 'c_buff_load_97' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_187 : Operation 5563 [1/1] (1.81ns)   --->   "%add_ln51_93 = add i14 %phi_mul211, 97" [mm_mult.cc:51]   --->   Operation 5563 'add' 'add_ln51_93' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 5564 [1/1] (0.00ns)   --->   "%zext_ln51_98 = zext i14 %add_ln51_93 to i64" [mm_mult.cc:51]   --->   Operation 5564 'zext' 'zext_ln51_98' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_187 : Operation 5565 [1/1] (0.00ns)   --->   "%c_addr_97 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_98" [mm_mult.cc:51]   --->   Operation 5565 'getelementptr' 'c_addr_97' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_187 : Operation 5566 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_97, i32* %c_addr_97, align 4" [mm_mult.cc:51]   --->   Operation 5566 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_187 : Operation 5567 [2/2] (3.25ns)   --->   "%c_buff_load_98 = load i32* %c_buff_addr_98, align 8" [mm_mult.cc:51]   --->   Operation 5567 'load' 'c_buff_load_98' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_187 : Operation 5568 [2/2] (3.25ns)   --->   "%c_buff_load_99 = load i32* %c_buff_addr_99, align 4" [mm_mult.cc:51]   --->   Operation 5568 'load' 'c_buff_load_99' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 188 <SV = 57> <Delay = 6.50>
ST_188 : Operation 5569 [1/1] (0.00ns)   --->   "%tmp_151 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind" [mm_mult.cc:48]   --->   Operation 5569 'specregionbegin' 'tmp_151' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_188 : Operation 5570 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mm_mult.cc:49]   --->   Operation 5570 'specpipeline' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_188 : Operation 5571 [1/1] (1.81ns)   --->   "%add_ln51_193 = add i14 %phi_mul211, 100" [mm_mult.cc:51]   --->   Operation 5571 'add' 'add_ln51_193' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 5572 [1/2] (3.25ns)   --->   "%c_buff_load_98 = load i32* %c_buff_addr_98, align 8" [mm_mult.cc:51]   --->   Operation 5572 'load' 'c_buff_load_98' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_188 : Operation 5573 [1/1] (1.81ns)   --->   "%add_ln51_94 = add i14 %phi_mul211, 98" [mm_mult.cc:51]   --->   Operation 5573 'add' 'add_ln51_94' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 5574 [1/1] (0.00ns)   --->   "%zext_ln51_99 = zext i14 %add_ln51_94 to i64" [mm_mult.cc:51]   --->   Operation 5574 'zext' 'zext_ln51_99' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_188 : Operation 5575 [1/1] (0.00ns)   --->   "%c_addr_98 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_99" [mm_mult.cc:51]   --->   Operation 5575 'getelementptr' 'c_addr_98' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_188 : Operation 5576 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_98, i32* %c_addr_98, align 4" [mm_mult.cc:51]   --->   Operation 5576 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_188 : Operation 5577 [1/2] (3.25ns)   --->   "%c_buff_load_99 = load i32* %c_buff_addr_99, align 4" [mm_mult.cc:51]   --->   Operation 5577 'load' 'c_buff_load_99' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_188 : Operation 5578 [1/1] (1.81ns)   --->   "%add_ln51_95 = add i14 %phi_mul211, 99" [mm_mult.cc:51]   --->   Operation 5578 'add' 'add_ln51_95' <Predicate = (!icmp_ln48)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 5579 [1/1] (0.00ns)   --->   "%zext_ln51_100 = zext i14 %add_ln51_95 to i64" [mm_mult.cc:51]   --->   Operation 5579 'zext' 'zext_ln51_100' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_188 : Operation 5580 [1/1] (0.00ns)   --->   "%c_addr_99 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_100" [mm_mult.cc:51]   --->   Operation 5580 'getelementptr' 'c_addr_99' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_188 : Operation 5581 [1/1] (3.25ns)   --->   "store i32 %c_buff_load_99, i32* %c_addr_99, align 4" [mm_mult.cc:51]   --->   Operation 5581 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_188 : Operation 5582 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_151) nounwind" [mm_mult.cc:53]   --->   Operation 5582 'specregionend' 'empty_15' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_188 : Operation 5583 [1/1] (0.00ns)   --->   "br label %.preheader" [mm_mult.cc:48]   --->   Operation 5583 'br' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 189 <SV = 8> <Delay = 0.00>
ST_189 : Operation 5584 [1/1] (0.00ns)   --->   "ret void" [mm_mult.cc:54]   --->   Operation 5584 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', mm_mult.cc:19) [62]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_mul', mm_mult.cc:22) with incoming values : ('add_ln22_96', mm_mult.cc:22) [63]  (0 ns)
	'getelementptr' operation ('a_addr', mm_mult.cc:22) [74]  (0 ns)
	'load' operation ('a_load', mm_mult.cc:22) on array 'a' [75]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('a_load', mm_mult.cc:22) on array 'a' [75]  (3.25 ns)

 <State 4>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22', mm_mult.cc:22) [92]  (1.81 ns)
	'getelementptr' operation ('a_addr_4', mm_mult.cc:22) [94]  (0 ns)
	'load' operation ('a_load_4', mm_mult.cc:22) on array 'a' [95]  (3.25 ns)

 <State 5>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_2', mm_mult.cc:22) [102]  (1.81 ns)
	'getelementptr' operation ('a_addr_6', mm_mult.cc:22) [104]  (0 ns)
	'load' operation ('a_load_6', mm_mult.cc:22) on array 'a' [105]  (3.25 ns)

 <State 6>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_4', mm_mult.cc:22) [112]  (1.81 ns)
	'getelementptr' operation ('a_addr_8', mm_mult.cc:22) [114]  (0 ns)
	'load' operation ('a_load_8', mm_mult.cc:22) on array 'a' [115]  (3.25 ns)

 <State 7>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_6', mm_mult.cc:22) [122]  (1.81 ns)
	'getelementptr' operation ('a_addr_10', mm_mult.cc:22) [124]  (0 ns)
	'load' operation ('a_load_10', mm_mult.cc:22) on array 'a' [125]  (3.25 ns)

 <State 8>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_8', mm_mult.cc:22) [132]  (1.81 ns)
	'getelementptr' operation ('a_addr_12', mm_mult.cc:22) [134]  (0 ns)
	'load' operation ('a_load_12', mm_mult.cc:22) on array 'a' [135]  (3.25 ns)

 <State 9>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_10', mm_mult.cc:22) [142]  (1.81 ns)
	'getelementptr' operation ('a_addr_14', mm_mult.cc:22) [144]  (0 ns)
	'load' operation ('a_load_14', mm_mult.cc:22) on array 'a' [145]  (3.25 ns)

 <State 10>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_12', mm_mult.cc:22) [152]  (1.81 ns)
	'getelementptr' operation ('a_addr_16', mm_mult.cc:22) [154]  (0 ns)
	'load' operation ('a_load_16', mm_mult.cc:22) on array 'a' [155]  (3.25 ns)

 <State 11>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_14', mm_mult.cc:22) [162]  (1.81 ns)
	'getelementptr' operation ('a_addr_18', mm_mult.cc:22) [164]  (0 ns)
	'load' operation ('a_load_18', mm_mult.cc:22) on array 'a' [165]  (3.25 ns)

 <State 12>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_16', mm_mult.cc:22) [172]  (1.81 ns)
	'getelementptr' operation ('a_addr_20', mm_mult.cc:22) [174]  (0 ns)
	'load' operation ('a_load_20', mm_mult.cc:22) on array 'a' [175]  (3.25 ns)

 <State 13>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_18', mm_mult.cc:22) [182]  (1.81 ns)
	'getelementptr' operation ('a_addr_22', mm_mult.cc:22) [184]  (0 ns)
	'load' operation ('a_load_22', mm_mult.cc:22) on array 'a' [185]  (3.25 ns)

 <State 14>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_20', mm_mult.cc:22) [192]  (1.81 ns)
	'getelementptr' operation ('a_addr_24', mm_mult.cc:22) [194]  (0 ns)
	'load' operation ('a_load_24', mm_mult.cc:22) on array 'a' [195]  (3.25 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_22', mm_mult.cc:22) [202]  (1.81 ns)
	'getelementptr' operation ('a_addr_26', mm_mult.cc:22) [204]  (0 ns)
	'load' operation ('a_load_26', mm_mult.cc:22) on array 'a' [205]  (3.25 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_24', mm_mult.cc:22) [212]  (1.81 ns)
	'getelementptr' operation ('a_addr_28', mm_mult.cc:22) [214]  (0 ns)
	'load' operation ('a_load_28', mm_mult.cc:22) on array 'a' [215]  (3.25 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_26', mm_mult.cc:22) [222]  (1.81 ns)
	'getelementptr' operation ('a_addr_30', mm_mult.cc:22) [224]  (0 ns)
	'load' operation ('a_load_30', mm_mult.cc:22) on array 'a' [225]  (3.25 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_28', mm_mult.cc:22) [232]  (1.81 ns)
	'getelementptr' operation ('a_addr_32', mm_mult.cc:22) [234]  (0 ns)
	'load' operation ('a_load_32', mm_mult.cc:22) on array 'a' [235]  (3.25 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_30', mm_mult.cc:22) [242]  (1.81 ns)
	'getelementptr' operation ('a_addr_34', mm_mult.cc:22) [244]  (0 ns)
	'load' operation ('a_load_34', mm_mult.cc:22) on array 'a' [245]  (3.25 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_32', mm_mult.cc:22) [252]  (1.81 ns)
	'getelementptr' operation ('a_addr_36', mm_mult.cc:22) [254]  (0 ns)
	'load' operation ('a_load_36', mm_mult.cc:22) on array 'a' [255]  (3.25 ns)

 <State 21>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_34', mm_mult.cc:22) [262]  (1.81 ns)
	'getelementptr' operation ('a_addr_38', mm_mult.cc:22) [264]  (0 ns)
	'load' operation ('a_load_38', mm_mult.cc:22) on array 'a' [265]  (3.25 ns)

 <State 22>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_36', mm_mult.cc:22) [272]  (1.81 ns)
	'getelementptr' operation ('a_addr_40', mm_mult.cc:22) [274]  (0 ns)
	'load' operation ('a_load_40', mm_mult.cc:22) on array 'a' [275]  (3.25 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_38', mm_mult.cc:22) [282]  (1.81 ns)
	'getelementptr' operation ('a_addr_42', mm_mult.cc:22) [284]  (0 ns)
	'load' operation ('a_load_42', mm_mult.cc:22) on array 'a' [285]  (3.25 ns)

 <State 24>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_40', mm_mult.cc:22) [292]  (1.81 ns)
	'getelementptr' operation ('a_addr_44', mm_mult.cc:22) [294]  (0 ns)
	'load' operation ('a_load_44', mm_mult.cc:22) on array 'a' [295]  (3.25 ns)

 <State 25>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_42', mm_mult.cc:22) [302]  (1.81 ns)
	'getelementptr' operation ('a_addr_46', mm_mult.cc:22) [304]  (0 ns)
	'load' operation ('a_load_46', mm_mult.cc:22) on array 'a' [305]  (3.25 ns)

 <State 26>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_44', mm_mult.cc:22) [312]  (1.81 ns)
	'getelementptr' operation ('a_addr_48', mm_mult.cc:22) [314]  (0 ns)
	'load' operation ('a_load_48', mm_mult.cc:22) on array 'a' [315]  (3.25 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_46', mm_mult.cc:22) [322]  (1.81 ns)
	'getelementptr' operation ('a_addr_50', mm_mult.cc:22) [324]  (0 ns)
	'load' operation ('a_load_50', mm_mult.cc:22) on array 'a' [325]  (3.25 ns)

 <State 28>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_50', mm_mult.cc:22) on array 'a' [325]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_s', mm_mult.cc:22 on array 'a_buff[0]', mm_mult.cc:11 [327]  (3.25 ns)

 <State 29>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_52', mm_mult.cc:22) on array 'a' [337]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_2', mm_mult.cc:22 on array 'a_buff[2]', mm_mult.cc:11 [339]  (3.25 ns)

 <State 30>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_54', mm_mult.cc:22) on array 'a' [349]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_4', mm_mult.cc:22 on array 'a_buff[4]', mm_mult.cc:11 [351]  (3.25 ns)

 <State 31>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_56', mm_mult.cc:22) on array 'a' [361]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_6', mm_mult.cc:22 on array 'a_buff[6]', mm_mult.cc:11 [363]  (3.25 ns)

 <State 32>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_58', mm_mult.cc:22) on array 'a' [373]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_8', mm_mult.cc:22 on array 'a_buff[8]', mm_mult.cc:11 [375]  (3.25 ns)

 <State 33>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_60', mm_mult.cc:22) on array 'a' [385]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_10', mm_mult.cc:22 on array 'a_buff[10]', mm_mult.cc:11 [387]  (3.25 ns)

 <State 34>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_62', mm_mult.cc:22) on array 'a' [397]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_12', mm_mult.cc:22 on array 'a_buff[12]', mm_mult.cc:11 [399]  (3.25 ns)

 <State 35>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_64', mm_mult.cc:22) on array 'a' [409]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_14', mm_mult.cc:22 on array 'a_buff[14]', mm_mult.cc:11 [411]  (3.25 ns)

 <State 36>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_66', mm_mult.cc:22) on array 'a' [421]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_16', mm_mult.cc:22 on array 'a_buff[16]', mm_mult.cc:11 [423]  (3.25 ns)

 <State 37>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_68', mm_mult.cc:22) on array 'a' [433]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_18', mm_mult.cc:22 on array 'a_buff[18]', mm_mult.cc:11 [435]  (3.25 ns)

 <State 38>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_70', mm_mult.cc:22) on array 'a' [445]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_20', mm_mult.cc:22 on array 'a_buff[20]', mm_mult.cc:11 [447]  (3.25 ns)

 <State 39>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_72', mm_mult.cc:22) on array 'a' [457]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_22', mm_mult.cc:22 on array 'a_buff[22]', mm_mult.cc:11 [459]  (3.25 ns)

 <State 40>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_74', mm_mult.cc:22) on array 'a' [469]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_24', mm_mult.cc:22 on array 'a_buff[24]', mm_mult.cc:11 [471]  (3.25 ns)

 <State 41>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_76', mm_mult.cc:22) on array 'a' [481]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_26', mm_mult.cc:22 on array 'a_buff[26]', mm_mult.cc:11 [483]  (3.25 ns)

 <State 42>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_78', mm_mult.cc:22) on array 'a' [493]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_28', mm_mult.cc:22 on array 'a_buff[28]', mm_mult.cc:11 [495]  (3.25 ns)

 <State 43>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_80', mm_mult.cc:22) on array 'a' [505]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_30', mm_mult.cc:22 on array 'a_buff[30]', mm_mult.cc:11 [507]  (3.25 ns)

 <State 44>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_82', mm_mult.cc:22) on array 'a' [517]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_32', mm_mult.cc:22 on array 'a_buff[32]', mm_mult.cc:11 [519]  (3.25 ns)

 <State 45>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_84', mm_mult.cc:22) on array 'a' [529]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_34', mm_mult.cc:22 on array 'a_buff[34]', mm_mult.cc:11 [531]  (3.25 ns)

 <State 46>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_86', mm_mult.cc:22) on array 'a' [541]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_36', mm_mult.cc:22 on array 'a_buff[36]', mm_mult.cc:11 [543]  (3.25 ns)

 <State 47>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_88', mm_mult.cc:22) on array 'a' [553]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_38', mm_mult.cc:22 on array 'a_buff[38]', mm_mult.cc:11 [555]  (3.25 ns)

 <State 48>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_90', mm_mult.cc:22) on array 'a' [565]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_40', mm_mult.cc:22 on array 'a_buff[40]', mm_mult.cc:11 [567]  (3.25 ns)

 <State 49>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_92', mm_mult.cc:22) on array 'a' [577]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_42', mm_mult.cc:22 on array 'a_buff[42]', mm_mult.cc:11 [579]  (3.25 ns)

 <State 50>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_94', mm_mult.cc:22) on array 'a' [589]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_44', mm_mult.cc:22 on array 'a_buff[44]', mm_mult.cc:11 [591]  (3.25 ns)

 <State 51>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_96', mm_mult.cc:22) on array 'a' [601]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_46', mm_mult.cc:22 on array 'a_buff[46]', mm_mult.cc:11 [603]  (3.25 ns)

 <State 52>: 6.51ns
The critical path consists of the following:
	'load' operation ('a_load_98', mm_mult.cc:22) on array 'a' [613]  (3.25 ns)
	'store' operation ('store_ln22', mm_mult.cc:22) of variable 'tmp_48', mm_mult.cc:22 on array 'a_buff[48]', mm_mult.cc:11 [615]  (3.25 ns)

 <State 53>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', mm_mult.cc:26) [627]  (1.77 ns)

 <State 54>: 4.47ns
The critical path consists of the following:
	'phi' operation ('phi_mul103', mm_mult.cc:29) with incoming values : ('add_ln29_194', mm_mult.cc:29) [629]  (0 ns)
	'icmp' operation ('icmp_ln29_1', mm_mult.cc:29) [949]  (1.43 ns)
	'select' operation ('select_ln29_2', mm_mult.cc:29) [955]  (0 ns)
	'shl' operation ('shl_ln29_1', mm_mult.cc:29) [964]  (0 ns)
	'and' operation ('and_ln29', mm_mult.cc:29) [966]  (3.04 ns)

 <State 55>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load', mm_mult.cc:29) on array 'b' [640]  (3.25 ns)
	'shl' operation ('shl_ln29', mm_mult.cc:29) [961]  (4.42 ns)

 <State 56>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_2', mm_mult.cc:29) on array 'b' [1001]  (3.25 ns)
	'shl' operation ('shl_ln29_5', mm_mult.cc:29) [1014]  (4.42 ns)

 <State 57>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_4', mm_mult.cc:29) on array 'b' [1051]  (3.25 ns)
	'shl' operation ('shl_ln29_9', mm_mult.cc:29) [1064]  (4.42 ns)

 <State 58>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_6', mm_mult.cc:29) on array 'b' [1101]  (3.25 ns)
	'shl' operation ('shl_ln29_13', mm_mult.cc:29) [1114]  (4.42 ns)

 <State 59>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_8', mm_mult.cc:29) on array 'b' [1151]  (3.25 ns)
	'shl' operation ('shl_ln29_17', mm_mult.cc:29) [1164]  (4.42 ns)

 <State 60>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_10', mm_mult.cc:29) on array 'b' [1201]  (3.25 ns)
	'shl' operation ('shl_ln29_21', mm_mult.cc:29) [1214]  (4.42 ns)

 <State 61>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_12', mm_mult.cc:29) on array 'b' [1251]  (3.25 ns)
	'shl' operation ('shl_ln29_25', mm_mult.cc:29) [1264]  (4.42 ns)

 <State 62>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_14', mm_mult.cc:29) on array 'b' [1301]  (3.25 ns)
	'shl' operation ('shl_ln29_29', mm_mult.cc:29) [1314]  (4.42 ns)

 <State 63>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_16', mm_mult.cc:29) on array 'b' [1351]  (3.25 ns)
	'shl' operation ('shl_ln29_33', mm_mult.cc:29) [1364]  (4.42 ns)

 <State 64>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_18', mm_mult.cc:29) on array 'b' [1401]  (3.25 ns)
	'shl' operation ('shl_ln29_37', mm_mult.cc:29) [1414]  (4.42 ns)

 <State 65>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_20', mm_mult.cc:29) on array 'b' [1451]  (3.25 ns)
	'shl' operation ('shl_ln29_41', mm_mult.cc:29) [1464]  (4.42 ns)

 <State 66>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_22', mm_mult.cc:29) on array 'b' [1501]  (3.25 ns)
	'shl' operation ('shl_ln29_45', mm_mult.cc:29) [1514]  (4.42 ns)

 <State 67>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_24', mm_mult.cc:29) on array 'b' [1551]  (3.25 ns)
	'shl' operation ('shl_ln29_49', mm_mult.cc:29) [1564]  (4.42 ns)

 <State 68>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_26', mm_mult.cc:29) on array 'b' [1601]  (3.25 ns)
	'shl' operation ('shl_ln29_53', mm_mult.cc:29) [1614]  (4.42 ns)

 <State 69>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_28', mm_mult.cc:29) on array 'b' [1651]  (3.25 ns)
	'shl' operation ('shl_ln29_57', mm_mult.cc:29) [1664]  (4.42 ns)

 <State 70>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_30', mm_mult.cc:29) on array 'b' [1701]  (3.25 ns)
	'shl' operation ('shl_ln29_61', mm_mult.cc:29) [1714]  (4.42 ns)

 <State 71>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_32', mm_mult.cc:29) on array 'b' [1751]  (3.25 ns)
	'shl' operation ('shl_ln29_65', mm_mult.cc:29) [1764]  (4.42 ns)

 <State 72>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_34', mm_mult.cc:29) on array 'b' [1801]  (3.25 ns)
	'shl' operation ('shl_ln29_69', mm_mult.cc:29) [1814]  (4.42 ns)

 <State 73>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_36', mm_mult.cc:29) on array 'b' [1851]  (3.25 ns)
	'shl' operation ('shl_ln29_73', mm_mult.cc:29) [1864]  (4.42 ns)

 <State 74>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_38', mm_mult.cc:29) on array 'b' [1901]  (3.25 ns)
	'shl' operation ('shl_ln29_77', mm_mult.cc:29) [1914]  (4.42 ns)

 <State 75>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_40', mm_mult.cc:29) on array 'b' [1951]  (3.25 ns)
	'shl' operation ('shl_ln29_81', mm_mult.cc:29) [1964]  (4.42 ns)

 <State 76>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_42', mm_mult.cc:29) on array 'b' [2001]  (3.25 ns)
	'shl' operation ('shl_ln29_85', mm_mult.cc:29) [2014]  (4.42 ns)

 <State 77>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_44', mm_mult.cc:29) on array 'b' [2051]  (3.25 ns)
	'shl' operation ('shl_ln29_89', mm_mult.cc:29) [2064]  (4.42 ns)

 <State 78>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_46', mm_mult.cc:29) on array 'b' [2101]  (3.25 ns)
	'shl' operation ('shl_ln29_93', mm_mult.cc:29) [2114]  (4.42 ns)

 <State 79>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_48', mm_mult.cc:29) on array 'b' [2151]  (3.25 ns)
	'shl' operation ('shl_ln29_97', mm_mult.cc:29) [2164]  (4.42 ns)

 <State 80>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_50', mm_mult.cc:29) on array 'b' [2201]  (3.25 ns)
	'shl' operation ('shl_ln29_101', mm_mult.cc:29) [2214]  (4.42 ns)

 <State 81>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_52', mm_mult.cc:29) on array 'b' [2251]  (3.25 ns)
	'shl' operation ('shl_ln29_105', mm_mult.cc:29) [2264]  (4.42 ns)

 <State 82>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_54', mm_mult.cc:29) on array 'b' [2301]  (3.25 ns)
	'shl' operation ('shl_ln29_109', mm_mult.cc:29) [2314]  (4.42 ns)

 <State 83>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_56', mm_mult.cc:29) on array 'b' [2351]  (3.25 ns)
	'shl' operation ('shl_ln29_113', mm_mult.cc:29) [2364]  (4.42 ns)

 <State 84>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_58', mm_mult.cc:29) on array 'b' [2401]  (3.25 ns)
	'shl' operation ('shl_ln29_117', mm_mult.cc:29) [2414]  (4.42 ns)

 <State 85>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_60', mm_mult.cc:29) on array 'b' [2451]  (3.25 ns)
	'shl' operation ('shl_ln29_121', mm_mult.cc:29) [2464]  (4.42 ns)

 <State 86>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_62', mm_mult.cc:29) on array 'b' [2501]  (3.25 ns)
	'shl' operation ('shl_ln29_125', mm_mult.cc:29) [2514]  (4.42 ns)

 <State 87>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_64', mm_mult.cc:29) on array 'b' [2551]  (3.25 ns)
	'shl' operation ('shl_ln29_129', mm_mult.cc:29) [2564]  (4.42 ns)

 <State 88>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_66', mm_mult.cc:29) on array 'b' [2601]  (3.25 ns)
	'shl' operation ('shl_ln29_133', mm_mult.cc:29) [2614]  (4.42 ns)

 <State 89>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_68', mm_mult.cc:29) on array 'b' [2651]  (3.25 ns)
	'shl' operation ('shl_ln29_137', mm_mult.cc:29) [2664]  (4.42 ns)

 <State 90>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_70', mm_mult.cc:29) on array 'b' [2701]  (3.25 ns)
	'shl' operation ('shl_ln29_141', mm_mult.cc:29) [2714]  (4.42 ns)

 <State 91>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_72', mm_mult.cc:29) on array 'b' [2751]  (3.25 ns)
	'shl' operation ('shl_ln29_145', mm_mult.cc:29) [2764]  (4.42 ns)

 <State 92>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_74', mm_mult.cc:29) on array 'b' [2801]  (3.25 ns)
	'shl' operation ('shl_ln29_149', mm_mult.cc:29) [2814]  (4.42 ns)

 <State 93>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_76', mm_mult.cc:29) on array 'b' [2851]  (3.25 ns)
	'shl' operation ('shl_ln29_153', mm_mult.cc:29) [2864]  (4.42 ns)

 <State 94>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_78', mm_mult.cc:29) on array 'b' [2901]  (3.25 ns)
	'shl' operation ('shl_ln29_157', mm_mult.cc:29) [2914]  (4.42 ns)

 <State 95>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_80', mm_mult.cc:29) on array 'b' [2951]  (3.25 ns)
	'shl' operation ('shl_ln29_161', mm_mult.cc:29) [2964]  (4.42 ns)

 <State 96>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_82', mm_mult.cc:29) on array 'b' [3001]  (3.25 ns)
	'shl' operation ('shl_ln29_165', mm_mult.cc:29) [3014]  (4.42 ns)

 <State 97>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_84', mm_mult.cc:29) on array 'b' [3051]  (3.25 ns)
	'shl' operation ('shl_ln29_169', mm_mult.cc:29) [3064]  (4.42 ns)

 <State 98>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_86', mm_mult.cc:29) on array 'b' [3101]  (3.25 ns)
	'shl' operation ('shl_ln29_173', mm_mult.cc:29) [3114]  (4.42 ns)

 <State 99>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_88', mm_mult.cc:29) on array 'b' [3151]  (3.25 ns)
	'shl' operation ('shl_ln29_177', mm_mult.cc:29) [3164]  (4.42 ns)

 <State 100>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_90', mm_mult.cc:29) on array 'b' [3201]  (3.25 ns)
	'shl' operation ('shl_ln29_181', mm_mult.cc:29) [3214]  (4.42 ns)

 <State 101>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_92', mm_mult.cc:29) on array 'b' [3251]  (3.25 ns)
	'shl' operation ('shl_ln29_185', mm_mult.cc:29) [3264]  (4.42 ns)

 <State 102>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_94', mm_mult.cc:29) on array 'b' [3301]  (3.25 ns)
	'shl' operation ('shl_ln29_189', mm_mult.cc:29) [3314]  (4.42 ns)

 <State 103>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_96', mm_mult.cc:29) on array 'b' [3351]  (3.25 ns)
	'shl' operation ('shl_ln29_193', mm_mult.cc:29) [3364]  (4.42 ns)

 <State 104>: 7.67ns
The critical path consists of the following:
	'load' operation ('b_load_98', mm_mult.cc:29) on array 'b' [3401]  (3.25 ns)
	'shl' operation ('shl_ln29_197', mm_mult.cc:29) [3414]  (4.42 ns)

 <State 105>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln29_191', mm_mult.cc:29) [940]  (1.81 ns)
	'getelementptr' operation ('b_buff_addr_98', mm_mult.cc:29) [942]  (0 ns)
	'store' operation ('store_ln29', mm_mult.cc:29) of constant <constant:_ssdm_op_Write.bram.i64> on array 'b_buff', mm_mult.cc:12 [3422]  (3.25 ns)

 <State 106>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', mm_mult.cc:34) with incoming values : ('add_ln34', mm_mult.cc:34) [3453]  (1.77 ns)

 <State 107>: 7.65ns
The critical path consists of the following:
	'phi' operation ('o') with incoming values : ('o', mm_mult.cc:36) [3455]  (0 ns)
	'icmp' operation ('icmp_ln36', mm_mult.cc:36) [3462]  (1.49 ns)
	'select' operation ('select_ln41', mm_mult.cc:41) [3463]  (0.993 ns)
	'add' operation ('add_ln41_99', mm_mult.cc:41) [3579]  (1.92 ns)
	'getelementptr' operation ('b_buff_addr_101', mm_mult.cc:41) [3581]  (0 ns)
	'load' operation ('b_buff_load_1', mm_mult.cc:41) on array 'b_buff', mm_mult.cc:12 [3746]  (3.25 ns)

 <State 108>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln41_100', mm_mult.cc:41) [3582]  (1.82 ns)
	'getelementptr' operation ('b_buff_addr_102', mm_mult.cc:41) [3584]  (0 ns)
	'load' operation ('b_buff_load_2', mm_mult.cc:41) on array 'b_buff', mm_mult.cc:12 [3750]  (3.25 ns)

 <State 109>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41', mm_mult.cc:41) [3744]  (8.51 ns)

 <State 110>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_2', mm_mult.cc:41) [3752]  (8.51 ns)

 <State 111>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_3', mm_mult.cc:41) [3756]  (8.51 ns)

 <State 112>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_6', mm_mult.cc:41) [3768]  (8.51 ns)

 <State 113>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_8', mm_mult.cc:41) [3776]  (8.51 ns)

 <State 114>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_10', mm_mult.cc:41) [3784]  (8.51 ns)

 <State 115>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln41_7', mm_mult.cc:41) [4098]  (0 ns)
	'add' operation ('add_ln41_8', mm_mult.cc:41) [4099]  (4.37 ns)
	'add' operation ('add_ln41_9', mm_mult.cc:41) [4100]  (0 ns)
	'add' operation ('add_ln41_10', mm_mult.cc:41) [4101]  (4.37 ns)

 <State 116>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_14', mm_mult.cc:41) [3800]  (8.51 ns)

 <State 117>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_16', mm_mult.cc:41) [3808]  (8.51 ns)

 <State 118>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_18', mm_mult.cc:41) [3816]  (8.51 ns)

 <State 119>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_20', mm_mult.cc:41) [3824]  (8.51 ns)

 <State 120>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_22', mm_mult.cc:41) [3832]  (8.51 ns)

 <State 121>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_24', mm_mult.cc:41) [3840]  (8.51 ns)

 <State 122>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_26', mm_mult.cc:41) [3848]  (8.51 ns)

 <State 123>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_28', mm_mult.cc:41) [3856]  (8.51 ns)

 <State 124>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_30', mm_mult.cc:41) [3864]  (8.51 ns)

 <State 125>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_32', mm_mult.cc:41) [3872]  (8.51 ns)

 <State 126>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_34', mm_mult.cc:41) [3880]  (8.51 ns)

 <State 127>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_36', mm_mult.cc:41) [3888]  (8.51 ns)

 <State 128>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln41_31', mm_mult.cc:41) [4122]  (0 ns)
	'add' operation ('add_ln41_32', mm_mult.cc:41) [4123]  (4.37 ns)
	'add' operation ('add_ln41_33', mm_mult.cc:41) [4124]  (0 ns)
	'add' operation ('add_ln41_34', mm_mult.cc:41) [4125]  (4.37 ns)

 <State 129>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_40', mm_mult.cc:41) [3904]  (8.51 ns)

 <State 130>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_42', mm_mult.cc:41) [3912]  (8.51 ns)

 <State 131>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_44', mm_mult.cc:41) [3920]  (8.51 ns)

 <State 132>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_46', mm_mult.cc:41) [3928]  (8.51 ns)

 <State 133>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln41_48', mm_mult.cc:41) [3936]  (8.51 ns)

 <State 134>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln41_43', mm_mult.cc:41) [4134]  (0 ns)
	'add' operation ('add_ln41_44', mm_mult.cc:41) [4135]  (4.37 ns)
	'add' operation ('add_ln41_45', mm_mult.cc:41) [4136]  (0 ns)
	'add' operation ('add_ln41_46', mm_mult.cc:41) [4137]  (4.37 ns)

 <State 135>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln41_47', mm_mult.cc:41) [4138]  (0 ns)
	'add' operation ('add_ln41_48', mm_mult.cc:41) [4139]  (4.37 ns)
	'add' operation ('add_ln41_98', mm_mult.cc:41) [4189]  (4.37 ns)

 <State 136>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[3738] ('mul_ln43', mm_mult.cc:43) [3467]  (3.36 ns)
	'add' operation of DSP[3738] ('add_ln43', mm_mult.cc:43) [3738]  (3.02 ns)
	'getelementptr' operation ('c_buff_addr_1', mm_mult.cc:43) [3740]  (0 ns)
	'store' operation ('store_ln43', mm_mult.cc:43) of variable 'add_ln41_98', mm_mult.cc:41 on array 'c_buff', mm_mult.cc:13 [4190]  (3.25 ns)

 <State 137>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', mm_mult.cc:48) [4197]  (1.77 ns)

 <State 138>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_mul209', mm_mult.cc:51) with incoming values : ('add_ln51_192', mm_mult.cc:51) [4198]  (0 ns)
	'getelementptr' operation ('c_buff_addr', mm_mult.cc:51) [4209]  (0 ns)
	'load' operation ('c_buff_load', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4508]  (3.25 ns)

 <State 139>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4508]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load', mm_mult.cc:51 on array 'c' [4511]  (3.25 ns)

 <State 140>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_2', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4517]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_2', mm_mult.cc:51 on array 'c' [4521]  (3.25 ns)

 <State 141>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_4', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4527]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_4', mm_mult.cc:51 on array 'c' [4531]  (3.25 ns)

 <State 142>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_6', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4537]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_6', mm_mult.cc:51 on array 'c' [4541]  (3.25 ns)

 <State 143>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_8', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4547]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_8', mm_mult.cc:51 on array 'c' [4551]  (3.25 ns)

 <State 144>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_10', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4557]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_10', mm_mult.cc:51 on array 'c' [4561]  (3.25 ns)

 <State 145>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_12', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4567]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_12', mm_mult.cc:51 on array 'c' [4571]  (3.25 ns)

 <State 146>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_14', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4577]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_14', mm_mult.cc:51 on array 'c' [4581]  (3.25 ns)

 <State 147>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_16', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4587]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_16', mm_mult.cc:51 on array 'c' [4591]  (3.25 ns)

 <State 148>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_18', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4597]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_18', mm_mult.cc:51 on array 'c' [4601]  (3.25 ns)

 <State 149>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_20', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4607]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_20', mm_mult.cc:51 on array 'c' [4611]  (3.25 ns)

 <State 150>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_22', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4617]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_22', mm_mult.cc:51 on array 'c' [4621]  (3.25 ns)

 <State 151>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_24', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4627]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_24', mm_mult.cc:51 on array 'c' [4631]  (3.25 ns)

 <State 152>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_26', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4637]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_26', mm_mult.cc:51 on array 'c' [4641]  (3.25 ns)

 <State 153>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_28', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4647]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_28', mm_mult.cc:51 on array 'c' [4651]  (3.25 ns)

 <State 154>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_30', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4657]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_30', mm_mult.cc:51 on array 'c' [4661]  (3.25 ns)

 <State 155>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_32', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4667]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_32', mm_mult.cc:51 on array 'c' [4671]  (3.25 ns)

 <State 156>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_34', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4677]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_34', mm_mult.cc:51 on array 'c' [4681]  (3.25 ns)

 <State 157>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_36', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4687]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_36', mm_mult.cc:51 on array 'c' [4691]  (3.25 ns)

 <State 158>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_38', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4697]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_38', mm_mult.cc:51 on array 'c' [4701]  (3.25 ns)

 <State 159>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_40', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4707]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_40', mm_mult.cc:51 on array 'c' [4711]  (3.25 ns)

 <State 160>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_42', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4717]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_42', mm_mult.cc:51 on array 'c' [4721]  (3.25 ns)

 <State 161>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_44', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4727]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_44', mm_mult.cc:51 on array 'c' [4731]  (3.25 ns)

 <State 162>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_46', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4737]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_46', mm_mult.cc:51 on array 'c' [4741]  (3.25 ns)

 <State 163>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_48', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4747]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_48', mm_mult.cc:51 on array 'c' [4751]  (3.25 ns)

 <State 164>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_50', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4757]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_50', mm_mult.cc:51 on array 'c' [4761]  (3.25 ns)

 <State 165>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_52', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4767]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_52', mm_mult.cc:51 on array 'c' [4771]  (3.25 ns)

 <State 166>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_54', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4777]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_54', mm_mult.cc:51 on array 'c' [4781]  (3.25 ns)

 <State 167>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_56', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4787]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_56', mm_mult.cc:51 on array 'c' [4791]  (3.25 ns)

 <State 168>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_58', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4797]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_58', mm_mult.cc:51 on array 'c' [4801]  (3.25 ns)

 <State 169>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_60', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4807]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_60', mm_mult.cc:51 on array 'c' [4811]  (3.25 ns)

 <State 170>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_62', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4817]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_62', mm_mult.cc:51 on array 'c' [4821]  (3.25 ns)

 <State 171>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_64', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4827]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_64', mm_mult.cc:51 on array 'c' [4831]  (3.25 ns)

 <State 172>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_66', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4837]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_66', mm_mult.cc:51 on array 'c' [4841]  (3.25 ns)

 <State 173>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_68', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4847]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_68', mm_mult.cc:51 on array 'c' [4851]  (3.25 ns)

 <State 174>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_70', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4857]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_70', mm_mult.cc:51 on array 'c' [4861]  (3.25 ns)

 <State 175>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_72', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4867]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_72', mm_mult.cc:51 on array 'c' [4871]  (3.25 ns)

 <State 176>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_74', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4877]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_74', mm_mult.cc:51 on array 'c' [4881]  (3.25 ns)

 <State 177>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_76', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4887]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_76', mm_mult.cc:51 on array 'c' [4891]  (3.25 ns)

 <State 178>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_78', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4897]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_78', mm_mult.cc:51 on array 'c' [4901]  (3.25 ns)

 <State 179>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_80', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4907]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_80', mm_mult.cc:51 on array 'c' [4911]  (3.25 ns)

 <State 180>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_82', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4917]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_82', mm_mult.cc:51 on array 'c' [4921]  (3.25 ns)

 <State 181>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_84', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4927]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_84', mm_mult.cc:51 on array 'c' [4931]  (3.25 ns)

 <State 182>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_86', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4937]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_86', mm_mult.cc:51 on array 'c' [4941]  (3.25 ns)

 <State 183>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_88', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4947]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_88', mm_mult.cc:51 on array 'c' [4951]  (3.25 ns)

 <State 184>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_90', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4957]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_90', mm_mult.cc:51 on array 'c' [4961]  (3.25 ns)

 <State 185>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_92', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4967]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_92', mm_mult.cc:51 on array 'c' [4971]  (3.25 ns)

 <State 186>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_94', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4977]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_94', mm_mult.cc:51 on array 'c' [4981]  (3.25 ns)

 <State 187>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_96', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4987]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_96', mm_mult.cc:51 on array 'c' [4991]  (3.25 ns)

 <State 188>: 6.51ns
The critical path consists of the following:
	'load' operation ('c_buff_load_98', mm_mult.cc:51) on array 'c_buff', mm_mult.cc:13 [4997]  (3.25 ns)
	'store' operation ('store_ln51', mm_mult.cc:51) of variable 'c_buff_load_98', mm_mult.cc:51 on array 'c' [5001]  (3.25 ns)

 <State 189>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
