{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.898907",
   "Default View_TopLeft":"3677,1552",
   "ExpandedHierarchyInLayout":"",
   "comment_0":"Clock source for IDELAYE2 blocks",
   "commentid":"comment_0|",
   "fillcolor_comment_0":"",
   "font_comment_0":"14",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 11 -x 4950 -y 2700 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 11 -x 4950 -y 2720 -defaultsOSRD
preplace port FCLK_CLK0 -pg 1 -lvl 11 -x 4950 -y 2860 -defaultsOSRD
preplace port TRIGGER_OUT -pg 1 -lvl 11 -x 4950 -y 1360 -defaultsOSRD
preplace port CLKWIZ0_CLKOUT1 -pg 1 -lvl 11 -x 4950 -y 2310 -defaultsOSRD
preplace port CLKWIZ0_CLKOUT2 -pg 1 -lvl 11 -x 4950 -y 2340 -defaultsOSRD
preplace port CSI_CLK_P -pg 1 -lvl 11 -x 4950 -y 1610 -defaultsOSRD
preplace port CSI_CLK_N -pg 1 -lvl 11 -x 4950 -y 1630 -defaultsOSRD
preplace port CSI_D0_P -pg 1 -lvl 11 -x 4950 -y 1650 -defaultsOSRD
preplace port CSI_D0_N -pg 1 -lvl 11 -x 4950 -y 1670 -defaultsOSRD
preplace port CSI_D1_P -pg 1 -lvl 11 -x 4950 -y 1690 -defaultsOSRD
preplace port CSI_D1_N -pg 1 -lvl 11 -x 4950 -y 1710 -defaultsOSRD
preplace port CSI_LPD0_P -pg 1 -lvl 11 -x 4950 -y 1730 -defaultsOSRD
preplace port CSI_LPD0_N -pg 1 -lvl 11 -x 4950 -y 1750 -defaultsOSRD
preplace port CSI_LPD1_P -pg 1 -lvl 11 -x 4950 -y 1770 -defaultsOSRD
preplace port CSI_LPD1_N -pg 1 -lvl 11 -x 4950 -y 1790 -defaultsOSRD
preplace port CSI_LPCLK_P -pg 1 -lvl 11 -x 4950 -y 1810 -defaultsOSRD
preplace port CSI_LPCLK_N -pg 1 -lvl 11 -x 4950 -y 1830 -defaultsOSRD
preplace port ADC_L1A_P -pg 1 -lvl 0 -x -10 -y 1530 -defaultsOSRD
preplace port ADC_L1A_N -pg 1 -lvl 0 -x -10 -y 1550 -defaultsOSRD
preplace port ADC_L1B_P -pg 1 -lvl 0 -x -10 -y 1570 -defaultsOSRD
preplace port ADC_L1B_N -pg 1 -lvl 0 -x -10 -y 1590 -defaultsOSRD
preplace port ADC_L2A_P -pg 1 -lvl 0 -x -10 -y 1610 -defaultsOSRD
preplace port ADC_L2B_P -pg 1 -lvl 0 -x -10 -y 1650 -defaultsOSRD
preplace port ADC_L2A_N -pg 1 -lvl 0 -x -10 -y 1630 -defaultsOSRD
preplace port ADC_L2B_N -pg 1 -lvl 0 -x -10 -y 1670 -defaultsOSRD
preplace port ADC_L3A_P -pg 1 -lvl 0 -x -10 -y 1690 -defaultsOSRD
preplace port ADC_L3A_N -pg 1 -lvl 0 -x -10 -y 1710 -defaultsOSRD
preplace port ADC_L3B_P -pg 1 -lvl 0 -x -10 -y 1730 -defaultsOSRD
preplace port ADC_L3B_N -pg 1 -lvl 0 -x -10 -y 1750 -defaultsOSRD
preplace port ADC_L4A_P -pg 1 -lvl 0 -x -10 -y 1770 -defaultsOSRD
preplace port ADC_L4B_P -pg 1 -lvl 0 -x -10 -y 1810 -defaultsOSRD
preplace port ADC_L4A_N -pg 1 -lvl 0 -x -10 -y 1790 -defaultsOSRD
preplace port ADC_L4B_N -pg 1 -lvl 0 -x -10 -y 1830 -defaultsOSRD
preplace port ADC_LCLK_P -pg 1 -lvl 0 -x -10 -y 1850 -defaultsOSRD
preplace port ADC_LCLK_N -pg 1 -lvl 0 -x -10 -y 1870 -defaultsOSRD
preplace port ADC_FCLK_P -pg 1 -lvl 0 -x -10 -y 1890 -defaultsOSRD
preplace port ADC_FCLK_N -pg 1 -lvl 0 -x -10 -y 1910 -defaultsOSRD
preplace port SPI_CLK -pg 1 -lvl 0 -x -10 -y 2540 -defaultsOSRD
preplace port SPI_DATA_IN -pg 1 -lvl 0 -x -10 -y 2560 -defaultsOSRD
preplace port SPI_DATA_OUT -pg 1 -lvl 11 -x 4950 -y 2800 -defaultsOSRD
preplace port SPI_DATA_OUT_TRIS -pg 1 -lvl 11 -x 4950 -y 2840 -defaultsOSRD
preplace port SPI_CSN -pg 1 -lvl 0 -x -10 -y 2580 -defaultsOSRD
preplace port LED_CH0 -pg 1 -lvl 11 -x 4950 -y 1230 -defaultsOSRD
preplace port LED_CH1 -pg 1 -lvl 11 -x 4950 -y 1490 -defaultsOSRD
preplace portBus EMIO_I -pg 1 -lvl 0 -x -10 -y 2520 -defaultsOSRD
preplace portBus EMIO_O -pg 1 -lvl 11 -x 4950 -y 2680 -defaultsOSRD
preplace inst rst_ps7_0_20M -pg 1 -lvl 5 -x 1480 -y 2440 -defaultsOSRD
preplace inst zynq_ps -pg 1 -lvl 9 -x 4310 -y 2840 -defaultsOSRD
preplace inst adc_dma -pg 1 -lvl 7 -x 3160 -y 810 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 8 -x 3790 -y 1410 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 9 -x 4310 -y 2430 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 6 -x 2290 -y 1900 -defaultsOSRD
preplace inst mipi_dma -pg 1 -lvl 7 -x 3160 -y 1950 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 8 -x 3790 -y 2300 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 6 -x 2290 -y 2140 -defaultsOSRD
preplace inst simple_reset_control_0 -pg 1 -lvl 2 -x 300 -y 2300 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 1 -x 100 -y 2310 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 3 -x 530 -y 2310 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 8 -x 3790 -y 1670 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 4 -x 900 -y 1290 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 4 -x 900 -y 1390 -defaultsOSRD
preplace inst adc_receiver_core_0 -pg 1 -lvl 4 -x 900 -y 1840 -defaultsOSRD
preplace inst adc_trigger_0 -pg 1 -lvl 5 -x 1480 -y 1180 -defaultsOSRD
preplace inst adc_axi_streamer -pg 1 -lvl 6 -x 2290 -y 610 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 8 -x 3790 -y 1970 -defaultsOSRD
preplace inst FabCfg_NextGen_0 -pg 1 -lvl 7 -x 3160 -y 1320 -defaultsOSRD
preplace inst PL_debug_LED_control_0 -pg 1 -lvl 10 -x 4810 -y 1230 -defaultsOSRD
preplace inst PL_debug_LED_control_1 -pg 1 -lvl 10 -x 4810 -y 1490 -defaultsOSRD
preplace inst csi_gearbox_dma_0 -pg 1 -lvl 9 -x 4310 -y 1930 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 1 10 180 2230 410 2220 650 2220 1150 2000 1920 1550 2890 1630 3440 2560 4050 2530 4680 2860 NJ
preplace netloc rst_ps7_0_20M_peripheral_aresetn 1 5 5 1900 1560 2900 1650 3530 2510 3960 1540 4700
preplace netloc processing_system7_0_FCLK_RESET0_N 1 4 6 1260 2590 NJ 2590 NJ 2590 NJ 2590 4080J 2580 4570
preplace netloc EMIO_I_1 1 0 10 NJ 2520 NJ 2520 NJ 2520 NJ 2520 1240J 2540 NJ 2540 NJ 2540 NJ 2540 NJ 2540 4550
preplace netloc processing_system7_0_GPIO_O 1 9 2 NJ 2680 NJ
preplace netloc xlconcat_1_dout 1 8 1 4020 1410n
preplace netloc axi_dma_s2mm_introut 1 7 1 3560 830n
preplace netloc ADC_DATA_CLK_2 1 4 2 1050 490 1800
preplace netloc ACQ_TRIGGER_IN_1 1 5 5 1860 1540 2880J 970 NJ 970 NJ 970 4660
preplace netloc ACQ_TRIG_WORD_1 1 5 1 1840 700n
preplace netloc adc_axi_streamer_trigger_out 1 6 5 2670J 960 NJ 960 NJ 960 NJ 960 4920J
preplace netloc axi_dma_s_axis_s2mm_tready 1 6 1 2810 140n
preplace netloc adc_axi_streamer_m00_axis_tdata 1 6 1 2840 80n
preplace netloc adc_axi_streamer_m00_axis_tlast 1 6 1 2830 100n
preplace netloc adc_axi_streamer_m00_axis_tvalid 1 6 1 2820 120n
preplace netloc clk_wiz_0_clk_out1 1 8 3 4070 2320 4670 2310 NJ
preplace netloc clk_wiz_0_clk_out2 1 8 3 4060 2340 4560 2340 NJ
preplace netloc Net 1 7 2 3370J 2460 3940
preplace netloc Net1 1 7 2 3560 2470 3970
preplace netloc csi_gearbox_dma_0_s00_axis_tready 1 7 2 3550 2490 4000
preplace netloc mipi_dma_m_axis_mm2s_tlast 1 7 2 3520 2500 3990
preplace netloc adc_axi_streamer_trigger_pos 1 6 1 2730 1060n
preplace netloc FabCfg_NextGen_0_R_acq_size_a 1 5 3 2070 1230 2620J 590 3400
preplace netloc FabCfg_NextGen_0_R_acq_size_b 1 5 3 2080 1240 2630J 600 3390
preplace netloc xlconstant_0_dout 1 6 1 2930J 1380n
preplace netloc csi_gearbox_dma_0_csi_clk_p 1 9 2 4630J 1620 4920J
preplace netloc csi_gearbox_dma_0_csi_clk_n 1 9 2 4620J 1630 NJ
preplace netloc csi_gearbox_dma_0_csi_d0_n 1 9 2 NJ 1660 4920J
preplace netloc csi_gearbox_dma_0_csi_d0_p 1 9 2 NJ 1640 4920J
preplace netloc csi_gearbox_dma_0_csi_d1_p 1 9 2 NJ 1680 4920J
preplace netloc csi_gearbox_dma_0_csi_d1_n 1 9 2 NJ 1700 4920J
preplace netloc csi_gearbox_dma_0_csi_lpd1_p 1 9 2 NJ 1760 4920J
preplace netloc csi_gearbox_dma_0_csi_lpd1_n 1 9 2 NJ 1780 4920J
preplace netloc csi_gearbox_dma_0_csi_lpclk_n 1 9 2 NJ 1820 4920J
preplace netloc simple_reset_control_0_g_rst_gen 1 2 7 420 2240 640 2340 NJ 2340 NJ 2340 NJ 2340 3360J 2530 4030
preplace netloc xlconstant_2_dout 1 1 1 NJ 2310
preplace netloc ADC_L1A_P_1 1 0 4 NJ 1530 NJ 1530 NJ 1530 NJ
preplace netloc ADC_L1A_N_1 1 0 4 NJ 1550 NJ 1550 NJ 1550 NJ
preplace netloc ADC_L1B_P_1 1 0 4 NJ 1570 NJ 1570 NJ 1570 NJ
preplace netloc ADC_L1B_N_1 1 0 4 NJ 1590 NJ 1590 NJ 1590 NJ
preplace netloc ADC_L2A_P_1 1 0 4 NJ 1610 NJ 1610 NJ 1610 NJ
preplace netloc ADC_L2A_N_1 1 0 4 NJ 1630 NJ 1630 NJ 1630 NJ
preplace netloc ADC_L2B_P_1 1 0 4 NJ 1650 NJ 1650 NJ 1650 NJ
preplace netloc ADC_L2B_N_1 1 0 4 NJ 1670 NJ 1670 NJ 1670 NJ
preplace netloc ADC_L3A_N_1 1 0 4 NJ 1710 NJ 1710 NJ 1710 NJ
preplace netloc ADC_L3A_P_1 1 0 4 NJ 1690 NJ 1690 NJ 1690 NJ
preplace netloc ADC_L3B_P_1 1 0 4 NJ 1730 NJ 1730 NJ 1730 NJ
preplace netloc ADC_L3B_N_1 1 0 4 NJ 1750 NJ 1750 NJ 1750 NJ
preplace netloc ADC_L4A_N_1 1 0 4 NJ 1790 NJ 1790 NJ 1790 NJ
preplace netloc ADC_L4A_P_1 1 0 4 NJ 1770 NJ 1770 NJ 1770 NJ
preplace netloc ADC_L4B_P_1 1 0 4 NJ 1810 NJ 1810 NJ 1810 NJ
preplace netloc ADC_L4B_N_1 1 0 4 NJ 1830 NJ 1830 NJ 1830 NJ
preplace netloc ADC_LCLK_P_1 1 0 4 NJ 1850 NJ 1850 NJ 1850 NJ
preplace netloc ADC_LCLK_N_1 1 0 4 NJ 1870 NJ 1870 NJ 1870 NJ
preplace netloc ADC_FCLK_P_1 1 0 4 NJ 1890 NJ 1890 NJ 1890 NJ
preplace netloc ADC_FCLK_N_1 1 0 4 NJ 1910 NJ 1910 NJ 1910 NJ
preplace netloc clk_wiz_1_clk_out1 1 3 1 630 2150n
preplace netloc adc_axi_streamer_acq_status_a 1 6 1 2780 800n
preplace netloc adc_axi_streamer_acq_status_b 1 6 1 2750 820n
preplace netloc FabCfg_NextGen_0_R_acq_ctrl_a 1 5 3 2060 1220 2610J 580 3460
preplace netloc adc_axi_streamer_acq_reset_irq_gen 1 6 2 2760 950 3540J
preplace netloc clk_wiz_1_locked 1 3 3 620J 540 NJ 540 2030
preplace netloc FabCfg_NextGen_0_R_trig_level_0 1 4 4 1140 550 1990J 1320 2830J 1020 3380
preplace netloc FabCfg_NextGen_0_R_trig_level_1 1 4 4 1150 560 1970J 1330 2840J 1030 3370
preplace netloc FabCfg_NextGen_0_R_trig_level_2 1 4 4 1160 570 1950J 1350 2870J 1040 3360
preplace netloc FabCfg_NextGen_0_R_trig_level_3 1 4 4 1170 600 1890J 1360 2740J 650 3450
preplace netloc FabCfg_NextGen_0_R_trig_level_4 1 4 4 1220 640 1820J 1370 2770J 660 3440
preplace netloc FabCfg_NextGen_0_R_trig_level_5 1 4 4 1230 660 1790J 1380 2800J 670 3430
preplace netloc FabCfg_NextGen_0_R_trig_level_6 1 4 4 1240 670 1760J 1390 2700J 570 3520
preplace netloc FabCfg_NextGen_0_R_trig_level_7 1 4 4 1180 650 1770J 1400 2690J 560 3530
preplace netloc FabCfg_NextGen_0_R_trig_config_a 1 4 4 1250 690 1870J 1280 2710J 990 3490
preplace netloc ADC_BUS_1 1 4 2 1040 480 1780
preplace netloc xlconstant_3_dout 1 4 1 NJ 1290
preplace netloc xlconstant_4_dout 1 4 1 1060J 1310n
preplace netloc adc_axi_streamer_delay_l1a 1 3 4 670 450 NJ 450 1910J 1470 2580
preplace netloc adc_axi_streamer_delay_l1b 1 3 4 670 2210 NJ 2210 NJ 2210 2600
preplace netloc adc_axi_streamer_delay_l2a 1 3 4 680 460 NJ 460 1700J 1440 2530
preplace netloc adc_axi_streamer_delay_l2b 1 3 4 690 470 NJ 470 1880J 1480 2560
preplace netloc adc_axi_streamer_delay_l3a 1 3 4 700 500 NJ 500 1830J 1500 2550
preplace netloc adc_axi_streamer_delay_l3b 1 3 4 710 510 NJ 510 1800J 1530 2570
preplace netloc adc_axi_streamer_delay_l4a 1 3 4 720 520 NJ 520 2000J 1340 2520
preplace netloc adc_axi_streamer_delay_l4b 1 3 4 730 530 NJ 530 1780J 1520 2540
preplace netloc adc_axi_streamer_delay_load 1 3 4 660 440 NJ 440 1960J 1460 2590
preplace netloc adc_receiver_core_0_bitslip_locked 1 4 2 1080J 630 1980
preplace netloc adc_receiver_core_0_train_done_load 1 4 2 1070J 580 2020
preplace netloc adc_receiver_core_0_idelay_rdy 1 4 2 1090J 590 2010
preplace netloc FabCfg_NextGen_0_R_acq_train_a 1 5 3 2040 1250 2640J 610 3420
preplace netloc FabCfg_NextGen_0_R_acq_train_b 1 5 3 2050 1260 2650J 620 3410
preplace netloc adc_axi_streamer_acq_status_c 1 6 1 2720 840n
preplace netloc FabCfg_NextGen_0_R_trig_holdoff 1 4 4 1110 610 1940J 1310 2820J 1000 3480
preplace netloc FabCfg_NextGen_0_R_trig_auto_timers 1 4 4 1190 680 1690J 1270 2790J 1010 3470
preplace netloc FabCfg_NextGen_0_R_trig_delay_reg0 1 4 4 1260 730 1810J 1290 2660J 630 3510
preplace netloc FabCfg_NextGen_0_R_trig_delay_reg1 1 4 4 1100 620 1930J 1300 2680J 640 3500
preplace netloc adc_trigger_0_trig_state_a 1 5 2 1710J 1490 2910
preplace netloc adc_trigger_0_acq_holdoff 1 5 1 1850 720n
preplace netloc adc_trigger_0_trig_holdoff_debug 1 5 2 1680J 1510 2920
preplace netloc adc_axi_streamer_acq_armed_waiting_trig 1 4 3 1130 700 1750J 1410 2500
preplace netloc adc_axi_streamer_acq_done 1 4 6 1200 720 1730J 1430 2860 980 NJ 980 NJ 980 4670
preplace netloc adc_axi_streamer_acq_done_post 1 4 3 1120 710 1740J 1420 2490
preplace netloc adc_axi_streamer_acq_have_trig 1 4 3 1210 740 1720J 1450 2510
preplace netloc SPI_CLK_1 1 0 10 NJ 2540 NJ 2540 NJ 2540 NJ 2540 1110J 2550 NJ 2550 NJ 2550 NJ 2550 NJ 2550 4640
preplace netloc SPI_DATA_IN_1 1 0 10 NJ 2560 NJ 2560 NJ 2560 NJ 2560 NJ 2560 NJ 2560 NJ 2560 3360J 2570 NJ 2570 4540
preplace netloc zynq_ps_SPI0_MISO_O 1 9 2 4610 2800 NJ
preplace netloc zynq_ps_SPI0_MISO_T 1 9 2 NJ 2840 NJ
preplace netloc SPI_CSN_1 1 0 10 NJ 2580 NJ 2580 NJ 2580 NJ 2580 NJ 2580 NJ 2580 NJ 2580 NJ 2580 4070J 2560 4650
preplace netloc FabCfg_NextGen_0_R_csi_ctrl_c 1 7 2 NJ 1540 3950
preplace netloc clk_wiz_0_locked 1 8 2 4080 2330 4540
preplace netloc csi_gearbox_dma_0_csi_lpd0_p 1 9 2 NJ 1720 4920J
preplace netloc csi_gearbox_dma_0_csi_lpd0_n 1 9 2 NJ 1740 4920J
preplace netloc csi_gearbox_dma_0_csi_lpclk_p 1 9 2 NJ 1800 4920J
preplace netloc adc_axi_streamer_dbg_acq_run 1 6 4 N 320 NJ 320 NJ 320 4690
preplace netloc FabCfg_NextGen_0_R_led_ctrl 1 7 3 N 1120 NJ 1120 4630
preplace netloc PL_debug_LED_control_0_led_out 1 10 1 NJ 1230
preplace netloc PL_debug_LED_control_1_led_out 1 10 1 NJ 1490
preplace netloc mipi_dma_mm2s_introut 1 7 1 3470 1890n
preplace netloc FabCfg_NextGen_0_R_csi_ctrl_a 1 7 2 NJ 1500 4050
preplace netloc FabCfg_NextGen_0_R_csi_ctrl_b 1 7 2 NJ 1520 4040
preplace netloc csi_gearbox_dma_0_R_csi_status_a 1 6 4 2930 550 NJ 550 NJ 550 4580
preplace netloc csi_gearbox_dma_0_csi_debug_fifo_space_available 1 7 3 3640 1490 NJ 1490 4560
preplace netloc csi_gearbox_dma_0_csi_debug_mipi_read_req 1 7 3 3610 1480 NJ 1480 4590
preplace netloc csi_gearbox_dma_0_csi_debug_fifo_read_valid 1 7 3 3630 1510 NJ 1510 4550
preplace netloc csi_gearbox_dma_0_csi_debug_mipi_state 1 7 3 3590 1340 NJ 1340 4570
preplace netloc csi_gearbox_dma_0_csi_ctrl_state_dbg 1 7 3 3620 1530 NJ 1530 4540
preplace netloc csi_gearbox_dma_0_dbg_fifo_data_ct 1 7 3 3570 1320 NJ 1320 4610
preplace netloc csi_gearbox_dma_0_csi_debug_num_lines_rem 1 7 3 3580 1330 NJ 1330 4600
preplace netloc processing_system7_0_DDR 1 9 2 NJ 2700 NJ
preplace netloc mipi_dma_M_AXI_SG 1 7 1 3410 1870n
preplace netloc S00_AXI_2 1 7 1 3390 1890n
preplace netloc adc_axi_streamer_M00_AXIS 1 6 1 2900 60n
preplace netloc axi_interconnect_1_M02_AXI 1 6 2 2940 1810 3560
preplace netloc S00_AXI_3 1 7 1 3550 790n
preplace netloc axi_interconnect_1_M03_AXI 1 6 1 2760 1220n
preplace netloc axi_interconnect_2_M00_AXI 1 7 2 3600 2480 3950
preplace netloc axi_interconnect_1_M01_AXI 1 6 1 2850 730n
preplace netloc processing_system7_0_FIXED_IO 1 9 2 NJ 2720 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 8 1 3980 1670n
preplace netloc axi_dma1_M_AXIS_MM2S 1 7 2 3370J 1550 4030
preplace netloc zynq_ps_M_AXI_GP0 1 5 5 2080 2520 NJ 2520 NJ 2520 NJ 2520 4580
preplace netloc axi_interconnect_1_M00_AXI 1 6 3 2920 1800 3490J 2450 4010J
preplace cgraphic comment_0 place left -354 -18 textcolor 4 linecolor 3
levelinfo -pg 1 -10 100 300 530 900 1480 2290 3160 3790 4310 4810 4950
pagesize -pg 1 -db -bbox -sgen -160 0 5150 3100
",
   "linecolor_comment_0":"",
   "linktoobj_comment_0":"/clk_wiz_1",
   "linktotype_comment_0":"bd_cell",
   "textcolor_comment_0":""
}
{
   """""""""""""""""""""da_clkrst_cnt""""""""""""""""""""":"1",
   """""""""""""""da_axi4_cnt""""""""""""""":"1",
   """""""""""""""da_clkrst_cnt""""""""""""""":"2",
   """"""""da_axi4_cnt"""""""":"1",
   """"da_axi4_cnt"""":"1"
}
{
   "/clk_wiz_1/comment_0":"comment_0"
}