###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Sep 23 06:10:25 2023
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/OUT_VALID_reg/CK 
Endpoint:   U0_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_reset              (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.340
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.462
- Arrival Time                  3.359
= Slack Time                    6.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.103 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |    6.968 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |    7.873 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |    8.531 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |    9.401 | 
     | U0_ALU/OUT_VALID_reg                             | RN ^         | SDFFRQX1M | 1.089 | 0.061 |   3.359 |    9.462 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.260 |       |   0.000 |   -6.103 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.100 | 
     | U0_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX1M | 0.260 | 0.003 |   0.003 |   -6.100 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.001
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.465
- Arrival Time                  3.360
= Slack Time                    6.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.105 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |    6.970 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |    7.875 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |    8.533 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |    9.403 | 
     | U0_ALU/\ALU_OUT_reg[15]                          | RN ^         | SDFFRQX2M | 1.089 | 0.062 |   3.360 |    9.465 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.260 |       |   0.000 |   -6.105 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   -6.104 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.260 | 0.001 |   0.001 |   -6.104 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.340
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.462
- Arrival Time                  3.356
= Slack Time                    6.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.106 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |    6.971 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |    7.875 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |    8.533 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |    9.404 | 
     | U0_ALU/\ALU_OUT_reg[1]                           | RN ^         | SDFFRQX1M | 1.089 | 0.058 |   3.356 |    9.462 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.260 |       |   0.000 |   -6.106 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.103 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.260 | 0.003 |   0.003 |   -6.103 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.468
- Arrival Time                  3.360
= Slack Time                    6.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.108 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |    6.973 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |    7.878 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |    8.535 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |    9.406 | 
     | U0_ALU/\ALU_OUT_reg[8]                           | RN ^         | SDFFRQX2M | 1.089 | 0.061 |   3.360 |    9.468 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.260 |       |   0.000 |   -6.108 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.105 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.260 | 0.003 |   0.003 |   -6.105 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.467
- Arrival Time                  3.358
= Slack Time                    6.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.109 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |    6.974 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |    7.879 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |    8.536 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |    9.407 | 
     | U0_ALU/\ALU_OUT_reg[7]                           | RN ^         | SDFFRQX2M | 1.089 | 0.060 |   3.358 |    9.467 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.260 |       |   0.000 |   -6.109 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.106 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.260 | 0.003 |   0.003 |   -6.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.468
- Arrival Time                  3.359
= Slack Time                    6.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.109 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |    6.974 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |    7.879 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |    8.537 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |    9.408 | 
     | U0_ALU/\ALU_OUT_reg[5]                           | RN ^         | SDFFRQX2M | 1.089 | 0.060 |   3.359 |    9.468 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.260 |       |   0.000 |   -6.109 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.106 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.260 | 0.003 |   0.003 |   -6.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.467
- Arrival Time                  3.358
= Slack Time                    6.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.109 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |    6.974 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |    7.879 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |    8.537 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |    9.408 | 
     | U0_ALU/\ALU_OUT_reg[10]                          | RN ^         | SDFFRQX2M | 1.089 | 0.059 |   3.358 |    9.467 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.260 |       |   0.000 |   -6.109 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.107 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.260 | 0.002 |   0.003 |   -6.107 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.468
- Arrival Time                  3.358
= Slack Time                    6.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.110 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |    6.975 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |    7.879 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |    8.537 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |    9.408 | 
     | U0_ALU/\ALU_OUT_reg[4]                           | RN ^         | SDFFRQX2M | 1.089 | 0.060 |   3.358 |    9.468 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.260 |       |   0.000 |   -6.110 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.106 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.260 | 0.003 |   0.003 |   -6.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.468
- Arrival Time                  3.358
= Slack Time                    6.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.110 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |    6.975 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |    7.879 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |    8.537 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |    9.408 | 
     | U0_ALU/\ALU_OUT_reg[2]                           | RN ^         | SDFFRQX2M | 1.089 | 0.060 |   3.358 |    9.468 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.260 |       |   0.000 |   -6.110 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.107 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.260 | 0.003 |   0.003 |   -6.107 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.001
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.466
- Arrival Time                  3.356
= Slack Time                    6.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.110 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |    6.975 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |    7.879 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |    8.537 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |    9.408 | 
     | U0_ALU/\ALU_OUT_reg[14]                          | RN ^         | SDFFRQX2M | 1.089 | 0.058 |   3.356 |    9.466 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.260 |       |   0.000 |   -6.110 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   -6.108 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.260 | 0.001 |   0.001 |   -6.108 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.468
- Arrival Time                  3.358
= Slack Time                    6.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.110 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |    6.975 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |    7.879 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |    8.537 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |    9.408 | 
     | U0_ALU/\ALU_OUT_reg[3]                           | RN ^         | SDFFRQX2M | 1.089 | 0.060 |   3.358 |    9.468 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.260 |       |   0.000 |   -6.110 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.107 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.260 | 0.003 |   0.003 |   -6.107 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.468
- Arrival Time                  3.358
= Slack Time                    6.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.110 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |    6.975 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |    7.880 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |    8.537 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |    9.408 | 
     | U0_ALU/\ALU_OUT_reg[6]                           | RN ^         | SDFFRQX2M | 1.089 | 0.060 |   3.358 |    9.468 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.260 |       |   0.000 |   -6.110 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.107 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.260 | 0.003 |   0.003 |   -6.107 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.468
- Arrival Time                  3.358
= Slack Time                    6.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.110 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |    6.975 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |    7.880 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |    8.537 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |    9.408 | 
     | U0_ALU/\ALU_OUT_reg[9]                           | RN ^         | SDFFRQX2M | 1.089 | 0.059 |   3.358 |    9.468 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.260 |       |   0.000 |   -6.110 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.107 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.260 | 0.003 |   0.003 |   -6.107 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.467
- Arrival Time                  3.357
= Slack Time                    6.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.110 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |    6.975 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |    7.880 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |    8.538 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |    9.408 | 
     | U0_ALU/\ALU_OUT_reg[11]                          | RN ^         | SDFFRQX2M | 1.089 | 0.059 |   3.357 |    9.467 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.260 |       |   0.000 |   -6.110 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -6.107 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.260 | 0.003 |   0.003 |   -6.107 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.001
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.466
- Arrival Time                  3.356
= Slack Time                    6.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.110 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |    6.975 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |    7.880 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |    8.538 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |    9.408 | 
     | U0_ALU/\ALU_OUT_reg[13]                          | RN ^         | SDFFRQX2M | 1.089 | 0.058 |   3.356 |    9.466 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.260 |       |   0.000 |   -6.110 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   -6.109 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.260 | 0.001 |   0.001 |   -6.109 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.467
- Arrival Time                  3.354
= Slack Time                    6.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |    6.113 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |    6.978 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |    7.883 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |    8.540 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |    9.411 | 
     | U0_ALU/\ALU_OUT_reg[12]                          | RN ^         | SDFFRQX2M | 1.089 | 0.056 |   3.354 |    9.467 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.260 |       |   0.000 |   -6.113 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   -6.111 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.260 | 0.002 |   0.002 |   -6.111 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.004
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.799
- Arrival Time                  3.359
= Slack Time                    6.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |            | 0.000 |       |   0.000 |    6.440 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M    | 0.200 | 0.865 |   0.865 |    7.305 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M    | 0.201 | 0.905 |   1.770 |    8.209 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M     | 0.878 | 0.658 |   2.427 |    8.867 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M  | 1.089 | 0.871 |   3.298 |    9.738 | 
     | U0_ALU/\ALU_OUT_reg[0]                           | RN ^         | SDFFRHQX1M | 1.089 | 0.061 |   3.359 |    9.799 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.260 |       |   0.000 |   -6.439 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |   -6.437 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.260 | 0.003 |   0.003 |   -6.437 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RST_SYNC_1/\sync_reg_reg[1] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REFCLK'
Beginpoint: RST                             (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.654
- Setup                         0.264
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.191
- Arrival Time                  1.981
= Slack Time                    8.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | RST ^      |           | 0.000 |       |   0.000 |    8.210 | 
     | U_reset_multiplexer/FE_PHC5_RST | A ^ -> Y ^ | DLY4X1M   | 0.118 | 0.796 |   0.796 |    9.006 | 
     | U_reset_multiplexer/FE_PHC6_RST | A ^ -> Y ^ | DLY4X1M   | 0.217 | 0.902 |   1.698 |    9.908 | 
     | U_reset_multiplexer/U1          | A ^ -> Y ^ | MX2X2M    | 0.248 | 0.282 |   1.980 |   10.190 | 
     | RST_SYNC_1/\sync_reg_reg[1]     | RN ^       | SDFFRQX1M | 0.248 | 0.000 |   1.981 |   10.191 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -8.210 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -8.176 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -8.146 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -7.922 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -7.835 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -7.654 | 
     | RST_SYNC_1/\sync_reg_reg[1]      | CK ^       | SDFFRQX1M  | 0.357 | 0.098 |   0.654 |   -7.556 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RST_SYNC_1/\sync_reg_reg[0] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REFCLK'
Beginpoint: RST                             (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.655
- Setup                         0.259
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.195
- Arrival Time                  1.981
= Slack Time                    8.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | RST ^      |           | 0.000 |       |   0.000 |    8.215 | 
     | U_reset_multiplexer/FE_PHC5_RST | A ^ -> Y ^ | DLY4X1M   | 0.118 | 0.796 |   0.796 |    9.011 | 
     | U_reset_multiplexer/FE_PHC6_RST | A ^ -> Y ^ | DLY4X1M   | 0.217 | 0.902 |   1.698 |    9.913 | 
     | U_reset_multiplexer/U1          | A ^ -> Y ^ | MX2X2M    | 0.248 | 0.282 |   1.980 |   10.195 | 
     | RST_SYNC_1/\sync_reg_reg[0]     | RN ^       | SDFFRQX2M | 0.248 | 0.000 |   1.981 |   10.195 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |   -8.215 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -8.181 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -8.151 | 
     | U_reference_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X6M     | 0.186 | 0.225 |   0.288 |   -7.926 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   0.375 |   -7.839 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.181 |   0.556 |   -7.659 | 
     | RST_SYNC_1/\sync_reg_reg[0]      | CK ^       | SDFFRQX2M  | 0.357 | 0.099 |   0.655 |   -7.560 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] /CK 
Endpoint:   F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] /SI (v) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: SI[2]                                      (v) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.349
- Setup                         0.496
+ Phase Shift                 100.000
= Required Time               100.852
- Arrival Time                 20.011
= Slack Time                   80.842
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time           20.011
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |         |           |       |       |  Time   |   Time   | 
     |----------------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                        | SI[2] v |           | 0.048 |       |  20.011 |  100.852 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] | SI v    | SDFFRQX2M | 0.048 | 0.000 |  20.011 |  100.852 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.841 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -80.806 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -80.675 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.348 |  -80.494 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -80.025 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -79.930 | 
     | U_TX_CLK_multiplexer/U1                | B ^ -> Y ^ | MX2X2M     | 0.210 | 0.254 |   1.165 |  -79.676 | 
     | UART_TX_CLK_M__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.093 | 0.179 |   1.345 |  -79.497 | 
     | F1_fifo/u_w2r_sync/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.093 | 0.004 |   1.349 |  -79.493 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[3][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[3][3] /SI (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[1]                              (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.464
- Setup                         0.463
+ Phase Shift                 100.000
= Required Time               101.001
- Arrival Time                 20.054
= Slack Time                   80.947
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time           20.052
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |         |           |       |       |  Time   |   Time   | 
     |--------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                | SI[1] v |           | 0.098 |       |  20.052 |  100.999 | 
     | U0_RegFile/\Reg_File_reg[3][3] | SI v    | SDFFRQX2M | 0.098 | 0.001 |  20.054 |  101.001 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.947 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -80.912 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -80.781 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -80.600 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -80.131 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -80.036 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -79.788 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -79.701 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -79.521 | 
     | U0_RegFile/\Reg_File_reg[3][3]   | CK ^       | SDFFRQX2M  | 0.348 | 0.037 |   1.464 |  -79.484 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[13][7] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[13][7] /SI (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[0]                               (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.495
- Setup                         0.468
+ Phase Shift                 100.000
= Required Time               101.027
- Arrival Time                 20.074
= Slack Time                   80.954
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.069
     = Beginpoint Arrival Time           20.069
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance             |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |         |           |       |       |  Time   |   Time   | 
     |---------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                 | SI[0] v |           | 0.120 |       |  20.069 |  101.023 | 
     | U0_RegFile/\Reg_File_reg[13][7] | SI v    | SDFFRQX2M | 0.120 | 0.005 |  20.074 |  101.027 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.954 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -80.919 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -80.787 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -80.606 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -80.137 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -80.043 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -79.794 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -79.707 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -79.527 | 
     | U0_RegFile/\Reg_File_reg[13][7]  | CK ^       | SDFFRQX2M  | 0.343 | 0.068 |   1.495 |  -79.459 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin C0_CTRL/\current_state_reg[0] /CK 
Endpoint:   C0_CTRL/\current_state_reg[0] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[3]                             (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.484
- Setup                         0.458
+ Phase Shift                 100.000
= Required Time               101.027
- Arrival Time                 20.042
= Slack Time                   80.985
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time           20.041
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Instance            |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |         |           |       |       |  Time   |   Time   | 
     |-------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                               | SI[3] v |           | 0.082 |       |  20.041 |  101.026 | 
     | C0_CTRL/\current_state_reg[0] | SI v    | SDFFRQX2M | 0.082 | 0.001 |  20.042 |  101.027 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -80.985 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -80.950 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -80.819 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -80.638 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -80.168 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -80.074 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -79.825 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -79.739 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -79.558 | 
     | C0_CTRL/\current_state_reg[0]    | CK ^       | SDFFRQX2M  | 0.358 | 0.058 |   1.484 |  -79.501 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][5] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.460
- Setup                         0.327
+ Phase Shift                 100.000
= Required Time               101.133
- Arrival Time                  5.155
= Slack Time                   95.978
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.978 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.843 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.748 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.405 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.276 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.189 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.098 | 
     | U0_RegFile/\Reg_File_reg[0][5]                   | RN ^         | SDFFRQX1M | 1.159 | 0.035 |   5.155 |  101.133 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.978 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.943 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.812 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.630 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.161 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.067 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.818 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.732 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.551 | 
     | U0_RegFile/\Reg_File_reg[0][5]   | CK ^       | SDFFRQX1M  | 0.347 | 0.033 |   1.460 |  -94.518 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.467
- Setup                         0.336
+ Phase Shift                 100.000
= Required Time               101.132
- Arrival Time                  5.154
= Slack Time                   95.978
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.978 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.843 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.748 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.405 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.276 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.189 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.098 | 
     | U0_RegFile/\Reg_File_reg[0][4]                   | RN ^         | SDFFRX1M  | 1.159 | 0.034 |   5.154 |  101.132 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.978 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.943 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.812 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.630 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.161 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.067 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.818 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.732 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.551 | 
     | U0_RegFile/\Reg_File_reg[0][4]   | CK ^       | SDFFRX1M   | 0.350 | 0.041 |   1.467 |  -94.511 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][0] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.469
- Setup                         0.336
+ Phase Shift                 100.000
= Required Time               101.133
- Arrival Time                  5.154
= Slack Time                   95.980
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.980 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.845 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.750 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.407 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.278 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.191 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.100 | 
     | U0_RegFile/\Reg_File_reg[0][0]                   | RN ^         | SDFFRX1M  | 1.159 | 0.033 |   5.154 |  101.133 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.980 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.945 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.814 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.632 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.163 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.069 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.820 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.734 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.553 | 
     | U0_RegFile/\Reg_File_reg[0][0]   | CK ^       | SDFFRX1M   | 0.350 | 0.042 |   1.469 |  -94.511 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.469
- Setup                         0.336
+ Phase Shift                 100.000
= Required Time               101.133
- Arrival Time                  5.153
= Slack Time                   95.980
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.980 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.845 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.750 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.408 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.279 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.191 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.101 | 
     | U0_RegFile/\Reg_File_reg[0][3]                   | RN ^         | SDFFRX1M  | 1.159 | 0.033 |   5.153 |  101.133 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.980 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.945 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.814 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.633 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.164 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.069 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.821 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.734 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.554 | 
     | U0_RegFile/\Reg_File_reg[0][3]   | CK ^       | SDFFRX1M   | 0.350 | 0.042 |   1.469 |  -94.512 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][0] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.487
- Setup                         0.336
+ Phase Shift                 100.000
= Required Time               101.151
- Arrival Time                  5.170
= Slack Time                   95.982
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.982 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.847 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.752 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.409 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.280 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.193 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.102 | 
     | U0_RegFile/\Reg_File_reg[10][0]                  | RN ^         | SDFFRX1M  | 1.160 | 0.049 |   5.170 |  101.151 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.982 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.947 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.816 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.634 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.165 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.071 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.822 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.736 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.555 | 
     | U0_RegFile/\Reg_File_reg[10][0]  | CK ^       | SDFFRX1M   | 0.347 | 0.061 |   1.488 |  -94.494 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[15][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[15][5] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.495
- Setup                         0.337
+ Phase Shift                 100.000
= Required Time               101.158
- Arrival Time                  5.175
= Slack Time                   95.982
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.982 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.847 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.752 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.410 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.281 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.193 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.103 | 
     | U0_RegFile/\Reg_File_reg[15][5]                  | RN ^         | SDFFRX1M  | 1.166 | 0.055 |   5.175 |  101.158 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.982 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.947 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.816 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.635 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.166 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.071 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.823 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.736 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.556 | 
     | U0_RegFile/\Reg_File_reg[15][5]  | CK ^       | SDFFRX1M   | 0.343 | 0.068 |   1.495 |  -94.488 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[15][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[15][4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.495
- Setup                         0.337
+ Phase Shift                 100.000
= Required Time               101.158
- Arrival Time                  5.175
= Slack Time                   95.983
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |  -0.000 |   95.983 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.848 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.752 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.410 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.281 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.194 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.103 | 
     | U0_RegFile/\Reg_File_reg[15][4]                  | RN ^         | SDFFRX1M  | 1.165 | 0.055 |   5.175 |  101.158 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.983 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.948 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.816 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.635 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.166 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.072 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.823 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.736 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.556 | 
     | U0_RegFile/\Reg_File_reg[15][4]  | CK ^       | SDFFRX1M   | 0.343 | 0.068 |   1.495 |  -94.488 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[15][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[15][6] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.495
- Setup                         0.337
+ Phase Shift                 100.000
= Required Time               101.158
- Arrival Time                  5.175
= Slack Time                   95.983
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.983 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.848 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.752 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.410 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.281 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.194 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.103 | 
     | U0_RegFile/\Reg_File_reg[15][6]                  | RN ^         | SDFFRX1M  | 1.166 | 0.055 |   5.175 |  101.158 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.983 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.948 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.816 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.635 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.166 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.072 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.823 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.736 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.556 | 
     | U0_RegFile/\Reg_File_reg[15][6]  | CK ^       | SDFFRX1M   | 0.343 | 0.068 |   1.495 |  -94.488 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.471
- Setup                         0.336
+ Phase Shift                 100.000
= Required Time               101.135
- Arrival Time                  5.152
= Slack Time                   95.983
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.983 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.848 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.753 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.410 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.281 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.194 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.103 | 
     | U0_RegFile/\Reg_File_reg[11][4]                  | RN ^         | SDFFRX1M  | 1.159 | 0.032 |   5.152 |  101.135 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.983 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.948 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.817 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.636 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.166 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.072 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.823 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.737 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.556 | 
     | U0_RegFile/\Reg_File_reg[11][4]  | CK ^       | SDFFRX1M   | 0.350 | 0.044 |   1.471 |  -94.512 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][6] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.494
- Setup                         0.337
+ Phase Shift                 100.000
= Required Time               101.157
- Arrival Time                  5.174
= Slack Time                   95.983
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.983 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.848 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.753 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.410 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.281 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.194 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.103 | 
     | U0_RegFile/\Reg_File_reg[14][6]                  | RN ^         | SDFFRX1M  | 1.165 | 0.054 |   5.174 |  101.157 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.983 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.948 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.817 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.636 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.166 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.072 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.823 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.737 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.556 | 
     | U0_RegFile/\Reg_File_reg[14][6]  | CK ^       | SDFFRX1M   | 0.343 | 0.068 |   1.494 |  -94.489 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.469
- Setup                         0.336
+ Phase Shift                 100.000
= Required Time               101.133
- Arrival Time                  5.150
= Slack Time                   95.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.984 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.849 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.753 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.411 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.282 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.195 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.104 | 
     | U0_RegFile/\Reg_File_reg[0][1]                   | RN ^         | SDFFRX1M  | 1.159 | 0.030 |   5.150 |  101.133 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.984 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.949 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.817 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.636 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.167 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.073 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.824 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.737 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.557 | 
     | U0_RegFile/\Reg_File_reg[0][1]   | CK ^       | SDFFRX1M   | 0.350 | 0.042 |   1.469 |  -94.515 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.492
- Setup                         0.337
+ Phase Shift                 100.000
= Required Time               101.155
- Arrival Time                  5.172
= Slack Time                   95.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.984 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.849 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.753 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.411 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.282 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.195 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.104 | 
     | U0_RegFile/\Reg_File_reg[14][3]                  | RN ^         | SDFFRX1M  | 1.162 | 0.051 |   5.172 |  101.155 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.984 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.949 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.818 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.636 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.167 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.073 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.824 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.738 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.557 | 
     | U0_RegFile/\Reg_File_reg[14][3]  | CK ^       | SDFFRX1M   | 0.345 | 0.065 |   1.492 |  -94.492 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.469
- Setup                         0.336
+ Phase Shift                 100.000
= Required Time               101.133
- Arrival Time                  5.150
= Slack Time                   95.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |  -0.000 |   95.984 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.849 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.753 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.411 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.282 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.195 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.104 | 
     | U0_RegFile/\Reg_File_reg[0][2]                   | RN ^         | SDFFRX1M  | 1.159 | 0.030 |   5.150 |  101.133 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.984 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.949 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.818 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.636 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.167 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.073 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.824 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.738 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.557 | 
     | U0_RegFile/\Reg_File_reg[0][2]   | CK ^       | SDFFRX1M   | 0.350 | 0.042 |   1.469 |  -94.515 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][5] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.494
- Setup                         0.337
+ Phase Shift                 100.000
= Required Time               101.157
- Arrival Time                  5.174
= Slack Time                   95.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.984 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.849 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.754 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.411 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.282 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.195 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.104 | 
     | U0_RegFile/\Reg_File_reg[14][5]                  | RN ^         | SDFFRX1M  | 1.164 | 0.053 |   5.174 |  101.157 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.984 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.949 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.818 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.636 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.167 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.073 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.824 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.738 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.557 | 
     | U0_RegFile/\Reg_File_reg[14][5]  | CK ^       | SDFFRX1M   | 0.343 | 0.068 |   1.494 |  -94.490 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.494
- Setup                         0.337
+ Phase Shift                 100.000
= Required Time               101.157
- Arrival Time                  5.173
= Slack Time                   95.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.984 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.849 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.754 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.412 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.283 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.195 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.105 | 
     | U0_RegFile/\Reg_File_reg[14][4]                  | RN ^         | SDFFRX1M  | 1.163 | 0.053 |   5.173 |  101.157 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.984 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.949 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.818 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.637 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.168 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.073 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.825 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.738 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.558 | 
     | U0_RegFile/\Reg_File_reg[14][4]  | CK ^       | SDFFRX1M   | 0.344 | 0.067 |   1.494 |  -94.490 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[14][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[14][2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.493
- Setup                         0.337
+ Phase Shift                 100.000
= Required Time               101.157
- Arrival Time                  5.170
= Slack Time                   95.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.986 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.851 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.756 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.414 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.285 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.197 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.106 | 
     | U0_RegFile/\Reg_File_reg[14][2]                  | RN ^         | SDFFRX1M  | 1.160 | 0.050 |   5.170 |  101.157 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.986 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.951 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.820 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.639 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.170 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.075 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.827 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.740 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.560 | 
     | U0_RegFile/\Reg_File_reg[14][2]  | CK ^       | SDFFRX1M   | 0.344 | 0.067 |   1.493 |  -94.493 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.475
- Setup                         0.336
+ Phase Shift                 100.000
= Required Time               101.139
- Arrival Time                  5.151
= Slack Time                   95.988
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.988 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.853 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.758 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.415 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.286 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.199 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.108 | 
     | U0_RegFile/\Reg_File_reg[10][4]                  | RN ^         | SDFFRX1M  | 1.159 | 0.031 |   5.151 |  101.139 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.988 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.953 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.822 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.641 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.172 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.077 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.828 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.742 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.561 | 
     | U0_RegFile/\Reg_File_reg[10][4]  | CK ^       | SDFFRX1M   | 0.350 | 0.048 |   1.475 |  -94.513 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.475
- Setup                         0.336
+ Phase Shift                 100.000
= Required Time               101.139
- Arrival Time                  5.150
= Slack Time                   95.989
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.989 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.854 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.759 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.417 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.288 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.200 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.110 | 
     | U0_RegFile/\Reg_File_reg[11][3]                  | RN ^         | SDFFRX1M  | 1.159 | 0.030 |   5.150 |  101.139 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.990 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.954 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.823 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.642 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.173 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.078 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.830 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.743 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.563 | 
     | U0_RegFile/\Reg_File_reg[11][3]  | CK ^       | SDFFRX1M   | 0.350 | 0.048 |   1.475 |  -94.514 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.475
- Setup                         0.336
+ Phase Shift                 100.000
= Required Time               101.140
- Arrival Time                  5.149
= Slack Time                   95.991
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.991 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.856 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.760 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.418 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.289 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.201 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.111 | 
     | U0_RegFile/\Reg_File_reg[10][3]                  | RN ^         | SDFFRX1M  | 1.159 | 0.029 |   5.149 |  101.140 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.991 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.955 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.824 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.643 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.174 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.080 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.831 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.744 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.564 | 
     | U0_RegFile/\Reg_File_reg[10][3]  | CK ^       | SDFFRX1M   | 0.350 | 0.048 |   1.475 |  -94.515 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.485
- Setup                         0.336
+ Phase Shift                 100.000
= Required Time               101.149
- Arrival Time                  5.156
= Slack Time                   95.993
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |  -0.000 |   95.992 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.857 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.762 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.420 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.291 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.203 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.113 | 
     | U0_RegFile/\Reg_File_reg[10][1]                  | RN ^         | SDFFRX1M  | 1.159 | 0.036 |   5.156 |  101.149 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.993 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.957 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.826 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.645 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.176 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.081 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.833 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.746 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.566 | 
     | U0_RegFile/\Reg_File_reg[10][1]  | CK ^       | SDFFRX1M   | 0.348 | 0.058 |   1.484 |  -94.508 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.479
- Setup                         0.336
+ Phase Shift                 100.000
= Required Time               101.144
- Arrival Time                  5.150
= Slack Time                   95.993
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |  -0.000 |   95.993 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.858 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.763 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.420 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.291 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.204 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.113 | 
     | U0_RegFile/\Reg_File_reg[11][2]                  | RN ^         | SDFFRX1M  | 1.159 | 0.030 |   5.150 |  101.144 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.993 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.958 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.827 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.646 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.177 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.082 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.833 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.747 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.566 | 
     | U0_RegFile/\Reg_File_reg[11][2]  | CK ^       | SDFFRX1M   | 0.349 | 0.052 |   1.479 |  -94.514 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[10][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[10][2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.482
- Setup                         0.336
+ Phase Shift                 100.000
= Required Time               101.146
- Arrival Time                  5.152
= Slack Time                   95.993
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.993 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.858 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.763 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.421 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.292 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.204 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.114 | 
     | U0_RegFile/\Reg_File_reg[10][2]                  | RN ^         | SDFFRX1M  | 1.159 | 0.032 |   5.152 |  101.146 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.994 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.958 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.827 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.646 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.177 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.082 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.834 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.747 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.567 | 
     | U0_RegFile/\Reg_File_reg[10][2]  | CK ^       | SDFFRX1M   | 0.349 | 0.055 |   1.481 |  -94.512 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[11][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[11][1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.477
- Setup                         0.336
+ Phase Shift                 100.000
= Required Time               101.141
- Arrival Time                  5.147
= Slack Time                   95.994
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.994 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.859 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.764 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.422 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.293 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.205 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.115 | 
     | U0_RegFile/\Reg_File_reg[11][1]                  | RN ^         | SDFFRX1M  | 1.159 | 0.027 |   5.147 |  101.141 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.994 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.959 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.828 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.647 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.178 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.083 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.835 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.748 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.568 | 
     | U0_RegFile/\Reg_File_reg[11][1]  | CK ^       | SDFFRX1M   | 0.350 | 0.050 |   1.477 |  -94.518 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[13][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[13][4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.495
- Setup                         0.324
+ Phase Shift                 100.000
= Required Time               101.171
- Arrival Time                  5.176
= Slack Time                   95.995
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.995 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.860 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.765 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.423 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.293 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.206 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.115 | 
     | U0_RegFile/\Reg_File_reg[13][4]                  | RN ^         | SDFFRQX2M | 1.166 | 0.056 |   5.176 |  101.171 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.995 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.960 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.829 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.648 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.179 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.084 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.836 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.749 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.568 | 
     | U0_RegFile/\Reg_File_reg[13][4]  | CK ^       | SDFFRQX2M  | 0.343 | 0.069 |   1.495 |  -94.500 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[13][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[13][5] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.495
- Setup                         0.324
+ Phase Shift                 100.000
= Required Time               101.171
- Arrival Time                  5.176
= Slack Time                   95.995
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |  -0.000 |   95.995 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.860 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.765 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.423 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.294 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.206 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.115 | 
     | U0_RegFile/\Reg_File_reg[13][5]                  | RN ^         | SDFFRQX2M | 1.166 | 0.056 |   5.176 |  101.171 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.995 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.960 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.829 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.648 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.179 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.084 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.836 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.749 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.569 | 
     | U0_RegFile/\Reg_File_reg[13][5]  | CK ^       | SDFFRQX2M  | 0.343 | 0.069 |   1.495 |  -94.500 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[13][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[13][6] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.495
- Setup                         0.324
+ Phase Shift                 100.000
= Required Time               101.171
- Arrival Time                  5.175
= Slack Time                   95.996
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.996 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.861 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.765 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.423 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.294 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.206 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.116 | 
     | U0_RegFile/\Reg_File_reg[13][6]                  | RN ^         | SDFFRQX2M | 1.166 | 0.055 |   5.175 |  101.171 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.996 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.960 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.829 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.648 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.179 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.085 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.836 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.749 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.569 | 
     | U0_RegFile/\Reg_File_reg[13][6]  | CK ^       | SDFFRQX2M  | 0.343 | 0.069 |   1.495 |  -94.500 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[9][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[9][6] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.492
- Setup                         0.324
+ Phase Shift                 100.000
= Required Time               101.168
- Arrival Time                  5.171
= Slack Time                   95.997
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   95.997 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.200 | 0.865 |   0.865 |   96.862 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.201 | 0.905 |   1.770 |   97.766 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.878 | 0.658 |   2.427 |   98.424 | 
     | FE_OFC0_SYNC_REF_RST_M                           | A ^ -> Y ^   | CLKBUFX8M | 1.089 | 0.871 |   3.298 |   99.295 | 
     | U0_RegFile/FE_OFC1_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX8M | 1.082 | 0.913 |   4.211 |  100.208 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_RST_M                | A ^ -> Y ^   | CLKBUFX6M | 1.156 | 0.909 |   5.120 |  101.117 | 
     | U0_RegFile/\Reg_File_reg[9][6]                   | RN ^         | SDFFRQX2M | 1.161 | 0.051 |   5.171 |  101.168 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.997 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.035 |   0.035 |  -95.962 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.060 | 0.131 |   0.166 |  -95.831 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.169 | 0.181 |   0.347 |  -95.649 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.614 | 0.469 |   0.817 |  -95.180 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.114 | 0.094 |   0.911 |  -95.086 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.186 | 0.249 |   1.160 |  -94.837 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.076 | 0.087 |   1.246 |  -94.751 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.297 | 0.180 |   1.427 |  -94.570 | 
     | U0_RegFile/\Reg_File_reg[9][6]   | CK ^       | SDFFRQX2M  | 0.345 | 0.065 |   1.492 |  -94.505 | 
     +-------------------------------------------------------------------------------------------------+ 

