
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.40000000000000000000;
2.40000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_16_0";
mvm_20_20_16_0
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_16_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_16_0' with
	the parameters "20,20,16,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b16_g0 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b16_g0' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b16_g0' with
	the parameters "1,20,16,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g0 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g0' with
	the parameters "16,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g0' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b16_g0' with
	the parameters "16,0". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g0 line 29 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "16,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 815 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b16_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b16_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k20_p20_b16_g0'
  Processing 'mvm_20_20_16_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g0_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b16_g0_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b16_g0_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b16_g0_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b16_g0_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b16_g0_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b16_g0_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b16_g0_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b16_g0_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b16_g0_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b16_g0_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b16_g0_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b16_g0_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b16_g0_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b16_g0_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b16_g0_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b16_g0_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b16_g0_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b16_g0_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b16_g0_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_40_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Mapping 'mac_b16_g0_1_DW_mult_tc_0'
  Mapping 'mac_b16_g0_2_DW_mult_tc_0'
  Mapping 'mac_b16_g0_3_DW_mult_tc_0'
  Mapping 'mac_b16_g0_4_DW_mult_tc_0'
  Mapping 'mac_b16_g0_5_DW_mult_tc_0'
  Mapping 'mac_b16_g0_6_DW_mult_tc_0'
  Mapping 'mac_b16_g0_7_DW_mult_tc_0'
  Mapping 'mac_b16_g0_8_DW_mult_tc_0'
  Mapping 'mac_b16_g0_9_DW_mult_tc_0'
  Mapping 'mac_b16_g0_10_DW_mult_tc_0'
  Mapping 'mac_b16_g0_11_DW_mult_tc_0'
  Mapping 'mac_b16_g0_12_DW_mult_tc_0'
  Mapping 'mac_b16_g0_13_DW_mult_tc_0'
  Mapping 'mac_b16_g0_14_DW_mult_tc_0'
  Mapping 'mac_b16_g0_15_DW_mult_tc_0'
  Mapping 'mac_b16_g0_16_DW_mult_tc_0'
  Mapping 'mac_b16_g0_17_DW_mult_tc_0'
  Mapping 'mac_b16_g0_18_DW_mult_tc_0'
  Mapping 'mac_b16_g0_19_DW_mult_tc_0'
  Mapping 'mac_b16_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:35  174699.5      1.48     493.3    9869.1                          
    0:00:35  174699.5      1.48     493.3    9869.1                          
    0:00:36  175034.6      1.48     493.3    9869.1                          
    0:00:36  175361.8      1.48     493.3    9869.1                          
    0:00:36  175689.0      1.48     493.3    9869.1                          
    0:00:36  176016.2      1.48     493.3    9869.1                          
    0:00:36  176343.4      1.48     493.3    9869.1                          
    0:00:49  178623.8      1.12     295.6    2945.4                          
    0:00:50  178591.9      1.12     295.6    2945.4                          
    0:00:50  178591.9      1.12     295.6    2945.4                          
    0:00:50  178591.3      1.12     295.6    2945.4                          
    0:00:51  178591.3      1.12     295.6    2945.4                          
    0:01:09  146898.0      1.19     309.7       0.0                          
    0:01:12  146832.3      1.15     294.1       0.0                          
    0:01:16  146833.6      1.13     291.7       0.0                          
    0:01:17  146836.3      1.13     290.8       0.0                          
    0:01:20  146838.4      1.13     290.6       0.0                          
    0:01:21  146840.8      1.13     289.7       0.0                          
    0:01:22  146841.6      1.13     290.2       0.0                          
    0:01:23  146846.4      1.13     289.5       0.0                          
    0:01:23  146846.4      1.13     289.5       0.0                          
    0:01:24  146675.9      1.13     289.5       0.0                          
    0:01:24  146675.9      1.13     289.5       0.0                          
    0:01:25  146675.9      1.13     289.5       0.0                          
    0:01:25  146675.9      1.13     289.5       0.0                          
    0:01:25  146675.9      1.13     289.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:25  146675.9      1.13     289.5       0.0                          
    0:01:25  146699.5      1.12     288.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  146721.6      1.11     286.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  146748.7      1.11     285.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  146780.1      1.11     283.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  146804.9      1.11     283.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  146819.8      1.10     281.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  146846.6      1.10     280.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  146887.3      1.10     279.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  146909.7      1.09     277.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  146930.2      1.09     275.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  146950.1      1.09     275.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  146982.6      1.09     274.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  147022.5      1.08     272.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  147052.2      1.08     271.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  147062.6      1.08     270.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  147085.0      1.07     270.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  147106.2      1.07     269.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  147124.3      1.07     269.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  147150.1      1.07     268.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  147179.4      1.06     267.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  147207.9      1.06     266.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  147227.8      1.06     265.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  147256.0      1.06     264.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  147274.1      1.06     263.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  147293.0      1.05     262.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  147315.9      1.05     261.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  147341.4      1.04     260.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  147360.5      1.04     259.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  147390.1      1.04     259.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  147412.9      1.04     258.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  147436.6      1.03     256.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  147453.6      1.03     256.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  147464.8      1.03     256.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  147480.8      1.03     254.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  147507.6      1.02     253.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  147525.5      1.02     253.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  147544.6      1.02     252.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  147557.6      1.02     252.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  147576.5      1.02     251.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  147582.4      1.02     251.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  147595.2      1.02     250.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  147620.7      1.01     248.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  147649.9      1.01     247.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  147661.9      1.01     246.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  147686.9      1.01     246.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  147709.0      1.01     245.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  147740.4      1.00     244.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  147745.7      1.00     243.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  147768.8      1.00     242.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  147808.5      1.00     241.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  147840.4      0.99     240.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  147842.8      0.99     240.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  147856.9      0.99     239.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  147869.1      0.99     239.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  147891.5      0.99     238.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  147908.2      0.98     237.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  147930.3      0.98     237.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  147954.0      0.98     236.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  147968.3      0.98     235.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  147981.1      0.97     234.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  148008.2      0.97     233.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  148035.6      0.97     233.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  148054.3      0.96     232.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  148080.1      0.96     231.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  148106.4      0.95     230.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  148131.9      0.94     228.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  148153.0      0.94     228.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  148176.1      0.94     227.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  148197.6      0.93     226.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  148208.8      0.93     225.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  148219.7      0.92     225.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  148222.1      0.92     224.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  148246.1      0.92     223.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  148267.9      0.92     222.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  148274.2      0.92     222.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  148287.0      0.91     221.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  148303.0      0.91     220.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  148333.8      0.91     220.2      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  148344.5      0.91     219.8      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  148367.9      0.91     219.1      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  148376.4      0.91     218.5      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  148387.8      0.91     218.3      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  148406.5      0.90     217.6      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  148431.5      0.90     217.0      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  148452.2      0.90     216.0      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  148474.0      0.90     215.4      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  148499.6      0.90     214.7      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  148503.8      0.90     214.4      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  148520.3      0.89     213.8      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  148528.8      0.89     213.6      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  148541.3      0.89     212.9      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  148552.0      0.89     212.6      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  148563.7      0.89     212.0      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  148571.6      0.88     211.6      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  148583.3      0.88     211.5      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  148600.9      0.88     210.6      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  148607.5      0.88     210.2      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  148636.5      0.88     209.4      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  148654.9      0.88     209.1      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  148656.8      0.88     208.8      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  148661.5      0.88     208.7      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  148675.9      0.87     208.0      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  148700.9      0.87     207.6      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  148719.0      0.87     207.2      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  148723.5      0.87     206.9      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  148744.8      0.87     206.2      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  148759.4      0.87     205.7      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  148790.6      0.87     205.0      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  148802.0      0.87     204.6      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  148818.0      0.86     204.0      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  148841.6      0.86     203.4      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  148853.3      0.86     202.8      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  148863.2      0.86     202.5      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  148881.3      0.86     201.7      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  148884.2      0.86     201.5      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  148891.4      0.85     201.1      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  148898.6      0.85     200.7      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  148903.3      0.85     200.6      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  148924.6      0.85     199.8      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  148935.3      0.85     199.5      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  148938.2      0.85     199.3      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  148953.9      0.85     199.0      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  148970.1      0.85     198.3      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  148991.1      0.84     197.6      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  148998.3      0.84     197.3      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  149001.2      0.84     197.3      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  149015.3      0.84     196.6      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  149019.0      0.84     196.2      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  149032.1      0.84     196.0      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  149054.4      0.84     195.2      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  149057.9      0.83     194.9      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  149077.0      0.83     194.0      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  149092.2      0.83     193.8      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  149092.2      0.83     193.7      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  149096.2      0.83     193.5      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  149101.8      0.83     193.0      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  149111.4      0.83     192.5      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  149130.2      0.83     192.0      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  149163.8      0.82     190.9      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  149171.7      0.82     190.8      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  149185.0      0.82     190.7      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  149201.0      0.82     190.1      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  149218.8      0.82     189.9      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  149228.4      0.82     189.6      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  149240.1      0.82     189.4      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  149255.8      0.81     188.8      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  149275.7      0.81     188.3      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  149281.3      0.81     188.0      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  149295.7      0.81     187.7      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  149307.7      0.81     187.6      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  149321.5      0.81     187.1      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  149336.4      0.81     186.8      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  149343.8      0.81     186.6      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  149365.1      0.80     186.1      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  149373.4      0.80     185.5      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  149397.3      0.80     184.7      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:40  149404.5      0.80     184.2      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  149418.8      0.80     183.4      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  149418.8      0.80     183.3      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  149420.2      0.80     183.1      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  149419.1      0.80     183.1      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  149428.4      0.79     182.7      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  149447.0      0.79     182.4      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  149461.4      0.79     181.9      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  149465.1      0.79     181.5      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  149467.8      0.79     181.4      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  149468.6      0.79     181.4      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  149474.7      0.79     180.9      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  149474.2      0.79     180.9      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  149478.7      0.79     180.5      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  149486.1      0.79     180.3      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  149486.7      0.78     180.3      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  149487.5      0.78     180.2      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  149496.0      0.78     179.8      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  149501.8      0.78     179.7      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  149506.6      0.78     179.4      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  149521.8      0.78     179.2      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  149539.3      0.78     178.9      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  149539.3      0.78     178.9      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  149556.6      0.78     178.4      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  149572.1      0.78     177.9      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  149575.5      0.78     177.9      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  149577.9      0.78     177.5      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  149585.9      0.78     177.2      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  149596.8      0.77     176.8      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  149602.7      0.77     176.5      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  149608.8      0.77     176.5      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  149617.0      0.77     176.0      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  149637.5      0.77     175.1      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  149638.3      0.77     175.0      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  149649.5      0.77     174.5      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  149662.8      0.77     174.0      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  149663.6      0.77     173.9      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  149677.1      0.77     173.8      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  149680.9      0.77     173.5      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  149689.1      0.77     173.2      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  149689.1      0.76     173.2      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  149689.1      0.76     173.1      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  149692.3      0.76     173.1      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  149696.6      0.76     172.9      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  149697.9      0.76     172.7      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  149701.1      0.76     172.6      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  149713.0      0.76     172.4      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  149717.3      0.76     172.3      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  149723.9      0.76     172.0      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  149738.0      0.76     171.6      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  149747.6      0.76     171.2      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  149757.5      0.76     170.8      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  149767.0      0.76     170.6      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  149776.6      0.76     170.5      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  149776.1      0.76     170.3      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  149778.7      0.75     170.2      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  149780.3      0.75     170.2      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  149790.2      0.75     170.0      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  149791.2      0.75     169.9      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  149800.3      0.75     169.6      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  149813.9      0.75     169.4      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  149813.9      0.75     169.4      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  149827.4      0.75     169.3      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  149832.2      0.75     169.0      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  149838.6      0.75     168.9      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  149842.1      0.75     168.8      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  149854.8      0.75     168.4      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  149872.6      0.75     167.5      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  149882.0      0.74     167.3      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  149890.2      0.74     167.1      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  149890.5      0.74     167.1      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  149902.4      0.74     166.8      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  149905.1      0.74     166.6      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  149911.2      0.74     166.3      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  149922.1      0.74     165.9      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  149932.2      0.74     165.7      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  149937.3      0.74     165.3      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  149956.2      0.74     164.7      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  149958.3      0.74     164.5      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  149976.6      0.74     164.4      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  149975.9      0.73     164.3      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  149989.9      0.73     164.2      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  150000.1      0.73     164.1      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  150000.1      0.73     164.1      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  150007.2      0.73     163.8      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  150029.8      0.73     163.4      48.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  150030.1      0.73     163.3      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  150038.9      0.73     163.1      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  150041.0      0.73     162.9      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  150049.8      0.73     162.8      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  150054.6      0.73     162.5      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  150055.9      0.73     162.4      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  150061.2      0.73     162.1      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  150062.6      0.73     162.0      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  150062.8      0.73     162.0      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  150070.5      0.72     161.8      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  150075.3      0.72     161.6      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  150075.3      0.72     161.5      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  150075.3      0.72     161.5      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  150075.9      0.72     161.4      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  150075.9      0.72     161.4      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  150088.9      0.72     161.1      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  150093.7      0.72     161.0      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  150106.7      0.72     160.4      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  150113.1      0.72     160.3      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  150118.7      0.72     160.2      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  150128.8      0.72     160.1      72.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:50  150144.8      0.72     159.4      72.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  150146.6      0.72     159.2      72.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  150147.7      0.72     159.2      72.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  150147.7      0.72     159.0      72.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  150150.1      0.72     158.8      72.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  150152.5      0.72     158.7      72.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  150159.7      0.72     158.6      72.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  150166.6      0.71     158.3      72.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  150166.6      0.71     158.2      72.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  150174.0      0.71     158.1      72.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  150173.5      0.71     157.9      72.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  150178.0      0.71     157.6      72.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  150181.5      0.71     157.5      72.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  150187.9      0.71     157.3      72.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  150194.5      0.71     157.2      72.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  150198.0      0.71     157.1      72.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:51  150210.7      0.71     156.8      72.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  150223.2      0.71     156.6      72.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  150224.0      0.71     156.4      72.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  150231.7      0.71     156.4      72.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  150249.3      0.71     155.7      72.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  150249.3      0.71     155.7      72.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  150250.9      0.71     155.6      72.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  150259.1      0.71     155.3      72.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  150261.8      0.71     155.2      72.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  150262.9      0.71     155.1      72.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  150263.9      0.71     155.1      72.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  150272.2      0.71     154.8      72.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  150272.2      0.71     154.8      72.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  150272.2      0.71     154.8      72.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  150272.2      0.71     154.8      72.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  150278.6      0.71     154.7      72.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  150286.3      0.70     154.3      72.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:52  150286.3      0.70     154.3      72.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  150287.1      0.70     154.3      72.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  150289.5      0.70     154.2      72.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  150302.5      0.70     154.1      72.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  150314.5      0.70     153.7      72.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  150325.4      0.70     153.7      72.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  150333.1      0.70     153.6      96.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  150333.9      0.70     153.5      96.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  150334.4      0.70     153.5      96.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  150334.4      0.70     153.5      96.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  150356.2      0.70     153.0      96.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  150364.7      0.70     152.9      96.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  150364.7      0.70     152.9      96.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  150367.1      0.70     152.8      96.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  150367.1      0.70     152.8      96.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  150366.9      0.70     152.8      96.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  150374.3      0.70     152.7      96.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  150374.3      0.70     152.6      96.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  150375.1      0.70     152.6      96.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  150381.5      0.70     152.4      96.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  150392.4      0.70     152.2      96.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  150392.4      0.70     152.2      96.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  150393.2      0.70     152.1      96.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  150395.9      0.70     152.0      96.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  150402.8      0.70     151.8      96.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  150419.5      0.70     151.5      96.9 path/genblk1[6].path/path/add_out_reg[31]/D
    0:01:55  150421.9      0.70     151.4      96.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  150435.2      0.69     150.9      96.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  150445.6      0.69     150.6      96.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  150450.9      0.69     150.4      96.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  150457.6      0.69     150.1      96.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  150469.0      0.69     149.7      96.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  150480.5      0.69     149.6      96.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  150490.6      0.69     149.5      96.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:56  150495.3      0.68     149.1      96.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  150501.2      0.68     148.9      96.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  150502.0      0.68     148.9      96.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  150508.9      0.68     148.3      96.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  150523.8      0.68     148.0     121.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  150528.3      0.68     147.8     121.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  150534.7      0.68     147.6     121.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:57  150542.7      0.68     147.4     121.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  150553.1      0.68     147.2     121.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  150558.1      0.68     146.8     121.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  150565.0      0.68     146.6     121.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  150569.0      0.67     146.4     121.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  150570.6      0.67     146.3     121.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  150577.5      0.67     145.9     121.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  150591.6      0.67     145.7     121.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  150593.8      0.67     145.5     121.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  150600.4      0.67     145.3     121.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  150606.3      0.67     145.1     121.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  150613.5      0.67     144.9     121.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  150616.1      0.67     144.8     121.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  150626.2      0.67     144.3     121.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  150636.6      0.67     144.1     121.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  150635.8      0.67     144.0     121.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  150646.2      0.67     143.7     121.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  150663.7      0.67     143.3     145.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  150672.0      0.67     143.0     145.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  150683.7      0.66     142.7     145.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  150695.4      0.66     142.5     145.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  150708.7      0.66     142.4     145.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  150715.6      0.66     142.1     145.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  150724.4      0.66     141.8     145.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  150726.2      0.66     141.6     145.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  150739.5      0.66     141.2     145.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  150748.8      0.66     140.9     145.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  150758.4      0.66     140.5     145.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  150768.8      0.66     140.4     145.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  150780.0      0.65     140.2     145.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  150792.5      0.65     139.9     145.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  150798.3      0.65     139.6     145.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  150817.2      0.65     139.3     169.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  150830.5      0.65     138.8     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  150849.7      0.65     138.6     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  150857.6      0.65     138.5     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  150861.4      0.65     138.2     193.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  150870.4      0.65     137.8     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  150882.1      0.65     137.6     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  150888.8      0.64     137.5     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  150900.5      0.64     137.2     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  150906.3      0.64     137.1     193.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  150912.7      0.64     137.0     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  150931.6      0.64     136.9     218.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:01  150931.6      0.64     136.9     218.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:01  150939.6      0.64     136.6     218.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:01  150947.0      0.64     136.6     218.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:01  150956.9      0.64     136.3     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:01  150961.1      0.64     136.3     218.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:01  150967.0      0.64     136.0     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:01  150972.6      0.64     135.7     218.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:01  150980.0      0.64     135.6     218.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:01  150978.9      0.64     135.6     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:01  150986.1      0.64     135.5     218.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:01  150993.6      0.64     135.3     218.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:01  150997.3      0.64     135.3     218.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  151005.5      0.63     135.1     218.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  151011.9      0.63     134.9     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  151022.0      0.63     134.7     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  151026.3      0.63     134.6     218.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  151029.2      0.63     134.4     218.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  151032.7      0.63     134.3     218.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  151035.9      0.63     134.2     218.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  151040.6      0.63     134.0     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  151048.9      0.63     133.9     218.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  151051.8      0.63     133.8     218.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  151057.1      0.63     133.7     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  151065.9      0.63     133.5     218.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  151072.3      0.63     133.2     218.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  151080.3      0.63     132.9     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  151089.1      0.63     132.8     218.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  151094.9      0.63     132.6     218.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  151099.2      0.63     132.5     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  151103.4      0.63     132.3     218.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  151108.7      0.62     132.2     218.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  151112.2      0.62     132.0     218.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  151118.1      0.62     131.8     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  151122.3      0.62     131.7     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  151126.8      0.62     131.6     218.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  151134.8      0.62     131.5     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  151139.9      0.62     131.5     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  151143.1      0.62     131.4     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  151145.7      0.62     131.3     218.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  151147.0      0.62     131.3     218.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  151150.5      0.62     131.2     218.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  151152.4      0.62     131.2     218.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  151155.0      0.62     131.1     218.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  151158.8      0.62     131.0     218.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  151161.1      0.62     131.0     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  151164.6      0.62     130.9     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  151164.6      0.62     130.9     218.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  151165.9      0.62     130.8     218.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  151170.2      0.62     130.9     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  151173.1      0.62     130.9     218.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  151175.5      0.62     130.8     218.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  151179.8      0.62     130.8     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  151185.4      0.62     130.7     218.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  151189.3      0.62     130.6     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  151189.6      0.62     130.6     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  151193.9      0.62     130.5     218.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  151207.7      0.62     130.3     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  151211.2      0.62     130.2     242.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  151214.1      0.62     130.3     242.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  151219.7      0.62     130.3     242.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  151224.2      0.61     130.2     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  151230.0      0.61     130.2     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  151236.2      0.61     130.2     242.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  151241.2      0.61     130.1     242.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  151246.3      0.61     129.9     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  151250.0      0.61     129.9     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  151250.0      0.61     129.9     242.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  151253.7      0.61     129.8     242.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  151258.2      0.61     129.8     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  151262.2      0.61     129.8     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  151278.2      0.61     129.6     266.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  151284.6      0.61     129.5     266.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  151290.2      0.61     129.5     266.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  151294.1      0.61     129.3     266.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  151295.7      0.61     129.2     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  151299.5      0.61     129.2     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  151301.9      0.61     129.1     266.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  151309.3      0.61     128.8     266.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  151317.3      0.61     128.8     266.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  151324.2      0.61     128.7     266.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  151326.6      0.61     128.6     266.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  151331.1      0.61     128.5     266.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  151332.7      0.61     128.3     266.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  151337.0      0.61     128.2     266.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  151339.9      0.61     128.1     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  151342.0      0.61     128.1     266.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  151348.1      0.61     128.0     266.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  151352.7      0.60     127.8     266.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  151360.4      0.60     127.6     266.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  151364.9      0.60     127.6     266.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  151366.5      0.60     127.5     266.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  151372.4      0.60     127.4     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  151377.9      0.60     127.1     266.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  151384.1      0.60     127.1     266.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151387.8      0.60     127.0     266.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151391.2      0.60     127.0     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151393.1      0.60     127.0     266.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151395.0      0.60     126.9     266.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151397.1      0.60     126.9     266.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151399.0      0.60     126.9     266.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151401.3      0.60     126.8     266.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151404.5      0.60     126.8     266.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151404.5      0.60     126.8     266.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151406.4      0.60     126.6     266.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151408.0      0.60     126.6     266.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151408.5      0.60     126.6     266.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151410.7      0.60     126.6     266.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151415.2      0.60     126.7     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151416.0      0.60     126.7     266.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151417.6      0.60     126.6     266.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151421.6      0.60     126.6     266.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151423.4      0.60     126.5     266.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151429.8      0.60     126.5     266.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151434.9      0.60     126.3     266.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151436.2      0.60     126.2     266.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151440.7      0.60     126.1     266.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151445.5      0.60     126.1     266.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:10  151450.3      0.60     126.0     266.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151455.3      0.60     126.0     266.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151464.9      0.60     126.0     290.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  151466.8      0.60     125.9     290.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  151467.6      0.60     125.7     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  151471.0      0.60     125.7     290.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  151476.6      0.59     125.6     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  151479.0      0.59     125.6     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  151492.3      0.59     125.5     314.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  151495.5      0.59     125.4     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  151500.3      0.59     125.2     314.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  151504.6      0.59     125.2     314.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  151509.6      0.59     125.2     314.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  151515.2      0.59     124.9     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  151517.9      0.59     124.8     314.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  151518.1      0.59     124.8     314.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  151522.6      0.59     124.6     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:12  151526.6      0.59     124.4     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:12  151526.1      0.59     124.4     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:12  151523.7      0.59     124.0     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:13  151522.9      0.59     123.7     314.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:13  151525.3      0.59     123.2     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:14  151525.3      0.59     122.7     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:14  151523.7      0.59     122.2     314.8                          
    0:02:17  145141.8      0.59     122.2     314.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:17  145141.8      0.59     122.2     314.8                          
    0:02:17  145034.6      0.59     122.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:17  145041.6      0.59     122.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  145041.6      0.59     122.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  145041.6      0.59     122.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  145042.1      0.59     122.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  145042.1      0.59     122.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  145044.5      0.59     121.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  145050.9      0.59     121.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  145052.2      0.59     121.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  145053.3      0.58     121.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  145061.5      0.58     121.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  145061.5      0.58     121.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  145065.0      0.58     121.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:19  145071.1      0.58     121.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:19  145070.3      0.58     121.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:19  145071.6      0.58     121.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:19  145073.5      0.58     121.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:19  145076.1      0.58     121.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:19  145079.6      0.58     121.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:19  145079.6      0.58     120.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:19  145079.6      0.58     120.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:19  145086.5      0.58     120.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:20  145086.5      0.58     120.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:20  145086.5      0.58     120.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:20  145087.8      0.58     120.9       0.0                          
    0:02:20  145089.4      0.58     120.8       0.0                          
    0:02:20  145091.3      0.58     120.5       0.0                          
    0:02:20  145093.4      0.58     120.4       0.0                          
    0:02:20  145094.0      0.58     120.4       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:20  145094.0      0.58     120.4       0.0                          
    0:02:21  145094.0      0.58     120.4       0.0                          
    0:02:25  144255.3      0.58     119.8       0.0                          
    0:02:26  144202.9      0.58     119.7       0.0                          
    0:02:26  144200.7      0.58     119.7       0.0                          
    0:02:26  144199.1      0.58     119.7       0.0                          
    0:02:27  144197.5      0.58     119.7       0.0                          
    0:02:27  144197.5      0.58     119.7       0.0                          
    0:02:28  144197.5      0.58     119.7       0.0                          
    0:02:29  143960.3      0.59     120.2       0.0                          
    0:02:29  143958.1      0.59     120.2       0.0                          
    0:02:30  143958.1      0.59     120.2       0.0                          
    0:02:30  143958.1      0.59     120.2       0.0                          
    0:02:30  143958.1      0.59     120.2       0.0                          
    0:02:30  143958.1      0.59     120.2       0.0                          
    0:02:30  143958.1      0.59     120.2       0.0                          
    0:02:30  143960.5      0.59     120.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  143961.6      0.58     120.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  143962.4      0.58     120.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  143966.1      0.58     120.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  143966.1      0.58     119.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  143973.0      0.58     119.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:31  143973.8      0.58     119.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  143981.8      0.58     119.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  143983.9      0.58     119.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  143987.1      0.58     119.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  143987.9      0.58     118.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  143992.7      0.58     118.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  143992.7      0.58     118.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  143993.8      0.58     118.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  143993.8      0.58     118.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:31  143996.2      0.58     118.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:32  143998.0      0.58     118.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:32  143998.8      0.58     118.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:32  143999.6      0.58     118.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:32  143999.6      0.58     118.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:32  143999.9      0.58     118.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:32  144000.4      0.58     118.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:32  144002.8      0.58     118.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:32  144004.4      0.58     117.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:33  144004.4      0.58     117.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:33  144004.4      0.58     117.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:33  144006.8      0.58     117.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:33  144007.3      0.58     117.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:33  144007.3      0.58     117.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:33  144008.1      0.58     117.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:33  144015.6      0.57     117.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:33  144015.6      0.57     117.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:34  144017.7      0.57     117.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:34  144020.6      0.57     117.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:34  144022.2      0.57     117.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:34  144025.4      0.57     117.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:34  144025.4      0.57     117.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:34  144029.4      0.57     117.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:34  144030.0      0.57     117.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:34  144038.2      0.57     117.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:35  144038.2      0.57     117.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:35  144038.2      0.57     117.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:35  144038.7      0.57     117.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:35  144039.5      0.57     117.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:35  144044.8      0.57     116.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:35  144044.8      0.57     116.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:36  144044.8      0.57     116.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:36  144045.6      0.57     116.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:36  144047.2      0.57     116.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:36  144051.2      0.57     116.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:36  144055.8      0.57     116.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:36  144056.6      0.57     116.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:36  144056.6      0.57     116.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:36  144056.6      0.57     116.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:36  144057.4      0.57     116.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:37  144057.4      0.57     116.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:37  144057.4      0.57     116.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:37  144057.4      0.57     116.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:37  144057.4      0.57     116.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:37  144062.1      0.57     116.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:37  144062.7      0.57     116.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:38  144062.7      0.57     116.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:38  144063.2      0.57     116.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:38  144064.0      0.57     116.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:38  144065.1      0.57     116.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:38  144064.3      0.57     116.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:39  144064.3      0.57     116.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:39  144064.3      0.57     116.0       0.0                          
    0:02:43  143947.0      0.57     116.0       0.0                          
    0:02:44  143891.1      0.57     115.9       0.0                          
    0:02:44  143779.6      0.57     115.9       0.0                          
    0:02:45  143628.0      0.57     115.9       0.0                          
    0:02:45  143474.0      0.57     115.9       0.0                          
    0:02:45  143321.6      0.57     115.9       0.0                          
    0:02:46  143170.0      0.57     115.9       0.0                          
    0:02:46  143016.0      0.57     115.9       0.0                          
    0:02:47  142863.5      0.57     115.9       0.0                          
    0:02:47  142839.6      0.57     115.9       0.0                          
    0:02:47  142834.8      0.57     115.8       0.0                          
    0:02:47  142827.6      0.57     115.6       0.0                          
    0:02:47  142819.7      0.57     115.4       0.0                          
    0:02:48  142815.4      0.57     115.4       0.0                          
    0:02:48  142803.7      0.57     115.4       0.0                          
    0:02:48  142788.3      0.57     115.3       0.0                          
    0:02:48  142780.8      0.57     115.2       0.0                          
    0:02:49  142774.4      0.57     115.2       0.0                          
    0:02:49  142755.5      0.57     115.2       0.0                          
    0:02:50  142739.1      0.57     115.1       0.0                          
    0:02:50  142737.2      0.57     115.1       0.0                          
    0:02:50  142732.7      0.57     115.1       0.0                          
    0:02:51  142729.2      0.57     115.1       0.0                          
    0:02:51  142724.2      0.57     115.0       0.0                          
    0:02:54  142723.1      0.57     115.0       0.0                          
    0:02:54  142704.2      0.58     115.5       0.0                          
    0:02:54  142704.2      0.58     115.5       0.0                          
    0:02:54  142704.2      0.58     115.5       0.0                          
    0:02:54  142704.2      0.58     115.5       0.0                          
    0:02:54  142704.2      0.58     115.5       0.0                          
    0:02:55  142704.2      0.58     115.5       0.0                          
    0:02:55  142704.7      0.57     115.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:55  142705.3      0.57     115.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:55  142706.3      0.57     115.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  142706.9      0.57     115.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  142707.9      0.57     115.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  142709.5      0.57     115.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:55  142710.1      0.57     115.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  142710.1      0.57     115.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  142712.5      0.57     115.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  142718.6      0.57     115.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  142719.6      0.57     115.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  142719.6      0.57     115.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  142720.4      0.57     115.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  142728.1      0.57     114.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  142728.1      0.57     114.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  142727.1      0.57     114.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:57  142728.4      0.57     114.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  142728.9      0.57     114.8       0.0                          
    0:02:57  142728.1      0.57     114.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  142728.1      0.57     114.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  142729.5      0.57     114.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  142730.0      0.57     114.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  142730.8      0.57     114.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  142731.3      0.57     114.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:58  142739.6      0.57     114.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  142742.0      0.57     114.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  142742.8      0.57     114.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  142746.0      0.57     114.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  142746.5      0.57     114.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:58  142750.2      0.57     114.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:59  142751.8      0.57     113.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  142756.9      0.57     113.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  142756.9      0.57     113.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  142756.9      0.57     113.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  142761.9      0.57     113.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  142764.1      0.57     113.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  142764.1      0.56     113.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  142764.3      0.56     113.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:00  142764.3      0.56     113.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  142764.3      0.56     113.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:00  142765.1      0.56     113.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  142773.1      0.56     113.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  142773.1      0.56     113.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  142772.8      0.56     113.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  142773.6      0.56     113.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  142775.8      0.56     113.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  142775.8      0.56     113.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  142784.3      0.56     113.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  142786.1      0.56     113.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  142788.3      0.56     113.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  142788.3      0.56     113.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  142788.8      0.56     113.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  142788.8      0.56     113.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  142788.8      0.56     113.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  142789.9      0.56     113.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  142789.9      0.56     113.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  142789.9      0.56     113.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  142791.5      0.56     113.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  142791.5      0.56     113.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  142792.5      0.56     112.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  142793.3      0.56     112.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  142805.6      0.56     112.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  142812.5      0.56     112.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  142819.1      0.56     112.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  142827.6      0.56     112.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  142838.0      0.56     112.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  142844.4      0.56     112.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  142846.0      0.56     112.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  142849.7      0.56     112.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  142857.7      0.56     112.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  142863.0      0.56     112.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  142865.7      0.56     112.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  142870.2      0.56     111.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  142876.6      0.56     111.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  142885.1      0.55     111.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  142893.3      0.55     111.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  142899.7      0.55     111.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  142901.3      0.55     111.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  142904.0      0.55     111.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  142906.6      0.55     111.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  142910.1      0.55     111.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  142918.6      0.55     110.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  142919.4      0.55     110.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  142922.9      0.55     110.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  142929.2      0.55     110.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  142931.6      0.55     110.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  142936.7      0.55     110.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  142940.7      0.55     110.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  142948.4      0.55     110.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  142951.3      0.55     110.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  142956.1      0.55     110.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  142958.8      0.55     110.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  142962.0      0.55     109.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  142967.8      0.55     109.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  142967.8      0.55     109.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  142972.6      0.55     109.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  142974.2      0.55     109.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  142976.1      0.55     109.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  142977.7      0.55     109.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  142982.7      0.55     109.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  142984.3      0.55     109.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  142986.7      0.55     109.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  142987.8      0.55     109.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  142993.4      0.55     109.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  142996.3      0.55     109.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  143002.1      0.54     109.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  143004.5      0.54     109.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  143008.5      0.54     109.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  143010.4      0.54     109.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  143013.6      0.54     109.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  143022.1      0.54     109.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  143029.8      0.54     108.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  143031.9      0.54     108.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  143036.2      0.54     108.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  143037.8      0.54     108.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  143037.8      0.54     108.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  143039.4      0.54     108.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  143046.8      0.54     108.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  143050.3      0.54     108.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  143054.8      0.54     108.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  143056.4      0.54     108.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  143062.5      0.54     108.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  143068.6      0.54     108.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  143072.6      0.54     108.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  143072.6      0.54     108.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:10  143072.6      0.54     108.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_16_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1465 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 17088 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_16_0
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 23:35:37 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_16_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              63094.402503
Buf/Inv area:                     3032.133994
Noncombinational area:           79978.217234
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                143072.619737
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_16_0
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 23:35:45 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_16_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  38.5130 mW   (93%)
  Net Switching Power  =   3.0211 mW    (7%)
                         ---------
Total Dynamic Power    =  41.5340 mW  (100%)

Cell Leakage Power     =   3.0096 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.7226e+04          438.4607        1.3492e+06        3.9014e+04  (  87.59%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.2850e+03        2.5825e+03        1.6604e+06        5.5280e+03  (  12.41%)
--------------------------------------------------------------------------------------------------
Total          3.8511e+04 uW     3.0210e+03 uW     3.0096e+06 nW     4.4542e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_16_0
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 23:35:45 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[10].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_16_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[10].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[10].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[10].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[10].path/Mat_a_Mem/Mem/data_out[1] (memory_b16_SIZE20_LOGSIZE5_20)
                                                          0.00       0.22 f
  path/genblk1[10].path/Mat_a_Mem/data_out[1] (seqMemory_b16_SIZE20_20)
                                                          0.00       0.22 f
  path/genblk1[10].path/path/in0[1] (mac_b16_g0_10)       0.00       0.22 f
  path/genblk1[10].path/path/mult_21/a[1] (mac_b16_g0_10_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[10].path/path/mult_21/U809/ZN (INV_X1)     0.04       0.26 r
  path/genblk1[10].path/path/mult_21/U603/Z (XOR2_X1)     0.07       0.32 r
  path/genblk1[10].path/path/mult_21/U808/ZN (NAND2_X1)
                                                          0.04       0.36 f
  path/genblk1[10].path/path/mult_21/U720/Z (BUF_X1)      0.04       0.40 f
  path/genblk1[10].path/path/mult_21/U850/ZN (OAI22_X1)
                                                          0.05       0.45 r
  path/genblk1[10].path/path/mult_21/U186/S (FA_X1)       0.13       0.58 f
  path/genblk1[10].path/path/mult_21/U706/ZN (NAND2_X1)
                                                          0.03       0.61 r
  path/genblk1[10].path/path/mult_21/U708/ZN (NAND3_X1)
                                                          0.04       0.65 f
  path/genblk1[10].path/path/mult_21/U77/CO (FA_X1)       0.09       0.74 f
  path/genblk1[10].path/path/mult_21/U76/CO (FA_X1)       0.10       0.83 f
  path/genblk1[10].path/path/mult_21/U614/ZN (NAND2_X1)
                                                          0.03       0.87 r
  path/genblk1[10].path/path/mult_21/U617/ZN (NAND3_X1)
                                                          0.04       0.90 f
  path/genblk1[10].path/path/mult_21/U74/CO (FA_X1)       0.09       1.00 f
  path/genblk1[10].path/path/mult_21/U641/ZN (NAND2_X1)
                                                          0.04       1.04 r
  path/genblk1[10].path/path/mult_21/U642/ZN (NAND3_X1)
                                                          0.04       1.08 f
  path/genblk1[10].path/path/mult_21/U647/ZN (NAND2_X1)
                                                          0.04       1.12 r
  path/genblk1[10].path/path/mult_21/U648/ZN (NAND3_X1)
                                                          0.04       1.16 f
  path/genblk1[10].path/path/mult_21/U632/ZN (NAND2_X1)
                                                          0.04       1.19 r
  path/genblk1[10].path/path/mult_21/U634/ZN (NAND3_X1)
                                                          0.04       1.23 f
  path/genblk1[10].path/path/mult_21/U652/ZN (NAND2_X1)
                                                          0.03       1.27 r
  path/genblk1[10].path/path/mult_21/U654/ZN (NAND3_X1)
                                                          0.04       1.31 f
  path/genblk1[10].path/path/mult_21/U681/ZN (NAND2_X1)
                                                          0.04       1.34 r
  path/genblk1[10].path/path/mult_21/U620/ZN (NAND3_X1)
                                                          0.04       1.38 f
  path/genblk1[10].path/path/mult_21/U688/ZN (NAND2_X1)
                                                          0.04       1.42 r
  path/genblk1[10].path/path/mult_21/U599/ZN (NAND3_X1)
                                                          0.04       1.45 f
  path/genblk1[10].path/path/mult_21/U714/ZN (NAND2_X1)
                                                          0.03       1.49 r
  path/genblk1[10].path/path/mult_21/U685/ZN (NAND3_X1)
                                                          0.04       1.53 f
  path/genblk1[10].path/path/mult_21/U774/ZN (NAND2_X1)
                                                          0.04       1.57 r
  path/genblk1[10].path/path/mult_21/U746/ZN (NAND3_X1)
                                                          0.04       1.61 f
  path/genblk1[10].path/path/mult_21/U750/ZN (NAND2_X1)
                                                          0.04       1.65 r
  path/genblk1[10].path/path/mult_21/U738/ZN (NAND3_X1)
                                                          0.04       1.69 f
  path/genblk1[10].path/path/mult_21/U757/ZN (NAND2_X1)
                                                          0.03       1.72 r
  path/genblk1[10].path/path/mult_21/U759/ZN (NAND3_X1)
                                                          0.04       1.76 f
  path/genblk1[10].path/path/mult_21/U742/ZN (NAND2_X1)
                                                          0.04       1.80 r
  path/genblk1[10].path/path/mult_21/U618/ZN (NAND3_X1)
                                                          0.04       1.84 f
  path/genblk1[10].path/path/mult_21/U722/ZN (NAND2_X1)
                                                          0.04       1.88 r
  path/genblk1[10].path/path/mult_21/U724/ZN (NAND3_X1)
                                                          0.04       1.91 f
  path/genblk1[10].path/path/mult_21/U728/ZN (NAND2_X1)
                                                          0.03       1.95 r
  path/genblk1[10].path/path/mult_21/U684/ZN (NAND3_X1)
                                                          0.04       1.99 f
  path/genblk1[10].path/path/mult_21/U697/ZN (NAND2_X1)
                                                          0.04       2.03 r
  path/genblk1[10].path/path/mult_21/U700/ZN (NAND3_X1)
                                                          0.04       2.07 f
  path/genblk1[10].path/path/mult_21/U624/ZN (NAND2_X1)
                                                          0.03       2.10 r
  path/genblk1[10].path/path/mult_21/U626/ZN (NAND3_X1)
                                                          0.04       2.13 f
  path/genblk1[10].path/path/mult_21/U58/CO (FA_X1)       0.10       2.23 f
  path/genblk1[10].path/path/mult_21/U676/ZN (NAND2_X1)
                                                          0.04       2.27 r
  path/genblk1[10].path/path/mult_21/U655/ZN (NAND3_X1)
                                                          0.04       2.31 f
  path/genblk1[10].path/path/mult_21/U668/ZN (NAND2_X1)
                                                          0.04       2.36 r
  path/genblk1[10].path/path/mult_21/U657/ZN (NAND3_X1)
                                                          0.04       2.40 f
  path/genblk1[10].path/path/mult_21/U733/ZN (NAND2_X1)
                                                          0.04       2.43 r
  path/genblk1[10].path/path/mult_21/U736/ZN (NAND3_X1)
                                                          0.04       2.47 f
  path/genblk1[10].path/path/mult_21/U762/ZN (NAND2_X1)
                                                          0.04       2.51 r
  path/genblk1[10].path/path/mult_21/U764/ZN (NAND3_X1)
                                                          0.04       2.54 f
  path/genblk1[10].path/path/mult_21/U769/ZN (NAND2_X1)
                                                          0.04       2.58 r
  path/genblk1[10].path/path/mult_21/U771/ZN (NAND3_X1)
                                                          0.05       2.63 f
  path/genblk1[10].path/path/mult_21/U546/ZN (XNOR2_X2)
                                                          0.06       2.69 r
  path/genblk1[10].path/path/mult_21/product[30] (mac_b16_g0_10_DW_mult_tc_0)
                                                          0.00       2.69 r
  path/genblk1[10].path/path/add_27/A[30] (mac_b16_g0_10_DW01_add_0)
                                                          0.00       2.69 r
  path/genblk1[10].path/path/add_27/U54/ZN (XNOR2_X1)     0.07       2.76 r
  path/genblk1[10].path/path/add_27/U53/ZN (XNOR2_X1)     0.06       2.82 r
  path/genblk1[10].path/path/add_27/SUM[30] (mac_b16_g0_10_DW01_add_0)
                                                          0.00       2.82 r
  path/genblk1[10].path/path/out[30] (mac_b16_g0_10)      0.00       2.82 r
  path/genblk1[10].path/genblk1.Vec_y_Mem/data_in[30] (seqMemory_b32_SIZE1_10)
                                                          0.00       2.82 r
  path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/data_in[30] (memory_b32_SIZE1_LOGSIZE1_10)
                                                          0.00       2.82 r
  path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/U102/ZN (INV_X1)
                                                          0.02       2.84 f
  path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/U101/ZN (OAI22_X1)
                                                          0.05       2.89 r
  path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D (DFF_X2)
                                                          0.01       2.90 r
  data arrival time                                                  2.90

  clock clk (rise edge)                                   2.40       2.40
  clock network delay (ideal)                             0.00       2.40
  path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/CK (DFF_X2)
                                                          0.00       2.40 r
  library setup time                                     -0.04       2.36
  data required time                                                 2.36
  --------------------------------------------------------------------------
  data required time                                                 2.36
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b16_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
