//IP Functional Simulation Model
//VERSION_BEGIN 10.1SP1 cbx_mgl 2011:01:19:21:15:40:SJ cbx_simgen 2011:01:19:21:13:40:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// You may only use these simulation model output files for simulation
// purposes and expressly not for synthesis or any other purposes (in which
// event Altera disclaims all warranties of any kind).


//synopsys translate_off

//synthesis_resources = altsyncram 1 lut 9 mux21 15 oper_add 3 oper_less_than 1 
`timescale 1 ps / 1 ps
module  fifo_to_pixel_converter
	( 
	clk,
	in_data,
	in_empty,
	in_endofpacket,
	in_ready,
	in_startofpacket,
	in_valid,
	out_data,
	out_empty,
	out_endofpacket,
	out_ready,
	out_startofpacket,
	out_valid,
	reset_n) /* synthesis synthesis_clearbox=1 */;
	input   clk;
	input   [31:0]  in_data;
	input   [1:0]  in_empty;
	input   in_endofpacket;
	output   in_ready;
	input   in_startofpacket;
	input   in_valid;
	output   [31:0]  out_data;
	output   [1:0]  out_empty;
	output   out_endofpacket;
	input   out_ready;
	output   out_startofpacket;
	output   out_valid;
	input   reset_n;

	wire  [35:0]   wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547_q_b;
	reg	fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_208q;
	reg	fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_209q;
	reg	fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_out_valid_253q;
	reg	fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_0_207q;
	reg	fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_1_206q;
	reg	fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_2_205q;
	reg	fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_0_204q;
	reg	fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_1_203q;
	reg	fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_2_202q;
	wire	wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_188m_dataout;
	wire	wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_193m_dataout;
	wire	wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_196m_dataout;
	wire	wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_fill_level_0_175m_dataout;
	wire	wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_fill_level_1_174m_dataout;
	wire	wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_fill_level_2_173m_dataout;
	wire	wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_184m_dataout;
	wire	wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_189m_dataout;
	wire	wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_195m_dataout;
	wire	wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_365m_dataout;
	wire	wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_mem_rd_addr_0_212m_dataout;
	wire	wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_mem_rd_addr_1_211m_dataout;
	wire	wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_mem_rd_addr_2_210m_dataout;
	wire	wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_out_valid_194m_dataout;
	wire	wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_out_valid_197m_dataout;
	wire  [2:0]   wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add0_166_o;
	wire  [2:0]   wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add1_167_o;
	wire  [3:0]   wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add2_171_o;
	wire  wire_fifo_to_pixel_converter_lessthan0_2_o;
	wire  s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_always1_179_dataout;
	wire  s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_always1_190_dataout;
	wire  s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_always1_199_dataout;
	wire  s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_0_375_dataout;
	wire  s_wire_vcc;

	altsyncram   fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547
	( 
	.address_a({fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_2_202q, fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_1_203q, fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_0_204q}),
	.address_b({wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_mem_rd_addr_2_210m_dataout, wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_mem_rd_addr_1_211m_dataout, wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_mem_rd_addr_0_212m_dataout}),
	.clock0(clk),
	.data_a({in_data[31:0], in_startofpacket, in_endofpacket, in_empty[1:0]}),
	.eccstatus(),
	.q_a(),
	.q_b(wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547_q_b),
	.wren_a(s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_always1_179_dataout),
	.aclr0(),
	.aclr1(),
	.addressstall_a(),
	.addressstall_b(),
	.byteena_a(),
	.byteena_b(),
	.clock1(),
	.clocken0(),
	.clocken1(),
	.clocken2(),
	.clocken3(),
	.data_b(),
	.rden_a(),
	.rden_b(),
	.wren_b()
	);
	defparam
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.address_aclr_a = "NONE",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.address_aclr_b = "NONE",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.address_reg_b = "CLOCK0",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.byte_size = 8,
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.byteena_aclr_a = "NONE",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.byteena_aclr_b = "NONE",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.byteena_reg_b = "CLOCK1",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.clock_enable_core_a = "USE_INPUT_CLKEN",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.clock_enable_core_b = "USE_INPUT_CLKEN",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.clock_enable_input_a = "NORMAL",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.clock_enable_input_b = "NORMAL",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.clock_enable_output_a = "NORMAL",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.clock_enable_output_b = "NORMAL",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.enable_ecc = "FALSE",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.indata_aclr_a = "NONE",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.indata_aclr_b = "NONE",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.indata_reg_b = "CLOCK1",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.init_file_layout = "PORT_A",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.intended_device_family = "Stratix II",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.numwords_a = 8,
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.numwords_b = 8,
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.operation_mode = "DUAL_PORT",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.outdata_aclr_a = "NONE",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.outdata_aclr_b = "NONE",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.outdata_reg_a = "UNREGISTERED",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.outdata_reg_b = "UNREGISTERED",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.ram_block_type = "AUTO",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.rdcontrol_aclr_b = "NONE",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.rdcontrol_reg_b = "CLOCK1",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.read_during_write_mode_mixed_ports = "OLD_DATA",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.read_during_write_mode_port_b = "NEW_DATA_NO_NBE_READ",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.width_a = 36,
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.width_b = 36,
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.width_byteena_a = 1,
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.width_byteena_b = 1,
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.width_eccstatus = 3,
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.widthad_a = 3,
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.widthad_b = 3,
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.wrcontrol_aclr_a = "NONE",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.wrcontrol_aclr_b = "NONE",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.wrcontrol_wraddress_reg_b = "CLOCK1",
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547.lpm_hint = "WIDTH_BYTEENA=1";
	initial
	begin
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_208q = 0;
	end
	always @ ( posedge clk or  negedge reset_n)
	begin
		if (reset_n == 1'b0) 
		begin
			fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_208q <= 1;
		end
		else if  (s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_always1_199_dataout == 1'b0) 
		begin
			fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_208q <= wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_196m_dataout;
		end
	end
	initial
	begin
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_209q = 0;
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_out_valid_253q = 0;
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_0_207q = 0;
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_1_206q = 0;
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_2_205q = 0;
	end
	always @ ( posedge clk or  negedge reset_n)
	begin
		if (reset_n == 1'b0) 
		begin
			fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_209q <= 0;
			fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_out_valid_253q <= 0;
			fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_0_207q <= 0;
			fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_1_206q <= 0;
			fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_2_205q <= 0;
		end
		else 
		begin
			fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_209q <= wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_365m_dataout;
			fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_out_valid_253q <= wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_out_valid_197m_dataout;
			fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_0_207q <= wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_mem_rd_addr_0_212m_dataout;
			fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_1_206q <= wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_mem_rd_addr_1_211m_dataout;
			fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_2_205q <= wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_mem_rd_addr_2_210m_dataout;
		end
	end
	initial
	begin
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_0_204q = 0;
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_1_203q = 0;
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_2_202q = 0;
	end
	always @ ( posedge clk or  negedge reset_n)
	begin
		if (reset_n == 1'b0) 
		begin
			fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_0_204q <= 0;
			fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_1_203q <= 0;
			fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_2_202q <= 0;
		end
		else if  (s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_always1_179_dataout == 1'b1) 
		begin
			fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_0_204q <= wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add0_166_o[0];
			fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_1_203q <= wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add0_166_o[1];
			fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_2_202q <= wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add0_166_o[2];
		end
	end
	and(wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_188m_dataout, fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_208q, ~(s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_always1_179_dataout));
	or(wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_193m_dataout, wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_188m_dataout, s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_0_375_dataout);
	assign		wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_196m_dataout = (s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_always1_190_dataout === 1'b1) ? wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_193m_dataout : wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_188m_dataout;
	and(wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_fill_level_0_175m_dataout, wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add2_171_o[1], ~(fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_209q));
	and(wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_fill_level_1_174m_dataout, wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add2_171_o[2], ~(fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_209q));
	and(wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_fill_level_2_173m_dataout, wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add2_171_o[3], ~(fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_209q));
	or(wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_184m_dataout, fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_209q, (((~ (wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add0_166_o[0] ^ fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_0_207q)) & (~ (wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add0_166_o[1] ^ fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_1_206q))) & (~ (wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add0_166_o[2] ^ fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_2_205q))));
	assign		wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_189m_dataout = (s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_always1_179_dataout === 1'b1) ? wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_184m_dataout : fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_209q;
	and(wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_195m_dataout, wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_189m_dataout, ~(s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_always1_190_dataout));
	assign		wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_365m_dataout = ((~ s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_always1_199_dataout) === 1'b1) ? wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_195m_dataout : fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_209q;
	assign		wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_mem_rd_addr_0_212m_dataout = (s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_always1_190_dataout === 1'b1) ? wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add1_167_o[0] : fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_0_207q;
	assign		wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_mem_rd_addr_1_211m_dataout = (s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_always1_190_dataout === 1'b1) ? wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add1_167_o[1] : fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_1_206q;
	assign		wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_mem_rd_addr_2_210m_dataout = (s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_always1_190_dataout === 1'b1) ? wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add1_167_o[2] : fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_2_205q;
	and(wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_out_valid_194m_dataout, (~ fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_208q), ~(s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_0_375_dataout));
	assign		wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_out_valid_197m_dataout = (s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_always1_190_dataout === 1'b1) ? wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_out_valid_194m_dataout : (~ fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_208q);
	oper_add   fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add0_166
	( 
	.a({fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_2_202q, fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_1_203q, fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_0_204q}),
	.b({{2{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add0_166_o));
	defparam
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add0_166.sgate_representation = 0,
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add0_166.width_a = 3,
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add0_166.width_b = 3,
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add0_166.width_o = 3;
	oper_add   fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add1_167
	( 
	.a({fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_2_205q, fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_1_206q, fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_0_207q}),
	.b({{2{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add1_167_o));
	defparam
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add1_167.sgate_representation = 0,
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add1_167.width_a = 3,
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add1_167.width_b = 3,
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add1_167.width_o = 3;
	oper_add   fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add2_171
	( 
	.a({fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_2_202q, fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_1_203q, fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_0_204q, 1'b1}),
	.b({(~ fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_2_205q), (~ fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_1_206q), (~ fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_rd_addr_0_207q), 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add2_171_o));
	defparam
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add2_171.sgate_representation = 0,
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add2_171.width_a = 4,
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add2_171.width_b = 4,
		fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add2_171.width_o = 4;
	oper_less_than   fifo_to_pixel_converter_lessthan0_2
	( 
	.a({fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_209q, wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_fill_level_2_173m_dataout, wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_fill_level_1_174m_dataout, wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_fill_level_0_175m_dataout}),
	.b({1'b0, 1'b1, {2{1'b0}}}),
	.cin(1'b0),
	.o(wire_fifo_to_pixel_converter_lessthan0_2_o));
	defparam
		fifo_to_pixel_converter_lessthan0_2.sgate_representation = 0,
		fifo_to_pixel_converter_lessthan0_2.width_a = 4,
		fifo_to_pixel_converter_lessthan0_2.width_b = 4;
	assign
		in_ready = wire_fifo_to_pixel_converter_lessthan0_2_o,
		out_data = {wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547_q_b[35:4]},
		out_empty = {wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547_q_b[1:0]},
		out_endofpacket = wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547_q_b[2],
		out_startofpacket = wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_altsyncram_mem_547_q_b[3],
		out_valid = fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_out_valid_253q,
		s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_always1_179_dataout = (in_valid & (~ fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_209q)),
		s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_always1_190_dataout = (out_ready & fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_out_valid_253q),
		s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_always1_199_dataout = (in_valid & (s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_always1_190_dataout & (~ fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_full_209q))),
		s_wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_empty_0_375_dataout = (((~ (wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add1_167_o[0] ^ fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_0_204q)) & (~ (wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add1_167_o[1] ^ fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_1_203q))) & (~ (wire_fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_add1_167_o[2] ^ fifo_to_pixel_converter_fifo_to_pixel_converter_fifo_fifo_to_pixel_converter_fifo_wr_addr_2_202q))),
		s_wire_vcc = 1'b1;
endmodule //fifo_to_pixel_converter
//synopsys translate_on
//VALID FILE
