Analysis & Synthesis report for micro
Wed Oct 10 01:12:45 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |TopModule
 18. Parameter Settings for User Entity Instance: vga640x480:display
 19. Parameter Settings for User Entity Instance: MemData:mem|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: Fetch:Fetch
 21. Parameter Settings for User Entity Instance: Fetch:Fetch|RegPC:RegPC
 22. Parameter Settings for User Entity Instance: Fetch:Fetch|Mux2:mux2EntradaF1
 23. Parameter Settings for User Entity Instance: Fetch:Fetch|Mux2:mux2EntradaF2
 24. Parameter Settings for User Entity Instance: Fetch:Fetch|Adder:Sumador
 25. Parameter Settings for User Entity Instance: Deco:Deco
 26. Parameter Settings for User Entity Instance: Deco:Deco|Decoder:Decoder
 27. Parameter Settings for User Entity Instance: Deco:Deco|Mux2:mux2Entrada1
 28. Parameter Settings for User Entity Instance: Deco:Deco|Mux2:mux2Entrada2
 29. Parameter Settings for User Entity Instance: Mux2:mux2WB
 30. Parameter Settings for User Entity Instance: RegFD:RegFD
 31. Parameter Settings for User Entity Instance: RegDE:RegDE
 32. Parameter Settings for User Entity Instance: RegMW:RegMW
 33. Parameter Settings for User Entity Instance: Execute:Execute|Mux3:mux31
 34. Parameter Settings for User Entity Instance: Execute:Execute|Mux3:mux32
 35. Parameter Settings for User Entity Instance: Execute:Execute|Mux2:mux21
 36. Parameter Settings for User Entity Instance: Execute:Execute|ALU:Alu
 37. Parameter Settings for User Entity Instance: Execute:Execute|CondUnit:CondUnit|Flopr:flagreg1
 38. Parameter Settings for User Entity Instance: Execute:Execute|CondUnit:CondUnit|Flopr:flagreg0
 39. Parameter Settings for Inferred Entity Instance: Execute:Execute|ALU:Alu|lpm_mult:Mult0
 40. altsyncram Parameter Settings by Entity Instance
 41. lpm_mult Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "Deco:Deco|Mux2:mux2Entrada1"
 43. Port Connectivity Checks: "Deco:Deco|Decoder:Decoder"
 44. Port Connectivity Checks: "Deco:Deco"
 45. Port Connectivity Checks: "Fetch:Fetch|Adder:Sumador"
 46. Port Connectivity Checks: "MemData:mem"
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages
 49. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 10 01:12:44 2018      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; micro                                      ;
; Top-level Entity Name              ; TopModule                                  ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 2,880                                      ;
;     Total combinational functions  ; 2,344                                      ;
;     Dedicated logic registers      ; 912                                        ;
; Total registers                    ; 912                                        ;
; Total pins                         ; 33                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 5,705,536                                  ;
; Embedded Multiplier 9-bit elements ; 6                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; TopModule          ; micro              ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+
; vga640x480.sv                    ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/vga640x480.sv          ;         ;
; frecuencyDivider.sv              ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/frecuencyDivider.sv    ;         ;
; TopModule.sv                     ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/TopModule.sv           ;         ;
; RegPC.sv                         ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/RegPC.sv               ;         ;
; RegMW.sv                         ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/RegMW.sv               ;         ;
; RegFile.sv                       ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/RegFile.sv             ;         ;
; RegFD.sv                         ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/RegFD.sv               ;         ;
; RegEM.sv                         ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/RegEM.sv               ;         ;
; RegDE.sv                         ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/RegDE.sv               ;         ;
; Mux3.sv                          ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/Mux3.sv                ;         ;
; Mux2.sv                          ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/Mux2.sv                ;         ;
; InstructionMemory.sv             ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/InstructionMemory.sv   ;         ;
; HazardUnit.sv                    ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/HazardUnit.sv          ;         ;
; Flopr.sv                         ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/Flopr.sv               ;         ;
; Fetch.sv                         ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/Fetch.sv               ;         ;
; Extend.sv                        ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/Extend.sv              ;         ;
; Execute.sv                       ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/Execute.sv             ;         ;
; Decoder.sv                       ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/Decoder.sv             ;         ;
; Deco.sv                          ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/Deco.sv                ;         ;
; ControlUnit.sv                   ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/ControlUnit.sv         ;         ;
; CondUnit.sv                      ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/CondUnit.sv            ;         ;
; ALU.sv                           ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/ALU.sv                 ;         ;
; Adder.sv                         ; yes             ; User SystemVerilog HDL File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/Adder.sv               ;         ;
; MemData.v                        ; yes             ; User Wizard-Generated File             ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/MemData.v              ;         ;
; code.rs                          ; yes             ; Auto-Found Unspecified File            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/code.rs                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf                                ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                                   ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                                ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                                ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                                    ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc                                    ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                                  ;         ;
; db/altsyncram_9pi2.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/db/altsyncram_9pi2.tdf ;         ;
; imagemif.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/imagemif.mif           ;         ;
; db/decode_a2b.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/db/decode_a2b.tdf      ;         ;
; db/decode_3ea.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/db/decode_3ea.tdf      ;         ;
; db/mux_7ub.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/db/mux_7ub.tdf         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf                                  ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc                               ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/multcore.inc                                  ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/bypassff.inc                                  ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altshift.inc                                  ;         ;
; db/mult_1ht.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/db/mult_1ht.tdf        ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 33               ;
; Total memory bits        ; 5705536          ;
; DSP block 9-bit elements ; 6                ;
; Maximum fan-out node     ; CLK~input        ;
; Maximum fan-out          ; 1515             ;
; Total fan-out            ; 23936            ;
; Average fan-out          ; 5.94             ;
+--------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                            ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
; |TopModule                                ; 2344 (1)          ; 912 (0)      ; 5705536     ; 6            ; 0       ; 3         ; 0         ; 33   ; 0            ; |TopModule                                                                                                     ;              ;
;    |Deco:Deco|                            ; 86 (0)            ; 480 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|Deco:Deco                                                                                           ;              ;
;       |ControlUnit:UnidadControl|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|Deco:Deco|ControlUnit:UnidadControl                                                                 ;              ;
;       |Decoder:Decoder|                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|Deco:Deco|Decoder:Decoder                                                                           ;              ;
;       |Mux2:mux2Entrada1|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|Deco:Deco|Mux2:mux2Entrada1                                                                         ;              ;
;       |Mux2:mux2Entrada2|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|Deco:Deco|Mux2:mux2Entrada2                                                                         ;              ;
;       |RegFile:Registros|                 ; 62 (62)           ; 480 (480)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|Deco:Deco|RegFile:Registros                                                                         ;              ;
;    |Execute:Execute|                      ; 691 (0)           ; 4 (0)        ; 0           ; 6            ; 0       ; 3         ; 0         ; 0    ; 0            ; |TopModule|Execute:Execute                                                                                     ;              ;
;       |ALU:Alu|                           ; 513 (485)         ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0         ; 0    ; 0            ; |TopModule|Execute:Execute|ALU:Alu                                                                             ;              ;
;          |lpm_mult:Mult0|                 ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0         ; 0    ; 0            ; |TopModule|Execute:Execute|ALU:Alu|lpm_mult:Mult0                                                              ;              ;
;             |mult_1ht:auto_generated|     ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0         ; 0    ; 0            ; |TopModule|Execute:Execute|ALU:Alu|lpm_mult:Mult0|mult_1ht:auto_generated                                      ;              ;
;       |CondUnit:CondUnit|                 ; 12 (6)            ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|Execute:Execute|CondUnit:CondUnit                                                                   ;              ;
;          |Flopr:flagreg0|                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|Execute:Execute|CondUnit:CondUnit|Flopr:flagreg0                                                    ;              ;
;          |Flopr:flagreg1|                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|Execute:Execute|CondUnit:CondUnit|Flopr:flagreg1                                                    ;              ;
;          |condcheck:cc|                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|Execute:Execute|CondUnit:CondUnit|condcheck:cc                                                      ;              ;
;       |Mux2:mux21|                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|Execute:Execute|Mux2:mux21                                                                          ;              ;
;       |Mux3:mux31|                        ; 67 (67)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|Execute:Execute|Mux3:mux31                                                                          ;              ;
;       |Mux3:mux32|                        ; 67 (67)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|Execute:Execute|Mux3:mux32                                                                          ;              ;
;    |Fetch:Fetch|                          ; 82 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|Fetch:Fetch                                                                                         ;              ;
;       |Adder:Sumador|                     ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|Fetch:Fetch|Adder:Sumador                                                                           ;              ;
;       |InstructionMemory:MemoriaInst|     ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|Fetch:Fetch|InstructionMemory:MemoriaInst                                                           ;              ;
;       |RegPC:RegPC|                       ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|Fetch:Fetch|RegPC:RegPC                                                                             ;              ;
;    |HazardUnit:Hazard|                    ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|HazardUnit:Hazard                                                                                   ;              ;
;    |MemData:mem|                          ; 533 (0)           ; 10 (0)       ; 5705536     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|MemData:mem                                                                                         ;              ;
;       |altsyncram:altsyncram_component|   ; 533 (0)           ; 10 (0)       ; 5705536     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|MemData:mem|altsyncram:altsyncram_component                                                         ;              ;
;          |altsyncram_9pi2:auto_generated| ; 533 (0)           ; 10 (10)      ; 5705536     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated                          ;              ;
;             |decode_3ea:rden_decode_a|    ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|decode_3ea:rden_decode_a ;              ;
;             |decode_a2b:decode2|          ; 39 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|decode_a2b:decode2       ;              ;
;             |mux_7ub:mux4|                ; 463 (463)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|mux_7ub:mux4             ;              ;
;    |Mux2:mux2WB|                          ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|Mux2:mux2WB                                                                                         ;              ;
;    |RegDE:RegDE|                          ; 714 (714)         ; 118 (118)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|RegDE:RegDE                                                                                         ;              ;
;    |RegEM:RegEM|                          ; 1 (1)             ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|RegEM:RegEM                                                                                         ;              ;
;    |RegFD:RegFD|                          ; 25 (25)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|RegFD:RegFD                                                                                         ;              ;
;    |RegMW:RegMW|                          ; 3 (3)             ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|RegMW:RegMW                                                                                         ;              ;
;    |frecuencyDivider:div|                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|frecuencyDivider:div                                                                                ;              ;
;    |vga640x480:display|                   ; 157 (157)         ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |TopModule|vga640x480:display                                                                                  ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+--------------+
; Name                                                                                  ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF          ;
+---------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+--------------+
; MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 235000       ; 32           ; 235000       ; 32           ; 7520000 ; ImageMif.mif ;
+---------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+--------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Simple Multipliers (36-bit)           ; 0           ;
; Multiply Accumulators (18-bit)        ; 0           ;
; Two-Multipliers Adders (9-bit)        ; 0           ;
; Two-Multipliers Adders (18-bit)       ; 0           ;
; Four-Multipliers Adders (9-bit)       ; 0           ;
; Four-Multipliers Adders (18-bit)      ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+---------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File                                                                 ;
+--------+--------------+---------+--------------+--------------+------------------------+---------------------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |TopModule|MemData:mem ; D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/MemData.v ;
+--------+--------------+---------+--------------+--------------+------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                           ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------+
; Register name                                                                                      ; Reason for Removal                      ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------+
; RegDE:RegDE|NoWriteE                                                                               ; Stuck at GND due to stuck port data_in  ;
; MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|address_reg_b[0..4]     ; Stuck at GND due to stuck port data_in  ;
; MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|out_address_reg_b[0..4] ; Stuck at GND due to stuck port data_in  ;
; vga640x480:display|zero                                                                            ; Stuck at GND due to stuck port data_in  ;
; RegDE:RegDE|ExtImmE[26..31]                                                                        ; Merged with RegDE:RegDE|ExtImmE[25]     ;
; RegFD:RegFD|InstrD_temp[3..9]                                                                      ; Merged with RegFD:RegFD|InstrD_temp[2]  ;
; RegFD:RegFD|InstrD_temp[28]                                                                        ; Merged with RegFD:RegFD|InstrD_temp[27] ;
; RegDE:RegDE|ExtImmE[5..7]                                                                          ; Merged with RegDE:RegDE|ExtImmE[4]      ;
; RegDE:RegDE|ExtImmE[9]                                                                             ; Merged with RegDE:RegDE|ExtImmE[8]      ;
; RegFD:RegFD|InstrD_temp[31]                                                                        ; Merged with RegFD:RegFD|InstrD_temp[29] ;
; Total Number of Removed Registers = 31                                                             ;                                         ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                          ;
+---------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|address_reg_b[4] ; Stuck at GND              ; MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|out_address_reg_b[4] ;
;                                                                                             ; due to stuck port data_in ;                                                                                                 ;
; MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|address_reg_b[3] ; Stuck at GND              ; MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|out_address_reg_b[3] ;
;                                                                                             ; due to stuck port data_in ;                                                                                                 ;
; MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|address_reg_b[2] ; Stuck at GND              ; MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|out_address_reg_b[2] ;
;                                                                                             ; due to stuck port data_in ;                                                                                                 ;
; MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|address_reg_b[1] ; Stuck at GND              ; MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|out_address_reg_b[1] ;
;                                                                                             ; due to stuck port data_in ;                                                                                                 ;
; MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|address_reg_b[0] ; Stuck at GND              ; MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|out_address_reg_b[0] ;
;                                                                                             ; due to stuck port data_in ;                                                                                                 ;
+---------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 912   ;
; Number of registers using Synchronous Clear  ; 149   ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 4     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 593   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vga640x480:display|counter3[13]        ; 2       ;
; vga640x480:display|counter3[11]        ; 2       ;
; vga640x480:display|counter3[10]        ; 2       ;
; vga640x480:display|counter3[16]        ; 2       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |TopModule|vga640x480:display|counter3[8]         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TopModule|vga640x480:display|h_count[0]          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TopModule|RegDE:RegDE|ExtImmE[18]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TopModule|RegDE:RegDE|CondE[0]                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopModule|RegDE:RegDE|ExtImmE[22]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopModule|RegDE:RegDE|ExtImmE[0]                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TopModule|RegDE:RegDE|ExtImmE[4]                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopModule|RegDE:RegDE|FlagWriteE[0]              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TopModule|vga640x480:display|v_count[8]          ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |TopModule|vga640x480:display|counter[9]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TopModule|RegDE:RegDE|ExtImmE[9]                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopModule|RegDE:RegDE|ExtImmE[20]                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopModule|Deco:Deco|RegFile:Registros|rf[14][25] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopModule|Deco:Deco|RegFile:Registros|rf[13][3]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopModule|Deco:Deco|RegFile:Registros|rf[12][1]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopModule|Deco:Deco|RegFile:Registros|rf[11][23] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopModule|Deco:Deco|RegFile:Registros|rf[10][17] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopModule|Deco:Deco|RegFile:Registros|rf[9][1]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopModule|Deco:Deco|RegFile:Registros|rf[8][30]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopModule|Deco:Deco|RegFile:Registros|rf[7][12]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopModule|Deco:Deco|RegFile:Registros|rf[6][3]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopModule|Deco:Deco|RegFile:Registros|rf[5][12]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopModule|Deco:Deco|RegFile:Registros|rf[4][12]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopModule|Deco:Deco|RegFile:Registros|rf[3][7]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopModule|Deco:Deco|RegFile:Registros|rf[2][18]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopModule|Deco:Deco|RegFile:Registros|rf[1][7]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopModule|Deco:Deco|RegFile:Registros|rf[0][15]  ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |TopModule|vga640x480:display|b[3]                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |TopModule|Fetch:Fetch|RegPC:RegPC|pcTemp[1]      ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |TopModule|Fetch:Fetch|RegPC:RegPC|pcTemp[27]     ;
; 18:1               ; 32 bits   ; 384 LEs       ; 352 LEs              ; 32 LEs                 ; Yes        ; |TopModule|RegDE:RegDE|RD2E[7]                    ;
; 18:1               ; 32 bits   ; 384 LEs       ; 352 LEs              ; 32 LEs                 ; Yes        ; |TopModule|RegDE:RegDE|RD1E[6]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopModule|vga640x480:display|counter3[10]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopModule|Execute:Execute|Mux3:mux32|Mux9        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|Deco:Deco|Mux2:mux2Entrada2|y[1]       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopModule|Execute:Execute|Mux3:mux31|Mux29       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopModule|Deco:Deco|Mux2:mux2Entrada1|y[0]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopModule|Execute:Execute|ALU:Alu|Add2           ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; No         ; |TopModule|Execute:Execute|ALU:Alu|Mux1           ;
; 14:1               ; 16 bits   ; 144 LEs       ; 96 LEs               ; 48 LEs                 ; No         ; |TopModule|Execute:Execute|ALU:Alu|Mux9           ;
; 14:1               ; 7 bits    ; 63 LEs        ; 42 LEs               ; 21 LEs                 ; No         ; |TopModule|Execute:Execute|ALU:Alu|Mux25          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |TopModule ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; BITS           ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga640x480:display ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; H_SYNC_FRONT   ; 800   ; Signed Integer                         ;
; H_SYNC_CYC     ; 96    ; Signed Integer                         ;
; H_SYNC_BACK    ; 144   ; Signed Integer                         ;
; H_SYNC_ACT     ; 464   ; Signed Integer                         ;
; H_SYNC_ACT2    ; 784   ; Signed Integer                         ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                         ;
; V_SYNC_FRONT   ; 525   ; Signed Integer                         ;
; V_SYNC_CYC     ; 2     ; Signed Integer                         ;
; V_SYNC_BACK    ; 35    ; Signed Integer                         ;
; V_SYNC_ACT     ; 275   ; Signed Integer                         ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemData:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Signed Integer               ;
; WIDTHAD_A                          ; 18                   ; Signed Integer               ;
; NUMWORDS_A                         ; 235000               ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 32                   ; Signed Integer               ;
; WIDTHAD_B                          ; 18                   ; Signed Integer               ;
; NUMWORDS_B                         ; 235000               ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; ImageMif.mif         ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_9pi2      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch:Fetch ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; BITS           ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch:Fetch|RegPC:RegPC ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; BITS           ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch:Fetch|Mux2:mux2EntradaF1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; BITS           ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch:Fetch|Mux2:mux2EntradaF2 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; BITS           ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch:Fetch|Adder:Sumador ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: Deco:Deco ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; BITS           ; 32    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Deco:Deco|Decoder:Decoder ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; BITS           ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Deco:Deco|Mux2:mux2Entrada1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; BITS           ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Deco:Deco|Mux2:mux2Entrada2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; BITS           ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2:mux2WB ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; BITS           ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegFD:RegFD ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; SIZE           ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegDE:RegDE ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; BITS           ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegMW:RegMW ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; BITS           ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|Mux3:mux31 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; BITS           ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|Mux3:mux32 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; BITS           ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|Mux2:mux21 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; BITS           ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|ALU:Alu ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; BITS           ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|CondUnit:CondUnit|Flopr:flagreg1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:Execute|CondUnit:CondUnit|Flopr:flagreg0 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Execute:Execute|ALU:Alu|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+------------------------+
; Parameter Name                                 ; Value         ; Type                   ;
+------------------------------------------------+---------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 32            ; Untyped                ;
; LPM_WIDTHB                                     ; 32            ; Untyped                ;
; LPM_WIDTHP                                     ; 64            ; Untyped                ;
; LPM_WIDTHR                                     ; 64            ; Untyped                ;
; LPM_WIDTHS                                     ; 1             ; Untyped                ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                ;
; LPM_PIPELINE                                   ; 0             ; Untyped                ;
; LATENCY                                        ; 0             ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                ;
; USE_EAB                                        ; OFF           ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                ;
; CBXI_PARAMETER                                 ; mult_1ht      ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                ;
+------------------------------------------------+---------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 1                                           ;
; Entity Instance                           ; MemData:mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                             ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 235000                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 32                                          ;
;     -- NUMWORDS_B                         ; 235000                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                 ;
+---------------------------------------+----------------------------------------+
; Name                                  ; Value                                  ;
+---------------------------------------+----------------------------------------+
; Number of entity instances            ; 1                                      ;
; Entity Instance                       ; Execute:Execute|ALU:Alu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                     ;
;     -- LPM_WIDTHB                     ; 32                                     ;
;     -- LPM_WIDTHP                     ; 64                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
+---------------------------------------+----------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Deco:Deco|Mux2:mux2Entrada1" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Deco:Deco|Decoder:Decoder"                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; ExtImmD ; Output ; Warning  ; Output or bidir port (25 bits) is wider than the port expression (24 bits) it drives; bit(s) "ExtImmD[24..24]" have no fanouts ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Deco:Deco"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Rd   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "Fetch:Fetch|Adder:Sumador" ;
+----------+-------+----------+-------------------------+
; Port     ; Type  ; Severity ; Details                 ;
+----------+-------+----------+-------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND            ;
; b[1..0]  ; Input ; Info     ; Stuck at GND            ;
; b[2]     ; Input ; Info     ; Stuck at VCC            ;
+----------+-------+----------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemData:mem"                                                                                                                                            ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                             ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (18 bits) it drives.  Extra input bit(s) "address_b[17..1]" will be connected to GND. ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Wed Oct 10 01:12:25 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off micro -c micro
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file vga640x480.sv
    Info (12023): Found entity 1: vga640x480
Info (12021): Found 1 design units, including 1 entities, in source file frecuencydivider.sv
    Info (12023): Found entity 1: frecuencyDivider
Info (12021): Found 1 design units, including 1 entities, in source file topmodule.sv
    Info (12023): Found entity 1: TopModule
Info (12021): Found 1 design units, including 1 entities, in source file regpc.sv
    Info (12023): Found entity 1: RegPC
Info (12021): Found 1 design units, including 1 entities, in source file regmw.sv
    Info (12023): Found entity 1: RegMW
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: RegFile
Info (12021): Found 1 design units, including 1 entities, in source file regfd.sv
    Info (12023): Found entity 1: RegFD
Info (12021): Found 1 design units, including 1 entities, in source file regem.sv
    Info (12023): Found entity 1: RegEM
Info (12021): Found 1 design units, including 1 entities, in source file regde.sv
    Info (12023): Found entity 1: RegDE
Info (12021): Found 1 design units, including 1 entities, in source file mux3.sv
    Info (12023): Found entity 1: Mux3
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: Mux2
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.sv
    Info (12023): Found entity 1: InstructionMemory
Info (12021): Found 1 design units, including 1 entities, in source file hazardunit.sv
    Info (12023): Found entity 1: HazardUnit
Info (12021): Found 1 design units, including 1 entities, in source file flopr.sv
    Info (12023): Found entity 1: Flopr
Info (12021): Found 1 design units, including 1 entities, in source file fetch.sv
    Info (12023): Found entity 1: Fetch
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: Extend
Info (12021): Found 1 design units, including 1 entities, in source file execute.sv
    Info (12023): Found entity 1: Execute
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: Decoder
Info (12021): Found 1 design units, including 1 entities, in source file deco.sv
    Info (12023): Found entity 1: Deco
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.sv
    Info (12023): Found entity 1: DataMemory
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.sv
    Info (12023): Found entity 1: ControlUnit
Info (12021): Found 2 design units, including 2 entities, in source file condunit.sv
    Info (12023): Found entity 1: CondUnit
    Info (12023): Found entity 2: condcheck
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: Adder
Info (12021): Found 1 design units, including 1 entities, in source file displaycontroller.sv
    Info (12023): Found entity 1: DisplayController
Info (12021): Found 1 design units, including 1 entities, in source file memdata.v
    Info (12023): Found entity 1: MemData
Warning (10236): Verilog HDL Implicit Net warning at TopModule.sv(92): created implicit net for "AluOutM"
Info (12127): Elaborating entity "TopModule" for the top level hierarchy
Info (12128): Elaborating entity "frecuencyDivider" for hierarchy "frecuencyDivider:div"
Info (12128): Elaborating entity "vga640x480" for hierarchy "vga640x480:display"
Info (12128): Elaborating entity "MemData" for hierarchy "MemData:mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemData:mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "MemData:mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "MemData:mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "ImageMif.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "235000"
    Info (12134): Parameter "numwords_b" = "235000"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "widthad_b" = "18"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9pi2.tdf
    Info (12023): Found entity 1: altsyncram_9pi2
Info (12128): Elaborating entity "altsyncram_9pi2" for hierarchy "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_a2b.tdf
    Info (12023): Found entity 1: decode_a2b
Info (12128): Elaborating entity "decode_a2b" for hierarchy "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|decode_a2b:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3ea.tdf
    Info (12023): Found entity 1: decode_3ea
Info (12128): Elaborating entity "decode_3ea" for hierarchy "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|decode_3ea:rden_decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7ub.tdf
    Info (12023): Found entity 1: mux_7ub
Info (12128): Elaborating entity "mux_7ub" for hierarchy "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|mux_7ub:mux4"
Info (12128): Elaborating entity "Fetch" for hierarchy "Fetch:Fetch"
Info (12128): Elaborating entity "RegPC" for hierarchy "Fetch:Fetch|RegPC:RegPC"
Info (12128): Elaborating entity "Mux2" for hierarchy "Fetch:Fetch|Mux2:mux2EntradaF1"
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "Fetch:Fetch|InstructionMemory:MemoriaInst"
Warning (10850): Verilog HDL warning at InstructionMemory.sv(7): number of words (11) in memory file does not match the number of elements in the address range [0:31]
Warning (10030): Net "RAM.data_a" at InstructionMemory.sv(5) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "RAM.waddr_a" at InstructionMemory.sv(5) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "RAM.we_a" at InstructionMemory.sv(5) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "Adder" for hierarchy "Fetch:Fetch|Adder:Sumador"
Info (12128): Elaborating entity "Deco" for hierarchy "Deco:Deco"
Info (12128): Elaborating entity "Decoder" for hierarchy "Deco:Deco|Decoder:Decoder"
Info (12128): Elaborating entity "Mux2" for hierarchy "Deco:Deco|Mux2:mux2Entrada1"
Info (12128): Elaborating entity "Extend" for hierarchy "Deco:Deco|Extend:extend"
Info (12128): Elaborating entity "ControlUnit" for hierarchy "Deco:Deco|ControlUnit:UnidadControl"
Info (12128): Elaborating entity "RegFile" for hierarchy "Deco:Deco|RegFile:Registros"
Info (12128): Elaborating entity "HazardUnit" for hierarchy "HazardUnit:Hazard"
Info (12128): Elaborating entity "RegFD" for hierarchy "RegFD:RegFD"
Info (12128): Elaborating entity "RegDE" for hierarchy "RegDE:RegDE"
Info (12128): Elaborating entity "RegEM" for hierarchy "RegEM:RegEM"
Info (12128): Elaborating entity "RegMW" for hierarchy "RegMW:RegMW"
Info (12128): Elaborating entity "Execute" for hierarchy "Execute:Execute"
Info (12128): Elaborating entity "Mux3" for hierarchy "Execute:Execute|Mux3:mux31"
Info (12128): Elaborating entity "ALU" for hierarchy "Execute:Execute|ALU:Alu"
Info (12128): Elaborating entity "CondUnit" for hierarchy "Execute:Execute|CondUnit:CondUnit"
Info (12128): Elaborating entity "Flopr" for hierarchy "Execute:Execute|CondUnit:CondUnit|Flopr:flagreg1"
Info (12128): Elaborating entity "condcheck" for hierarchy "Execute:Execute|CondUnit:CondUnit|condcheck:cc"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a56"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a57"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a58"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a59"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a60"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a61"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a62"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a63"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a88"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a89"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a90"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a91"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a92"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a93"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a94"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a95"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a120"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a121"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a122"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a123"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a124"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a125"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a126"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a127"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a152"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a153"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a154"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a155"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a156"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a157"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a158"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a159"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a184"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a185"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a186"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a187"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a188"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a189"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a190"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a191"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a216"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a217"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a218"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a219"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a220"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a221"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a222"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a223"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a248"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a249"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a250"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a251"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a252"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a253"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a254"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a255"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a280"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a281"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a282"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a283"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a284"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a285"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a286"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a287"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a312"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a313"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a314"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a315"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a316"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a317"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a318"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a319"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a344"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a345"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a346"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a347"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a348"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a349"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a350"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a351"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a376"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a377"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a378"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a379"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a380"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a381"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a382"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a383"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a408"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a409"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a410"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a411"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a412"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a413"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a414"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a415"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a440"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a441"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a442"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a443"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a444"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a445"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a446"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a447"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a472"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a473"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a474"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a475"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a476"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a477"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a478"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a479"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a504"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a505"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a506"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a507"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a508"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a509"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a510"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a511"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a536"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a537"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a538"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a539"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a540"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a541"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a542"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a543"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a568"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a569"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a570"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a571"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a572"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a573"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a574"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a575"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a600"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a601"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a602"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a603"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a604"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a605"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a606"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a607"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a632"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a633"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a634"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a635"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a636"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a637"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a638"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a639"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a664"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a665"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a666"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a667"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a668"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a669"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a670"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a671"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a696"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a697"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a698"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a699"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a700"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a701"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a702"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a703"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a728"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a729"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a730"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a731"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a732"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a733"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a734"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a735"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a760"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a761"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a762"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a763"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a764"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a765"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a766"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a767"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a792"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a793"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a794"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a795"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a796"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a797"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a798"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a799"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a824"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a825"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a826"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a827"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a828"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a829"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a830"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a831"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a856"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a857"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a858"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a859"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a860"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a861"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a862"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a863"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a888"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a889"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a890"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a891"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a892"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a893"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a894"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a895"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a920"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a921"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a922"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a923"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a924"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a925"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a926"
        Warning (14320): Synthesized away node "MemData:mem|altsyncram:altsyncram_component|altsyncram_9pi2:auto_generated|ram_block1a927"
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/db/micro.ram0_InstructionMemory_d1968ec4.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Execute:Execute|ALU:Alu|Mult0"
Info (12130): Elaborated megafunction instantiation "Execute:Execute|ALU:Alu|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Execute:Execute|ALU:Alu|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1ht.tdf
    Info (12023): Found entity 1: mult_1ht
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "Execute:Execute|ALU:Alu|lpm_mult:Mult0|mult_1ht:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "Execute:Execute|ALU:Alu|lpm_mult:Mult0|mult_1ht:auto_generated|mac_out8"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_Sync" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/output_files/micro.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3722 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 2979 logic cells
    Info (21064): Implemented 704 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 240 warnings
    Info: Peak virtual memory: 4775 megabytes
    Info: Processing ended: Wed Oct 10 01:12:45 2018
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Semestre VIII/Arqui 1/Proyectos/Proyecto1/Pruebas/ArquiYaFinal/hdl/output_files/micro.map.smsg.


