{"title": "GPU Top Level Physical Design Engineer", "summary": "Do you love creating sophisticated solutions to highly complex challenges? As part of our Silicon Technologies group, you\u2019ll help design and manufacture our next-generation, high-performance, power-efficient GPU! You\u2019ll ensure Apple products and services can seamlessly and expertly handle the tasks that make them beloved by millions. Joining this group means crafting and building the technology that fuels Apple\u2019s devices. Together, we enable our customers to do all the things they love with their devices! This role requires a mix of strategic engineering along with hands-on, technical work, being responsible for implementing complete chip design from netlist to tapeout, and having hands on experience in physical design and large chip integration.", "description": "\u2022    Collaborate with FE team to understand chip architecture and drive physical aspects early in design cycle.\n\u2022    Contribute to innovation with the physical design team, and develop methodologies and \u201cbest known methods\u201d that will enable outstanding GPU design.\n\u2022    Develop PD guidelines and checklists and drive execution. Be the focal point for place and route integration at the top level\n\u2022    Plan short- and long-term work and goals with awareness of dependencies between different domains like top, STA, block place and route.\n\u2022    Reach new career highs as you resolve design and flow issues related to physical design, identify potential solutions and drive execution.\n\u2022    If you are a confident problem solver who thrives under pressure to find new, creative solutions, we are excited to hear from you!", "key_qualifications": "Experience with ASIC integration including Floorplanning, Clock and Power distribution, global signal planning, I/O planning and hard IP integration.\nKnowledge of issues such as multiple voltage and clock domains, ESD strategies, mixed signal block integration, and package interactions.\nFamiliar with hierarchical design approach, top-down design, budgeting, timing and physical convergence.\nDepth of expertise on integrating IP from both internal and external vendors and be able to specify and drive IP requirements in the physical domain.\nExperience with large subsystem designs (&gt;20M gates) with frequencies in excess of 1GHz applying brand-new technologies.\nFamiliar with various process related design issues including Design for Yield and Manufacturability, multi Vt strategies and thermal Mgt.\nFrom a CAD tool perspective, experience with Floorplanning tools, P&R flows, global timing verification and Physical Design Verification Flows is required.", "preferred_qualifications": "", "education_experience": "We are looking for candidates with a minimum of BS + 3 years of relevant experience.", "additional_requirements": "", "pay_benefits": "", "company": "apple", "url": "https://jobs.apple.com/en-in/details/200452389"}