C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package command_pack
-- Loading package general_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Compiling entity cmd_translator_arbiter
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(144): Unknown identifier: fibre_card_address_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(144): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(144): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(145): Unknown identifier: fibre_parameter_id_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(145): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(145): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(146): Unknown identifier: fibre_data_size_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(146): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(146): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(147): Unknown identifier: packet_word_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(147): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(147): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(151): Unknown identifier: bb_command_type_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(151): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(151): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(159): Unknown identifier: fibre_card_address_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(159): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(159): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(160): Unknown identifier: fibre_parameter_id_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(160): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(160): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(161): Unknown identifier: fibre_data_size_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(161): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(161): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(162): Unknown identifier: packet_word_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(162): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(162): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(165): Unknown identifier: bb_command_type_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(165): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(165): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(171): Unknown identifier: sync_num_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(171): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(171): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(174): Unknown identifier: bb_macro_op_seq_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(174): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(174): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(176): Unknown identifier: sync_num_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(176): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(176): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(179): Unknown identifier: fibre_card_address_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(179): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(179): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(180): Unknown identifier: fibre_parameter_id_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(180): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(180): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(181): Unknown identifier: fibre_data_size_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(181): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(181): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(182): Unknown identifier: packet_word_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(182): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(182): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(185): Unknown identifier: bb_command_type_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(185): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(185): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd(194): VHDL Compiler exiting

} {13.0 68.0} {}} C:/scuba2_repository/cards/all_cards/slot_id/source/tb/slot_id_test_wrapper.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/slot_id/source/tb/slot_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Compiling entity slot_id_test_wrapper
-- Compiling architecture rtl of slot_id_test_wrapper
-- Loading package general_pack
-- Loading package component_pack
-- Loading entity slot_id
WARNING[1]: C:/scuba2_repository/cards/all_cards/slot_id/source/tb/slot_id_test_wrapper.vhd(165): No default binding for component: "hex2ascii". (No entity named "hex2ascii" was found)

} {13.0 14.0} {}} C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/test/source/all_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package async_pack
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Loading package all_test_pack
-- Compiling entity all_test
-- Compiling architecture behaviour of all_test
-- Loading entity rs232_rx
-- Loading entity rs232_tx
-- Loading entity all_test_reset

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/cc_test_idle.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/cc_test_idle.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Loading package cc_test_pack
-- Compiling entity cc_test_idle
-- Compiling architecture behaviour of cc_test_idle

} {} {}} C:/scuba2_repository/cards/all_cards/card_id/source/tb/card_id_test_wrapper.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/card_id/source/tb/card_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package card_id_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity card_id_test_wrapper
-- Compiling architecture rtl of card_id_test_wrapper
-- Loading entity card_id
WARNING[1]: C:/scuba2_repository/cards/all_cards/card_id/source/tb/card_id_test_wrapper.vhd(163): No default binding for component: "hex2ascii". (No entity named "hex2ascii" was found)
-- Loading package std_logic_unsigned
-- Loading entity counter
WARNING: C:/scuba2_repository/cards/all_cards/card_id/source/tb/card_id_test_wrapper.vhd(365): Synthesis Warning: Signal ascii_data is read by the process 
but is NOT in the sensitivity list

} {13.0 14.0 16.0 17.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/write_data_1_wire.vhd {0 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/write_data_1_wire.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity write_data_1_wire
-- Compiling architecture behav of write_data_1_wire
-- Loading entity us_timer
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_data_1_wire.vhd(117): Unknown identifier: clk.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_data_1_wire.vhd(117): Unknown identifier: rst.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_data_1_wire.vhd(108): Unknown identifier: ena.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_data_1_wire.vhd(109): Unknown identifier: load.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_data_1_wire.vhd(117): Unknown identifier: shr.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_data_1_wire.vhd(115): Unknown identifier: clr.
WARNING[1]: C:/scuba2_repository/cards/library/components/source/rtl/write_data_1_wire.vhd(117): No default binding for component: "shift_reg". (No entity named "shift_reg" was found)
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_data_1_wire.vhd(250): VHDL Compiler exiting

} {13.0 21.0} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/lvds_rx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/rtl/lvds_rx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity lvds_rx
-- Compiling architecture rtl of lvds_rx
-- Loading entity async_rx

} {} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_dac_xtalk_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/bias_card/test/source/bc_dac_xtalk_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package general_pack
-- Loading package component_pack
-- Loading package dac_ctrl_pack
-- Compiling entity bc_dac_xtalk_test_wrapper
-- Compiling architecture rtl of bc_dac_xtalk_test_wrapper
-- Loading entity counter
-- Loading entity counter
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_xtalk_test.vhd(179): Entity ../../objects/modelsim/components.write_spi_with_cs not selected for default binding because entity is out of date and needs to be recompiled
-- Loading entity write_spi_with_cs

} {17.0 18.0} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/tx_reply_wrapper.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/tx_reply_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package wishbone_pack
-- Loading package command_pack
-- Loading package issue_reply_pack
-- Compiling entity tx_reply_wrapper
-- Compiling architecture rtl of tx_reply_wrapper
-- Loading entity tx_reply

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_cmd_translator_m_op_table.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package wishbone_pack
-- Loading package command_pack
-- Loading package issue_reply_pack
-- Compiling entity tb_cmd_translator_m_op_table
-- Compiling architecture bench of tb_cmd_translator_m_op_table
-- Loading entity cmd_translator_m_op_table

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_core_power_ripple.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/test/source/ac_core_power_ripple.vhd
>>>>>>> 1.27
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ac_core_power_ripple
-- Compiling architecture behav of ac_core_power_ripple
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_core_power_ripple.vhd(60): No default binding for component: "pll_in25m_out400m200m25m". (No entity named "pll_in25m_out400m200m25m" was found)
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_core_power_ripple.vhd(65): No default binding for component: "counter1". (No entity named "counter1" was found)

} {7.0 9.0} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_tx_reply.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_tx_reply.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_tx_reply
-- Loading package wishbone_pack
-- Loading package command_pack
-- Loading package issue_reply_pack
-- Compiling architecture bench of tb_tx_reply
-- Loading entity tx_reply
-- Loading entity tx_hotlink_sim

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_io_toggle.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/test/source/ac_io_toggle.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package data_types_pack
-- Compiling entity ac_io_toggle
-- Compiling architecture rtl of ac_io_toggle
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_io_toggle.vhd(88): No default binding for component: "pll_in25m_out50m1m". (No entity named "pll_in25m_out50m1m" was found)

} {10.0 11.0} {}} C:/scuba2_repository/cards/clk_card/test/source/s_reset.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/test/source/s_reset.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/clk_card/test/source/s_reset.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/all_cards/slot_id/source/rtl/slot_id_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/slot_id/source/rtl/slot_id_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package wishbone_pack
-- Compiling package slot_id_pack

} {} {}} C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Compiling package card_id_pack

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package async_pack
-- Compiling entity tb_async
-- Compiling architecture behaviour of tb_async
** Error: C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async.vhd(78): Unknown identifier: async_rx
** Error: C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async.vhd(90): Unknown component name
** Error: C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async.vhd(92): Statement cannot be labeled.
** Error: C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async.vhd(92): Unknown identifier: async_tx
** Error: C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async.vhd(103): Unknown component name
** Error: C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async.vhd(185): VHDL Compiler exiting

} {9.0 15.0} {}} C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ramp.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ramp.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Compiling entity tb_ac_dac_ramp
-- Compiling architecture beh of tb_ac_dac_ramp
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading entity ac_dac_ramp
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ramp.vhd(83): No default binding for component: "ac_dac_ramp". (Port "dac_dat_o" is not on the entity)
-- Compiling configuration cfg_tb_ac_dac_ramp
-- Loading entity tb_ac_dac_ramp
-- Loading architecture beh of tb_ac_dac_ramp

} {14.0 15.0} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/async_mux.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/async/source/rtl/async_mux.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/all_cards/async/source/rtl/async_mux.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/crc.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/crc.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity crc
-- Compiling architecture behav of crc

} {} {}} C:/scuba2_repository/cards/clk_card/pll/source/rtl/pll.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/pll/source/rtl/pll.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
** Error: (vcom-19) Failed to access library 'altera_mf' at "C:/Modeltech_ae/altera/vhdl/altera_mf".
No such file or directory. (errno = ENOENT)
** Error: C:/scuba2_repository/cards/clk_card/pll/source/rtl/pll.vhd(40): Library altera_mf not found.
** Error: C:/scuba2_repository/cards/clk_card/pll/source/rtl/pll.vhd(41): Unknown identifier: altera_mf
** Error: C:/scuba2_repository/cards/clk_card/pll/source/rtl/pll.vhd(43): VHDL Compiler exiting

} {5.0 6.0 7.0 10.0} {}} C:/scuba2_repository/cards/all_cards/test/source/tb_all_test_reset.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/test/source/tb_all_test_reset.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_all_test_reset
-- Compiling architecture beh of tb_all_test_reset
-- Loading package std_logic_arith
-- Loading entity all_test_reset
-- Loading entity rs232_tx

<<<<<<< mce.cr.mti
} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/us_timer.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/us_timer.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Compiling entity us_timer
-- Compiling architecture behav of us_timer
WARNING: C:/scuba2_repository/cards/library/components/source/rtl/us_timer.vhd(95): Synthesis Warning: Signal slow_clk is read by the process 
but is NOT in the sensitivity list

} {10.0 11.0} {}} C:/scuba2_repository/cards/clk_card/test/source/sram_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/sram_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity sram_test_wrapper
-- Compiling architecture rtl of sram_test_wrapper
-- Loading entity shift_reg
-- Loading package std_logic_unsigned
-- Loading entity counter
-- Loading entity counter

} {} {}} C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_top.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_top.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity tb_card_id_top
-- Compiling architecture beh of tb_card_id_top
-- Loading package std_logic_arith
-- Loading package card_id_pack
-- Loading entity card_id

} {} {}} C:/quartus/eda/sim_lib/altera_mf.vhd {1 {vcom -work altera_mf -93 -explicit C:/quartus/eda/sim_lib/altera_mf.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package altera_device_families
-- Compiling package body altera_device_families
-- Loading package altera_device_families
-- Loading package textio
-- Compiling package altera_common_conversion
-- Compiling package body altera_common_conversion
-- Loading package altera_common_conversion
-- Loading package std_logic_arith
-- Compiling entity altaccumulate
-- Compiling architecture behaviour of altaccumulate
-- Compiling entity altmult_accum
-- Compiling architecture behaviour of altmult_accum
-- Compiling entity altmult_add
-- Compiling architecture behaviour of altmult_add
-- Loading package altera_common_conversion
-- Compiling entity altfp_mult
-- Compiling architecture behavior of altfp_mult
-- Compiling entity altsqrt
-- Compiling architecture behavior of altsqrt
-- Loading package altera_device_families
-- Compiling entity altclklock
-- Compiling architecture behavior of altclklock
-- Compiling entity altddio_in
-- Compiling architecture behave of altddio_in
-- Compiling entity altddio_out
-- Compiling architecture behave of altddio_out
-- Compiling entity altddio_bidir
-- Compiling architecture struct of altddio_bidir
-- Loading entity altddio_in
-- Loading entity altddio_out
-- Compiling package pllpack
-- Compiling package body pllpack
-- Loading package pllpack
-- Compiling entity dffp
-- Compiling architecture behave of dffp
-- Compiling entity mn_cntr
-- Compiling architecture behave of mn_cntr
-- Compiling entity scale_cntr
-- Compiling architecture behave of scale_cntr
-- Compiling entity pll_reg
-- Compiling architecture behave of pll_reg
-- Loading package pllpack
-- Compiling entity stratix_pll
-- Compiling architecture vital_pll of stratix_pll
-- Loading entity mn_cntr
-- Loading entity scale_cntr
-- Loading entity dffp
-- Compiling entity altpll
-- Compiling architecture behavior of altpll
-- Loading entity stratix_pll
-- Compiling entity hssi_pll
-- Compiling architecture behavior of hssi_pll
-- Compiling entity ram7x20_syn
-- Compiling architecture hssi_ram7x20_syn of ram7x20_syn
-- Compiling entity hssi_fifo
-- Compiling architecture synchronizer of hssi_fifo
-- Loading entity ram7x20_syn
-- Compiling entity hssi_rx
-- Compiling architecture hssi_receiver of hssi_rx
-- Compiling entity hssi_tx
-- Compiling architecture transmitter of hssi_tx
-- Compiling entity altcdr_rx
-- Compiling architecture struct of altcdr_rx
-- Loading entity hssi_pll
-- Loading entity hssi_rx
-- Loading entity hssi_fifo
-- Compiling entity altcdr_tx
-- Compiling architecture struct of altcdr_tx
-- Loading entity hssi_tx
-- Compiling entity altlvds_rx
-- Compiling architecture behavior of altlvds_rx
-- Loading entity altclklock
-- Loading entity altpll
-- Compiling entity altlvds_tx
-- Compiling architecture behavior of altlvds_tx
-- Compiling entity altcam
-- Compiling architecture behave of altcam
-- Loading package std_logic_unsigned
-- Compiling entity altdpram
-- Compiling architecture behavior of altdpram
-- Compiling entity alt3pram
-- Compiling architecture behavior of alt3pram
-- Compiling entity altqpram
-- Compiling architecture behavior of altqpram
-- Compiling entity altsyncram
-- Compiling architecture translated of altsyncram
-- Compiling entity scfifo
-- Compiling architecture behavior of scfifo
-- Compiling entity dcfifo_dffpipe
-- Compiling architecture behavior of dcfifo_dffpipe
-- Compiling entity dcfifo_fefifo
-- Compiling architecture behavior of dcfifo_fefifo
-- Compiling entity dcfifo_async
-- Compiling architecture behavior of dcfifo_async
-- Loading entity dcfifo_dffpipe
-- Loading entity dcfifo_fefifo
-- Compiling entity dcfifo_sync
-- Compiling architecture behavior of dcfifo_sync
-- Compiling entity dcfifo
-- Compiling architecture behavior of dcfifo
-- Loading entity dcfifo_async
-- Loading entity dcfifo_sync
-- Compiling entity altshift_taps
-- Compiling architecture behavioural of altshift_taps
-- Loading package std_logic_textio
-- Compiling entity alt_exc_dpram
-- Compiling architecture behaviour of alt_exc_dpram
-- Compiling entity alt_exc_upcore
-- Compiling architecture behaviour of alt_exc_upcore

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
<<<<<<< mce.cr.mti
-- Loading package issue_reply_pack
-- Loading package fibre_rx_pack
-- Compiling entity fibre_rx
-- Compiling architecture behav of fibre_rx
WARNING[1]: C:/scuba2_repository/cards/clk_card/fibre_rx/source/rtl/fibre_rx.vhd(110): Entity ../../objects/modelsim/work.fibre_rx_fifo not selected for default binding because entity is out of date and needs to be recompiled
WARNING[1]: C:/scuba2_repository/cards/clk_card/fibre_rx/source/rtl/fibre_rx.vhd(110): No default binding for component: "fibre_rx_fifo". (No entity named "fibre_rx_fifo" was found)
=======
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package numeric_std
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
** Error: (vcom-11) Could not find ../../objects/modelsim/work.issue_reply_pack.
** Error: C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test.vhd(69): cannot find expanded name: work.issue_reply_pack
** Error: C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test.vhd(69): Unknown field: issue_reply_pack.
** Error: (vcom-11) Could not find ../../objects/modelsim/work.fibre_rx_pack.
** Error: C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test.vhd(70): cannot find expanded name: work.fibre_rx_pack
** Error: C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test.vhd(70): Unknown field: fibre_rx_pack.
** Error: C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test.vhd(77): VHDL Compiler exiting

} {11.0 18.0} {}} C:/scuba2_repository/cards/clk_card/fo_transceiver/rtl/simple_reply_fsm_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/fo_transceiver/rtl/simple_reply_fsm_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package simple_reply_fsm_pack

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/fo_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/fo_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
>>>>>>> 1.27
-- Loading package std_logic_arith
<<<<<<< mce.cr.mti
-- Loading entity fibre_rx_control
-- Loading package numeric_std
-- Loading entity fibre_rx_protocol
=======
-- Loading package std_logic_unsigned
-- Compiling entity fo_test
-- Compiling architecture rtl of fo_test
WARNING[1]: C:/scuba2_repository/cards/clk_card/test/source/fo_test.vhd(107): No default binding for component: "pll". (No entity named "pll" was found)
>>>>>>> 1.27

<<<<<<< mce.cr.mti
} {9.0 11.0} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_lvds_rx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/tb_lvds_rx.vhd
>>>>>>> 1.27
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_lvds_rx
-- Compiling architecture beh of tb_lvds_rx
-- Loading entity lvds_rx
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading entity lvds_tx

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_frame_timing.vhd {1 {vcom -work components -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_frame_timing.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package general_pack
-- Compiling entity tb_frame_timing
-- Compiling architecture beh of tb_frame_timing
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading entity frame_timing
-- Compiling configuration tb_frame_timing_conf
-- Loading entity tb_frame_timing
-- Loading architecture beh of tb_frame_timing

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/counter_xstep.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/counter_xstep.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity counter_xstep
-- Compiling architecture behav of counter_xstep

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/s_array_id.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/test/source/s_array_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/clk_card/test/source/s_array_id.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/clk_card/test/source/s_idle_tb.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/test/source/s_idle_tb.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/clk_card/test/source/s_idle_tb.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_read_data_1_wire.vhd {1 {vcom -work components -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_read_data_1_wire.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity tb_read_data_1_wire
-- Compiling architecture beh of tb_read_data_1_wire
WARNING[1]: C:/scuba2_repository/cards/library/components/source/tb/tb_read_data_1_wire.vhd(47): No default binding for component: "read_data_1_wire". (No entity named "read_data_1_wire" was found)

} {10.0 11.0} {}} C:/scuba2_repository/cards/all_cards/io_led/source/rtl/io_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/io_led/source/rtl/io_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package io_pack

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx_control.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_rx_control.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity fibre_rx_control
-- Compiling architecture rtl of fibre_rx_control

} {} {}} C:/scuba2_repository/cards/library/sys_param/source/rtl/data_types_pack.vhd {1 {vcom -work sys_param -93 -explicit C:/scuba2_repository/cards/library/sys_param/source/rtl/data_types_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package data_types_pack

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/s_lvds_tx.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/test/source/s_lvds_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/clk_card/test/source/s_lvds_tx.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_rx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_rx.vhd
>>>>>>> 1.27
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity rs232_rx
-- Compiling architecture rtl of rs232_rx
-- Loading entity async_rx

<<<<<<< mce.cr.mti
} {3.0 4.0} {}} C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/tb_dac_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/tb_dac_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity tb_dac_ctrl
-- Compiling architecture beh of tb_dac_ctrl
-- Loading entity dac_ctrl
WARNING[1]: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/tb_dac_ctrl.vhd(138): No default binding for component: "dac_ctrl". (Port "dac_nclr_o" is not on the entity)

} {15.0 16.0} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ramp_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ramp_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package general_pack
-- Loading package component_pack
-- Loading package dac_ctrl_pack
-- Compiling entity bc_dac_ramp_test_wrapper
-- Compiling architecture rtl of bc_dac_ramp_test_wrapper
-- Loading entity counter
-- Loading entity counter
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ramp_test.vhd(160): Entity ../../objects/modelsim/components.write_spi_with_cs not selected for default binding because entity is out of date and needs to be recompiled
-- Loading entity write_spi_with_cs

} {17.0 18.0} {}} C:/scuba2_repository/cards/all_cards/slot_id/source/rtl/slot_id.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/slot_id/source/rtl/slot_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity slot_id
-- Compiling architecture rtl of slot_id
-- Loading entity slave_ctrl

} {} {}} C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package card_id_pack
-- Compiling entity card_id
-- Compiling architecture rtl of card_id
WARNING: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(251): Synthesis Warning: Signal serial_num_hold is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(260): Synthesis Warning: Signal serial_num_hold is read by the process 
but is NOT in the sensitivity list
-- Loading package std_logic_unsigned
-- Loading entity init_1_wire
-- Loading entity write_data_1_wire
WARNING[1]: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(328): No default binding for component: "read_data_1_wire". (No entity named "read_data_1_wire" was found)
** Error: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(331): Unknown identifier: data_length.
** Error: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(332): Unknown identifier: clk.
** Error: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(333): Unknown identifier: rst.
** Error: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(334): Unknown identifier: crc_start_i.
** Error: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(335): Unknown identifier: crc_done_o.
** Error: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(336): Unknown identifier: crc_data_i.
-- Loading entity crc
-- Loading entity slave_ctrl
** Error: C:/scuba2_repository/cards/all_cards/card_id/source/rtl/card_id.vhd(401): VHDL Compiler exiting

} {12.0 13.0 14.0 15.0 19.0 26.0 28.0 29.0} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/async_tb.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/async/source/tb/async_tb.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/all_cards/async/source/tb/async_tb.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/slave_ctrl.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/slave_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Compiling entity slave_ctrl
-- Compiling architecture rtl of slave_ctrl

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity counter
-- Compiling architecture behav of counter
WARNING: C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(105): Synthesis Warning: Reset signal "count_reset" is not in process "line__105"'s senstivity list.
WARNING[5]: C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(75): Nonresolved signal count_reset may have multiple sources.
  Drivers:
    C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(82):Conditional signal assignment line__82
    C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(86):Conditional signal assignment line__86
WARNING[5]: C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(76): Nonresolved signal count_new may have multiple sources.
  Drivers:
    C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(90):Conditional signal assignment line__90
    C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(94):Conditional signal assignment line__94
    C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(98):Conditional signal assignment line__98
    C:/scuba2_repository/cards/library/components/source/rtl/counter.vhd(102):Conditional signal assignment line__102

} {9.0 11.0 14.0 15.0} {}} C:/scuba2_repository/cards/clk_card/test/source/s_pack.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/test/source/s_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/clk_card/test/source/s_pack.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/dac_ctrl_test_wrapper.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/dac_ctrl_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package general_pack
-- Loading package component_pack
** Error: (vcom-11) Could not find ../../objects/modelsim/work.dac_ctrl_pack.
** Error: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/dac_ctrl_test_wrapper.vhd(79): cannot find expanded name: work.dac_ctrl_pack
** Error: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/dac_ctrl_test_wrapper.vhd(79): Unknown field: dac_ctrl_pack.
** Error: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/dac_ctrl_test_wrapper.vhd(83): VHDL Compiler exiting

} {12.0 16.0} {}} C:/scuba2_repository/cards/library/sys_param/source/rtl/frame_timing_pack.vhd {1 {vcom -work sys_param -93 -explicit C:/scuba2_repository/cards/library/sys_param/source/rtl/frame_timing_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package data_types_pack
-- Compiling package frame_timing_pack

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/s_array_id_tb.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/test/source/s_array_id_tb.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/clk_card/test/source/s_array_id_tb.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/clk_card/test/source/cc_test_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/cc_test_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Compiling package cc_test_pack

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/dip_leds_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/dip_leds_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity dip_leds_test
-- Compiling architecture beh of dip_leds_test

} {} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_test_wrapper.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_sram_test_wrapper
-- Compiling architecture beh of tb_sram_test_wrapper
WARNING[1]: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_test_wrapper.vhd(125): No default binding for component: "sram_test_wrapper". (No entity named "sram_test_wrapper" was found)
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading entity sram_pass

} {7.0 8.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/tri_state_buf.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/tri_state_buf.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity tri_state_buf
-- Compiling architecture rtl of tri_state_buf

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_init_1_wire.vhd {1 {vcom -work components -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_init_1_wire.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity tb_init_1_wire
-- Compiling architecture beh of tb_init_1_wire
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading entity init_1_wire

} {} {}} C:/scuba2_repository/cards/all_cards/array_id/source/tb/array_id_test_wrapper.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/array_id/source/tb/array_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Compiling entity array_id_test_wrapper
-- Compiling architecture rtl of array_id_test_wrapper
-- Loading package general_pack
-- Loading package component_pack
-- Loading entity array_id
WARNING[1]: C:/scuba2_repository/cards/all_cards/array_id/source/tb/array_id_test_wrapper.vhd(163): No default binding for component: "hex2ascii". (No entity named "hex2ascii" was found)
WARNING: C:/scuba2_repository/cards/all_cards/array_id/source/tb/array_id_test_wrapper.vhd(277): Synthesis Warning: Signal array_id_ascii is read by the process 
but is NOT in the sensitivity list

} {13.0 15.0} {}} C:/scuba2_repository/cards/clk_card/test/source/s_led_tb.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/test/source/s_led_tb.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/clk_card/test/source/s_led_tb.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_tx_reply_wrapper.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_tx_reply_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package wishbone_pack
-- Loading package command_pack
-- Loading package issue_reply_pack
-- Compiling entity tb_tx_reply_wrapper
-- Compiling architecture bench of tb_tx_reply_wrapper
-- Loading entity tx_reply_wrapper

} {} {}} C:/scuba2_repository/cards/all_cards/dip_switch/source/rtl/dip_switch_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/dip_switch/source/rtl/dip_switch_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Compiling package dip_switch_pack

} {} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package wishbone_pack
-- Compiling package sram_ctrl_pack

} {} {}} C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/watchdog/source/rtl/watchdog.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity watchdog
-- Compiling architecture rtl of watchdog
-- Loading package std_logic_unsigned
-- Loading entity us_timer

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/lvds_tx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/rtl/lvds_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity lvds_tx
-- Compiling architecture rtl of lvds_tx
-- Loading entity async_tx

} {} {}} C:/scuba2_repository/cards/all_cards/watchdog/source/tb/tb_watchdog.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/watchdog/source/tb/tb_watchdog.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
** Error: (vcom-11) Could not find ../../objects/modelsim/work.watchdog_pack.
** Error: C:/scuba2_repository/cards/all_cards/watchdog/source/tb/tb_watchdog.vhd(32): cannot find expanded name: work.watchdog_pack
** Error: C:/scuba2_repository/cards/all_cards/watchdog/source/tb/tb_watchdog.vhd(32): Unknown field: watchdog_pack.
-- Loading package wishbone_pack
-- Loading package general_pack
** Error: C:/scuba2_repository/cards/all_cards/watchdog/source/tb/tb_watchdog.vhd(38): VHDL Compiler exiting

} {7.0 10.0 12.0 13.0} {}} C:/scuba2_repository/cards/clk_card/fo_transceiver/tb/tb_simple_reply_fsm.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/fo_transceiver/tb/tb_simple_reply_fsm.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Compiling entity tb_simple_reply_fsm
-- Loading package std_logic_1164
-- Loading package simple_reply_fsm_pack
-- Compiling architecture bench of tb_simple_reply_fsm
-- Loading package numeric_std
-- Loading entity simple_reply_fsm

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/lvds_rx_test_wrapper.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/lvds_rx_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package async_pack
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity lvds_rx_test_wrapper
-- Compiling architecture behaviour of lvds_rx_test_wrapper
** Error: C:/scuba2_repository/cards/all_cards/async/source/tb/lvds_rx_test_wrapper.vhd(99): Unknown identifier: async_rx
** Error: C:/scuba2_repository/cards/all_cards/async/source/tb/lvds_rx_test_wrapper.vhd(111): Unknown component name
-- Loading entity rs232_data_tx
** Error: C:/scuba2_repository/cards/all_cards/async/source/tb/lvds_rx_test_wrapper.vhd(350): VHDL Compiler exiting

} {12.0 14.0 15.0 16.0} {}} C:/scuba2_repository/cards/library/sys_param/source/rtl/general_pack.vhd {1 {vcom -work sys_param -93 -explicit C:/scuba2_repository/cards/library/sys_param/source/rtl/general_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package general_pack

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_fibre_rx.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_fibre_rx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_fibre_rx
-- Loading package numeric_std
-- Loading package wishbone_pack
-- Loading package command_pack
-- Loading package issue_reply_pack
-- Compiling architecture bench of tb_fibre_rx
-- Loading entity fibre_rx

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/reg.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/reg.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity reg
-- Compiling architecture behav of reg

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_dac_xtalk.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/test/source/ac_dac_xtalk.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity ac_dac_xtalk
-- Compiling architecture rtl of ac_dac_xtalk
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_dac_xtalk.vhd(111): No default binding for component: "pll_in25m_out50m1m". (No entity named "pll_in25m_out50m1m" was found)

<<<<<<< mce.cr.mti
} {} {}} C:/scuba2_repository/cards/clk_card/test/source/cc_test_reset.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/cc_test_reset.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity cc_test_reset
-- Compiling architecture behaviour of cc_test_reset

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_tx.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package wishbone_pack
-- Loading package command_pack
-- Loading package issue_reply_pack
-- Compiling entity fibre_tx
-- Compiling architecture behav of fibre_tx
-- Loading package numeric_std
-- Loading package general_pack
-- Loading package component_pack
-- Loading entity fibre_tx_fifo
-- Loading entity fibre_tx_control

} {} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/adder.vhd {0 {vcom -work work -93 -explicit C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/adder.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/adder.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/all_cards/slot_id/source/tb/tb_slot_id.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/slot_id/source/tb/tb_slot_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Compiling entity tb_slot_id
-- Compiling architecture beh of tb_slot_id
-- Loading package general_pack
-- Loading package component_pack
-- Loading entity slot_id

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/read_spi.vhd {0 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/read_spi.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity read_spi
-- Compiling architecture rtl of read_spi
** Error: C:/scuba2_repository/cards/library/components/source/rtl/read_spi.vhd(231): Unknown identifier: clk.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/read_spi.vhd(232): Unknown identifier: rst.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/read_spi.vhd(233): Unknown identifier: ena.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/read_spi.vhd(234): Unknown identifier: load.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/read_spi.vhd(235): Unknown identifier: clr.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/read_spi.vhd(240): Unknown identifier: shr.
WARNING[1]: C:/scuba2_repository/cards/library/components/source/rtl/read_spi.vhd(240): No default binding for component: "shift_reg". (No entity named "shift_reg" was found)
** Error: C:/scuba2_repository/cards/library/components/source/rtl/read_spi.vhd(261): VHDL Compiler exiting

} {11.0 19.0} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package command_pack
-- Loading package general_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Compiling entity cmd_translator_ret_dat_fsm
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(129): Unknown identifier: fibre_card_address_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(129): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(129): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(130): Unknown identifier: fibre_parameter_id_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(130): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(130): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(131): Unknown identifier: fibre_data_size_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(131): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(131): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(132): Unknown identifier: packet_word_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(132): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(132): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(148): Unknown identifier: sync_num_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(148): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(148): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(151): Unknown identifier: fibre_card_address_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(151): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(151): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(152): Unknown identifier: fibre_parameter_id_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(152): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(152): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(153): Unknown identifier: fibre_data_size_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(153): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(153): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(154): Unknown identifier: packet_word_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(154): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(154): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(157): Unknown identifier: bb_command_type_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(157): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(157): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd(172): VHDL Compiler exiting

} {13.0 44.0} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_test_idle.vhd {1 {vcom -work work -87 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/test/source/ac_test_idle.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package data_types_pack
-- Loading package ac_test_pack
-- Compiling entity ac_test_idle
-- Compiling architecture behaviour of ac_test_idle
WARNING: C:/scuba2_repository/cards/addr_card/test/source/ac_test_idle.vhd(111): Synthesis Warning: Reset signal "tx_buffer( )" is not in process "transmit"'s senstivity list.
WARNING: C:/scuba2_repository/cards/addr_card/test/source/ac_test_idle.vhd(111): Synthesis Warning: Reset signal "tx_buffer(  + 1" is not in process "transmit"'s senstivity list.

} {10.0 12.0} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async_rx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async_rx.vhd
>>>>>>> 1.27
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_async_rx
-- Compiling architecture beh of tb_async_rx
-- Loading entity async_rx

} {} {}} C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity array_id
-- Compiling architecture rtl of array_id
-- Loading entity slave_ctrl

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/hex2ascii.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/library/components/source/rtl/hex2ascii.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity hex2ascii
-- Compiling architecture behav of hex2ascii

<<<<<<< mce.cr.mti
} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/async_tx.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/async/source/rtl/async_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity async_tx
-- Compiling architecture behaviour of async_tx
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading entity counter
WARNING[1]: C:/scuba2_repository/cards/all_cards/async/source/rtl/async_tx.vhd(96): No default binding for component: "shift_reg". (No entity named "shift_reg" was found)

} {13.0 14.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/ns_timer.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/ns_timer.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package general_pack
-- Compiling entity ns_timer
-- Compiling architecture rtl of ns_timer

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/async_fifo.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/async_fifo.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity async_fifo
-- Compiling architecture rtl of async_fifo
WARNING: C:/scuba2_repository/cards/library/components/source/rtl/async_fifo.vhd(145): Synthesis Warning: Signal fifo_count is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/library/components/source/rtl/async_fifo.vhd(138): Synthesis Warning: Signal read_addr is NOT read by the process 
but IS in the sensitivity list
WARNING: C:/scuba2_repository/cards/library/components/source/rtl/async_fifo.vhd(138): Synthesis Warning: Signal write_addr is NOT read by the process 
but IS in the sensitivity list

} {8.0 9.0 10.0 11.0 12.0 13.0} {}} C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test_pll.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test_pll.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
** Error: (vcom-19) Failed to access library 'altera_mf' at "C:/Modeltech_ae/altera/vhdl/altera_mf".
No such file or directory. (errno = ENOENT)
** Error: C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test_pll.vhd(40): Library altera_mf not found.
** Error: C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test_pll.vhd(41): Unknown identifier: altera_mf
** Error: C:/scuba2_repository/cards/clk_card/test/source/issue_reply_test_pll.vhd(43): VHDL Compiler exiting

} {5.0 6.0 7.0 10.0} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_counter.vhd {1 {vcom -work components -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_counter.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_counter
-- Compiling architecture beh of tb_counter
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading entity counter

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/frame_timing.vhd {1 {vcom -work components -93 -explicit C:/scuba2_repository/cards/library/components/source/rtl/frame_timing.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity frame_timing
-- Compiling architecture beh of frame_timing
-- Loading package std_logic_unsigned
-- Loading entity counter
-- Loading entity reg

} {} {}} C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package eeprom_ctrl_pack
-- Compiling entity eeprom_ctrl
-- Compiling architecture rtl of eeprom_ctrl
WARNING: C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl.vhd(304): Synthesis Warning: Signal eeprom_clk is read by the process 
but is NOT in the sensitivity list
-- Loading entity write_spi
-- Loading entity read_spi
-- Loading entity ns_timer

} {12.0 13.0} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_test_reset.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/test/source/bc_test_reset.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity bc_test_reset
-- Compiling architecture behaviour of bc_test_reset
WARNING: C:/scuba2_repository/cards/bias_card/test/source/bc_test_reset.vhd(95): Synthesis Warning: Reset signal "message( )" is not in process "tx_word"'s senstivity list.

} {8.0 9.0} {}} C:/scuba2_repository/cards/clk_card/test/source/cc_tb.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/test/source/cc_tb.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/clk_card/test/source/cc_tb.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_write_data_1_wire.vhd {1 {vcom -work components -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_write_data_1_wire.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity tb_write_data_1_wire
-- Compiling architecture beh of tb_write_data_1_wire
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading entity write_data_1_wire

} {} {}} C:/scuba2_repository/cards/all_cards/test/source/all_test_reset.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/test/source/all_test_reset.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity all_test_reset
-- Compiling architecture behaviour of all_test_reset

} {} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/ac_dac_ctrl_pack.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/ac_dac_ctrl_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/ac_dac_ctrl_pack.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_lvds_tx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/tb_lvds_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_lvds_tx
-- Compiling architecture beh of tb_lvds_tx
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading entity lvds_tx

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/cc_lvds.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/cc_lvds.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity cc_lvds
-- Compiling architecture behav of cc_lvds
WARNING[1]: C:/scuba2_repository/cards/clk_card/test/source/cc_lvds.vhd(52): No default binding for component: "cc_lvds_pll". (No entity named "cc_lvds_pll" was found)

} {7.0 8.0} {}} C:/scuba2_repository/cards/all_cards/dip_switch/source/rtl/dip_switch.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/dip_switch/source/rtl/dip_switch.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Compiling entity dip_switch
-- Compiling architecture behav of dip_switch

} {} {}} C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/array_id/source/rtl/array_id_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Compiling package array_id_pack

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/write_spi.vhd {0 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/write_spi.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity write_spi
-- Compiling architecture rtl of write_spi
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_spi.vhd(227): Unknown identifier: clk.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_spi.vhd(228): Unknown identifier: rst.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_spi.vhd(229): Unknown identifier: ena.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_spi.vhd(230): Unknown identifier: load.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_spi.vhd(231): Unknown identifier: clr.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_spi.vhd(236): Unknown identifier: shr.
WARNING[1]: C:/scuba2_repository/cards/library/components/source/rtl/write_spi.vhd(236): No default binding for component: "shift_reg". (No entity named "shift_reg" was found)
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_spi.vhd(253): VHDL Compiler exiting

} {11.0 19.0} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity sram_ctrl
-- Compiling architecture behav of sram_ctrl
-- Loading entity reg

} {} {}} C:/scuba2_repository/cards/all_cards/test/source/all_test_idle.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/test/source/all_test_idle.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
<<<<<<< mce.cr.mti
-- Loading package component_pack
-- Loading package tx_fifo_pack
-- Compiling entity tx_fifo
-- Compiling architecture behav of tx_fifo
-- Loading package numeric_std
-- Loading entity async_fifo
=======
-- Loading package slot_id_pack
-- Loading package all_test_pack
-- Compiling entity all_test_idle
-- Compiling architecture behaviour of all_test_idle
>>>>>>> 1.27

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_rs232_rx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/tb_rs232_rx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_rs232_rx
-- Compiling architecture beh of tb_rs232_rx
-- Loading entity rs232_rx
-- Loading entity rs232_tx

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/s_led.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/test/source/s_led.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/clk_card/test/source/s_led.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_tx_control.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/fibre_tx_control.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fibre_tx_control
-- Compiling architecture rtl of fibre_tx_control

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_tx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/rtl/rs232_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity rs232_tx
-- Compiling architecture rtl of rs232_tx
-- Loading entity async_tx

<<<<<<< mce.cr.mti
} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/tri_state_buf_vec.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/tri_state_buf_vec.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity tri_state_buf_vec
-- Compiling architecture rtl of tri_state_buf_vec

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/lvds_test.vhd {0 {vcom -work work -87 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/test/source/lvds_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/addr_card/test/source/lvds_test.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/mem_16x256.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/mem_16x256.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/mem_16x256.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/addr_card/pll/source/rtl/pll.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/pll/source/rtl/pll.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
** Error: (vcom-19) Failed to access library 'altera_mf' at "C:/Modeltech_ae/altera/vhdl/altera_mf".
No such file or directory. (errno = ENOENT)
** Error: C:/scuba2_repository/cards/addr_card/pll/source/rtl/pll.vhd(40): Library altera_mf not found.
** Error: C:/scuba2_repository/cards/addr_card/pll/source/rtl/pll.vhd(41): Unknown identifier: altera_mf
** Error: C:/scuba2_repository/cards/addr_card/pll/source/rtl/pll.vhd(43): VHDL Compiler exiting

<<<<<<< mce.cr.mti
} {} {}} C:/quartus/eda/sim_lib/220pack.vhd {1 {vcom -work lpm -93 -explicit -check_synthesis C:/quartus/eda/sim_lib/220pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package lpm_components

} {} {}} C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package leds_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity leds
-- Compiling architecture rtl of leds
-- Loading entity slave_ctrl

} {} {}} C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/tb/tb_eeprom_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/tb/tb_eeprom_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package eeprom_ctrl_pack
-- Compiling entity tb_eeprom_ctrl
-- Compiling architecture beh of tb_eeprom_ctrl
-- Loading package std_logic_arith
-- Loading package component_pack
-- Loading entity eeprom_ctrl

} {} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_sram
-- Compiling architecture beh of tb_sram
WARNING[1]: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram.vhd(83): No default binding for component: "sram". (No entity named "sram" was found)

} {7.0 8.0} {}} C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ctrl_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ctrl_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Compiling entity tb_ac_dac_ctrl_test
-- Compiling architecture beh of tb_ac_dac_ctrl_test
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/tb_ac_dac_ctrl_test.vhd(83): No default binding for component: "ac_dac_ctrl_test". (No entity named "ac_dac_ctrl_test" was found)
-- Compiling configuration cfg_tb_ac_dac_ctrl_test
-- Loading entity tb_ac_dac_ctrl_test
-- Loading architecture beh of tb_ac_dac_ctrl_test

} {11.0 12.0} {}} C:/scuba2_repository/cards/clk_card/fo_transceiver/rtl/simple_reply_fsm.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/fo_transceiver/rtl/simple_reply_fsm.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity simple_reply_fsm
-- Compiling architecture rtl of simple_reply_fsm
WARNING: C:/scuba2_repository/cards/clk_card/fo_transceiver/rtl/simple_reply_fsm.vhd(195): Synthesis Warning: Reset signal "memory" is not in process "initialise_reply"'s senstivity list.
WARNING: C:/scuba2_repository/cards/clk_card/fo_transceiver/rtl/simple_reply_fsm.vhd(195): Synthesis Warning: Reset signal "cmd_code_i" is not in process "initialise_reply"'s senstivity list.

} {8.0 10.0} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package bc_test_pack
-- Compiling entity bc_test_idle
-- Compiling architecture behaviour of bc_test_idle
WARNING: C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd(121): Synthesis Warning: Reset signal "tx_buffer( )" is not in process "transmit"'s senstivity list.
WARNING: C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd(121): Synthesis Warning: Reset signal "tx_buffer(  + 1" is not in process "transmit"'s senstivity list.
WARNING: C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd(174): Synthesis Warning: Signal "rx_valid_i" appears in process "rx_strobe"'s senstivity list, but it is not used in the clock expression or reset expression.
WARNING: C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd(174): Synthesis Warning: Signal "rx_ack_i" appears in process "rx_strobe"'s senstivity list, but it is not used in the clock expression or reset expression.
WARNING: C:/scuba2_repository/cards/bias_card/test/source/bc_test_idle.vhd(174): Synthesis Warning: Signal "done" appears in process "rx_strobe"'s senstivity list, but it is not used in the clock expression or reset expression.

} {9.0 14.0} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_test_reset.vhd {1 {vcom -work work -87 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/test/source/ac_test_reset.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity ac_test_reset
-- Compiling architecture behaviour of ac_test_reset
WARNING: C:/scuba2_repository/cards/addr_card/test/source/ac_test_reset.vhd(98): Synthesis Warning: Reset signal "message( )" is not in process "tx_word"'s senstivity list.

} {8.0 9.0} {}} C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_test_wrapper.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/card_id/source/tb/tb_card_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity tb_card_id_test_wrapper
-- Compiling architecture beh of tb_card_id_test_wrapper
-- Loading package std_logic_arith
-- Loading package card_id_pack
-- Loading entity card_id_test_wrapper

} {} {}} C:/scuba2_repository/cards/all_cards/slot_id/source/tb/tb_slot_id_test_wrapper.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/slot_id/source/tb/tb_slot_id_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity tb_slot_id_test_wrapper
-- Compiling architecture beh of tb_slot_id_test_wrapper
-- Loading package std_logic_arith
-- Loading package slot_id_pack
-- Loading entity slot_id_test_wrapper

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/addr_card_io_connectivity_chk.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/test/source/addr_card_io_connectivity_chk.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity addr_card_io_connectivity_chk
-- Compiling architecture rtl of addr_card_io_connectivity_chk

} {} {}} C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/ac_dac_ctrl.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/ac_dac_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/addr_card/ac_dac_ctrl/ac_dac_ctrl.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_ctrl.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package general_pack
-- Compiling entity tb_sram_ctrl
-- Compiling architecture beh of tb_sram_ctrl
-- Loading package component_pack
-- Loading entity sram_ctrl
WARNING[1]: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/tb/tb_sram_ctrl.vhd(167): No default binding for component: "sram". (No entity named "sram" was found)

} {13.0 14.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/rs232_data_tx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/library/components/source/rtl/rs232_data_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity rs232_data_tx
-- Compiling architecture rtl of rs232_data_tx

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/component_pack.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/component_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Compiling package component_pack

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_test_pack.vhd {1 {vcom -work work -87 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/test/source/ac_test_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package data_types_pack
-- Compiling package ac_test_pack

} {} {}} C:/quartus/eda/sim_lib/stratix_atoms.vhd {0 {vcom -work work -93 -explicit C:/quartus/eda/sim_lib/stratix_atoms.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vital_timing
-- Loading package vital_primitives
-- Compiling package atom_pack
-- Compiling package body atom_pack
-- Loading package atom_pack
-- Compiling package pllpack
-- Compiling package body pllpack
-- Loading package pllpack
** Error: (vcom-19) Failed to access library 'stratix' at "C:/Modeltech_ae/altera/vhdl/stratix".
No such file or directory. (errno = ENOENT)
** Error: C:/quartus/eda/sim_lib/stratix_atoms.vhd(508): Library stratix not found.
** Error: C:/quartus/eda/sim_lib/stratix_atoms.vhd(512): Unknown identifier: stratix
** Error: C:/quartus/eda/sim_lib/stratix_atoms.vhd(514): VHDL Compiler exiting

} {13.0 14.0 15.0 18.0} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package command_pack
-- Compiling entity cmd_translator_simple_cmd_fsm
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(104): Unknown identifier: fibre_card_address_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(104): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(104): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(105): Unknown identifier: fibre_parameter_id_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(105): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(105): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(106): Unknown identifier: fibre_data_size_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(106): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(106): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(107): Unknown identifier: packet_word_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(107): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(107): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(117): Unknown identifier: fibre_card_address_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(117): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(117): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(118): Unknown identifier: fibre_parameter_id_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(118): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(118): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(119): Unknown identifier: fibre_data_size_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(119): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(119): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(120): Unknown identifier: packet_word_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(120): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(120): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(123): Unknown identifier: bb_command_type_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(123): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(123): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd(131): VHDL Compiler exiting

} {12.0 40.0} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_m_op_table.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_m_op_table.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Loading package wishbone_pack
-- Loading package command_pack
-- Compiling entity cmd_translator_m_op_table
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_m_op_table.vhd(87): Unknown identifier: fibre_card_address_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_m_op_table.vhd(87): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_m_op_table.vhd(87): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_m_op_table.vhd(88): Unknown identifier: fibre_parameter_id_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_m_op_table.vhd(88): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_m_op_table.vhd(88): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_m_op_table.vhd(89): Unknown identifier: bb_macro_op_seq_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_m_op_table.vhd(89): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_m_op_table.vhd(89): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_m_op_table.vhd(94): Unknown identifier: bb_macro_op_seq_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_m_op_table.vhd(94): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_m_op_table.vhd(94): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator_m_op_table.vhd(102): VHDL Compiler exiting

} {10.0 23.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/init_1_wire.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/init_1_wire.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity init_1_wire
-- Compiling architecture behav of init_1_wire
-- Loading entity us_timer

} {} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async_tx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/tb_async_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_async_tx
-- Compiling architecture beh of tb_async_tx
-- Loading entity async_tx

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/s_lvds_tx_tb.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/test/source/s_lvds_tx_tb.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/clk_card/test/source/s_lvds_tx_tb.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/clk_card/test/source/s_watchdog.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/test/source/s_watchdog.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/clk_card/test/source/s_watchdog.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_dac_ramp.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/addr_card/test/source/ac_dac_ramp.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package data_types_pack
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity ac_dac_ramp
-- Compiling architecture rtl of ac_dac_ramp
-- Loading entity counter

} {} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package data_types_pack
-- Loading package async_pack
-- Loading package std_logic_arith
-- Loading package ac_test_pack
-- Compiling entity ac_test
-- Compiling architecture behaviour of ac_test
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(241): No default binding for component: "pll_in25m_out50m". (No entity named "pll_in25m_out50m" was found)
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(244): Unknown identifier: async_rx
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(254): Unknown component name
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(256): Statement cannot be labeled.
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(256): Unknown identifier: async_tx
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(265): Unknown component name
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(267): Statement cannot be labeled.
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(267): Unknown identifier: async_clk
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(271): Unknown component name
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(276): Statement cannot be labeled.
-- Loading entity ac_test_reset
-- Loading entity ac_test_idle
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(316): No default binding for component: "lvds_tx_test_wrapper". (No entity named "lvds_tx_test_wrapper" was found)
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(338): No default binding for component: "lvds_rx_test_wrapper". (No entity named "lvds_rx_test_wrapper" was found)
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(379): No default binding for component: "rs232_data_tx". (No entity named "rs232_data_tx" was found)
WARNING[1]: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(398): No default binding for component: "ac_dac_ctrl_test". (No entity named "ac_dac_ctrl_test" was found)
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading entity ac_dac_ramp
** Error: C:/scuba2_repository/cards/addr_card/test/source/ac_test.vhd(551): VHDL Compiler exiting

} {11.0 21.0 23.0 27.0 32.0 33.0} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package general_pack
-- Loading package component_pack
-- Loading package dac_ctrl_pack
-- Compiling entity bc_dac_ctrl_test_wrapper
-- Compiling architecture rtl of bc_dac_ctrl_test_wrapper
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd(144): Actual for formal rst_i is not a signal.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd(145): Actual for formal ena_i is not a signal.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd(146): Actual for formal load_i is not a signal.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd(147): Actual for formal down_i is not a signal.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd(148): Actual for formal count_i is not a signal.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd(144): Value associated with rst_i does not have a static name.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd(145): Value associated with ena_i does not have a static name.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd(146): Value associated with load_i does not have a static name.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd(147): Value associated with down_i does not have a static name.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd(148): Value associated with count_i does not have a static name.
-- Loading entity counter
-- Loading entity counter
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd(185): Entity ../../objects/modelsim/components.write_spi_with_cs not selected for default binding because entity is out of date and needs to be recompiled
-- Loading entity write_spi_with_cs
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_dac_ctrl_test.vhd(296): VHDL Compiler exiting

} {15.0 25.0 27.0 28.0 29.0 30.0} {}} C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package async_pack
** Error: (vcom-11) Could not find ../../objects/modelsim/work.cc_test_pack.
** Error: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(49): cannot find expanded name: work.cc_test_pack
** Error: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(49): Unknown field: cc_test_pack.
** Error: C:/scuba2_repository/cards/clk_card/test/source/cc_test.vhd(51): VHDL Compiler exiting

} {6.0 10.0} {}} C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package general_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package component_pack
-- Compiling entity dac_ctrl
-- Compiling architecture rtl of dac_ctrl
-- Loading entity counter_xstep
WARNING: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd(306): Synthesis Warning: Signal read_buf is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd(307): Synthesis Warning: Signal idac is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd(308): Synthesis Warning: Signal read_buf is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd(309): Synthesis Warning: Signal idac is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd(311): Synthesis Warning: Signal idac is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd(311): Synthesis Warning: Signal read_buf is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd(314): Synthesis Warning: Signal read_buf is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd(315): Synthesis Warning: Signal idac is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd(316): Synthesis Warning: Signal read_buf is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd(317): Synthesis Warning: Signal idac is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd(319): Synthesis Warning: Signal idac is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd(319): Synthesis Warning: Signal read_buf is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd(355): Synthesis Warning: Signal read_buf is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd(357): Synthesis Warning: Signal read_buf is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl.vhd(360): Synthesis Warning: Signal read_buf is read by the process 
but is NOT in the sensitivity list
-- Loading entity write_spi_with_cs
-- Loading entity frame_timing
-- Loading entity reg

} {15.0 16.0 17.0 18.0 19.0 20.0 21.0 22.0 23.0 24.0 25.0 26.0 27.0 28.0 29.0 30.0 31.0 32.0 33.0 34.0 35.0 36.0 37.0 38.0 39.0 40.0 41.0 42.0 43.0 44.0} {}} C:/quartus/eda/sim_lib/altera_mf_components.vhd {1 {vcom -work altera_mf -93 -explicit -check_synthesis C:/quartus/eda/sim_lib/altera_mf_components.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package altera_mf_components

} {} {}} C:/scuba2_repository/cards/all_cards/test/source/all_test_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/test/source/all_test_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Loading package slot_id_pack
-- Compiling package all_test_pack

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/lvds_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/test/source/lvds_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity lvds_test
-- Compiling architecture beh of lvds_test
>>>>>>> 1.27

} {} {}} C:/scuba2_repository/cards/clk_card/test/source/hex2ascii.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/test/source/hex2ascii.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
** Error: (vcom-7) Failed to open design unit file "C:/scuba2_repository/cards/clk_card/test/source/hex2ascii.vhd" in read mode.
No such file or directory. (errno = ENOENT)

} {3.0 4.0} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package async_pack
-- Loading package std_logic_arith
-- Loading package bc_test_pack
-- Compiling entity bc_test
-- Compiling architecture behaviour of bc_test
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(265): No default binding for component: "pll". (No entity named "pll" was found)
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(268): Unknown identifier: async_rx
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(278): Unknown component name
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(280): Statement cannot be labeled.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(280): Unknown identifier: async_tx
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(289): Unknown component name
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(291): Statement cannot be labeled.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(291): Unknown identifier: async_clk
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(295): Unknown component name
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(300): Statement cannot be labeled.
-- Loading entity bc_test_reset
-- Loading entity bc_test_idle
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(339): No default binding for component: "lvds_tx_test_wrapper". (No entity named "lvds_tx_test_wrapper" was found)
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(362): No default binding for component: "lvds_rx_test_wrapper". (No entity named "lvds_rx_test_wrapper" was found)
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(405): No default binding for component: "rs232_data_tx". (No entity named "rs232_data_tx" was found)
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(428): No default binding for component: "bc_dac_ctrl_test_wrapper". (No entity named "bc_dac_ctrl_test_wrapper" was found)
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(450): No default binding for component: "bc_dac_ramp_test_wrapper". (No entity named "bc_dac_ramp_test_wrapper" was found)
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(473): No default binding for component: "bc_dac_xtalk_test_wrapper". (No entity named "bc_dac_xtalk_test_wrapper" was found)
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(475): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(481): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(486): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(492): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(498): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(504): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(511): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(659): VHDL Compiler exiting

} {10.0 20.0 22.0 36.0} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity sram_pass
-- Compiling architecture behav of sram_pass
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(104): Synthesis Warning: Signal write is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(118): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(119): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(120): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(121): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(122): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(123): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(124): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_pass.vhd(125): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list

} {9.0 10.0 11.0 12.0 13.0 14.0 15.0 16.0 17.0 18.0 19.0 20.0 21.0 22.0 23.0 24.0 25.0 26.0} {}} C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Compiling package eeprom_ctrl_pack

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_slave_ctrl.vhd {1 {vcom -work components -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_slave_ctrl.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package general_pack
-- Loading package component_pack
-- Compiling entity tb_slave_ctrl
-- Compiling architecture beh of tb_slave_ctrl
-- Loading entity slave_ctrl

} {} {}} C:/scuba2_repository/cards/all_cards/test/source/all_test_pll.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/test/source/all_test_pll.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
<<<<<<< mce.cr.mti
-- Loading package async_pack
-- Loading package std_logic_arith
-- Loading package bc_test_pack
-- Compiling entity bc_test
-- Compiling architecture behaviour of bc_test
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(262): No default binding for component: "pll". (No entity named "pll" was found)
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(265): Unknown identifier: async_rx
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(275): Unknown component name
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(277): Statement cannot be labeled.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(277): Unknown identifier: async_tx
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(286): Unknown component name
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(288): Statement cannot be labeled.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(288): Unknown identifier: async_clk
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(292): Unknown component name
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(297): Statement cannot be labeled.
-- Loading entity bc_test_reset
-- Loading entity bc_test_idle
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(336): No default binding for component: "lvds_tx_test_wrapper". (No entity named "lvds_tx_test_wrapper" was found)
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(359): No default binding for component: "lvds_rx_test_wrapper". (No entity named "lvds_rx_test_wrapper" was found)
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(402): No default binding for component: "rs232_data_tx". (No entity named "rs232_data_tx" was found)
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(425): No default binding for component: "bc_dac_ctrl_test_wrapper". (No entity named "bc_dac_ctrl_test_wrapper" was found)
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(447): No default binding for component: "bc_dac_ramp_test_wrapper". (No entity named "bc_dac_ramp_test_wrapper" was found)
WARNING[1]: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(470): No default binding for component: "bc_dac_xtalk_test_wrapper". (No entity named "bc_dac_xtalk_test_wrapper" was found)
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(472): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(478): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(483): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(489): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(495): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(501): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(508): Case statement covers only 4 out of 81 cases.
** Error: C:/scuba2_repository/cards/bias_card/test/source/bc_test.vhd(656): VHDL Compiler exiting
=======
** Error: (vcom-19) Failed to access library 'altera_mf' at "C:/Modeltech_ae/altera/vhdl/altera_mf".
No such file or directory. (errno = ENOENT)
** Error: C:/scuba2_repository/cards/all_cards/test/source/all_test_pll.vhd(40): Library altera_mf not found.
** Error: C:/scuba2_repository/cards/all_cards/test/source/all_test_pll.vhd(41): Unknown identifier: altera_mf
** Error: C:/scuba2_repository/cards/all_cards/test/source/all_test_pll.vhd(43): VHDL Compiler exiting
>>>>>>> 1.27

<<<<<<< mce.cr.mti
} {10.0 20.0 22.0 36.0} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/tb_rs232_tx.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/tb_rs232_tx.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_rs232_tx
-- Compiling architecture beh of tb_rs232_tx
-- Loading entity rs232_tx

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd {0 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package command_pack
-- Loading package issue_reply_pack
-- Loading package sync_gen_pack
-- Compiling entity cmd_translator
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(139): Unknown identifier: fibre_card_address_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(139): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(139): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(141): Unknown identifier: packet_word_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(141): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(141): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(145): Unknown identifier: fibre_data_size_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(145): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(145): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(146): Unknown identifier: fibre_parameter_id_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(146): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(146): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(153): Unknown identifier: sync_num_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(153): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(153): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(156): Unknown identifier: fibre_card_address_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(156): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(156): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(157): Unknown identifier: fibre_parameter_id_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(157): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(157): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(158): Unknown identifier: fibre_data_size_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(158): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(158): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(159): Unknown identifier: packet_word_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(159): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(159): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(162): Unknown identifier: bb_command_type_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(162): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(162): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(170): Unknown identifier: bb_macro_op_seq_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(170): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(170): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(172): Unknown identifier: sync_num_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(172): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(172): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(178): Unknown identifier: fibre_parameter_id_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(178): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(178): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(179): Unknown identifier: fibre_card_address_width
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(179): Bad expression.
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(179): Type error in range expression
** Error: C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd(183): VHDL Compiler exiting

} {13.0 56.0} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_crc.vhd {1 {vcom -work components -93 -explicit C:/scuba2_repository/cards/library/components/source/tb/tb_crc.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity tb_crc
-- Compiling architecture beh of tb_crc
-- Loading entity crc
WARNING[1]: C:/scuba2_repository/cards/library/components/source/tb/tb_crc.vhd(110): No default binding for component: "crc". (Port "clk" is not on the entity)

} {11.0 12.0} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/tx_reply.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/issue_reply/source/rtl/tx_reply.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package wishbone_pack
-- Loading package command_pack
-- Loading package issue_reply_pack
-- Compiling entity tx_reply
-- Compiling architecture rtl of tx_reply
-- Loading entity fibre_tx
-- Loading package numeric_std
-- Loading entity reply_translator

} {} {}} C:/scuba2_repository/cards/all_cards/leds/source/tb/tb_leds.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/leds/source/tb/tb_leds.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package leds_pack
-- Compiling entity tb_leds
-- Compiling architecture beh of tb_leds
-- Loading package general_pack
-- Loading package component_pack
-- Loading entity leds
-- Compiling configuration tb_leds_conf
-- Loading entity tb_leds
-- Loading architecture beh of tb_leds

} {} {}} C:/quartus/eda/sim_lib/220model.vhd {1 {vcom -work lpm -93 -explicit -check_synthesis C:/quartus/eda/sim_lib/220model.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package lpm_device_families
-- Compiling package body lpm_device_families
-- Loading package lpm_device_families
-- Loading package textio
-- Compiling package lpm_common_conversion
-- Compiling package body lpm_common_conversion
-- Loading package lpm_common_conversion
-- Compiling package lpm_hint_evaluation
-- Compiling package body lpm_hint_evaluation
-- Loading package lpm_hint_evaluation
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package lpm_components
-- Compiling entity lpm_constant
-- Compiling architecture lpm_syn of lpm_constant
-- Compiling entity lpm_inv
-- Compiling architecture lpm_syn of lpm_inv
-- Compiling entity lpm_and
-- Compiling architecture lpm_syn of lpm_and
-- Compiling entity lpm_or
-- Compiling architecture lpm_syn of lpm_or
-- Compiling entity lpm_xor
-- Compiling architecture lpm_syn of lpm_xor
-- Compiling entity lpm_bustri
-- Compiling architecture lpm_syn of lpm_bustri
-- Compiling entity lpm_mux
-- Compiling architecture lpm_syn of lpm_mux
WARNING: C:/quartus/eda/sim_lib/220model.vhd(1018): Synthesis Warning: Signal clken is read by the process 
but is NOT in the sensitivity list
-- Compiling entity lpm_decode
-- Compiling architecture lpm_syn of lpm_decode
WARNING: C:/quartus/eda/sim_lib/220model.vhd(1138): Synthesis Warning: Signal clken is read by the process 
but is NOT in the sensitivity list
-- Compiling entity lpm_clshift
-- Compiling architecture lpm_syn of lpm_clshift
WARNING: C:/quartus/eda/sim_lib/220model.vhd(1281): Synthesis Warning: Signal i_result is NOT read by the process 
but IS in the sensitivity list
-- Loading package std_logic_signed
-- Compiling entity lpm_add_sub_signed
-- Compiling architecture lpm_syn of lpm_add_sub_signed
WARNING[6]: C:/quartus/eda/sim_lib/220model.vhd(1469): Signal dataa is read by the VITAL process but is NOT in the 
sensitivity list
(1076.4 section 6.4.3)
WARNING[6]: C:/quartus/eda/sim_lib/220model.vhd(1470): Signal datab is read by the VITAL process but is NOT in the 
sensitivity list
(1076.4 section 6.4.3)
WARNING: C:/quartus/eda/sim_lib/220model.vhd(1472): Synthesis Warning: Signal dataa is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(1472): Synthesis Warning: Signal datab is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(1474): Synthesis Warning: Signal dataa is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(1474): Synthesis Warning: Signal datab is read by the process 
but is NOT in the sensitivity list
WARNING[6]: C:/quartus/eda/sim_lib/220model.vhd(1491): Signal dataa is read by the VITAL process but is NOT in the 
sensitivity list
(1076.4 section 6.4.3)
WARNING[6]: C:/quartus/eda/sim_lib/220model.vhd(1492): Signal datab is read by the VITAL process but is NOT in the 
sensitivity list
(1076.4 section 6.4.3)
WARNING: C:/quartus/eda/sim_lib/220model.vhd(1494): Synthesis Warning: Signal dataa is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(1494): Synthesis Warning: Signal datab is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(1496): Synthesis Warning: Signal dataa is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(1496): Synthesis Warning: Signal datab is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(1515): Synthesis Warning: Signal clken is read by the process 
but is NOT in the sensitivity list
-- Compiling entity lpm_add_sub_unsigned
-- Compiling architecture lpm_syn of lpm_add_sub_unsigned
WARNING: C:/quartus/eda/sim_lib/220model.vhd(1657): Synthesis Warning: Signal clken is read by the process 
but is NOT in the sensitivity list
-- Compiling entity lpm_add_sub
-- Compiling architecture lpm_syn of lpm_add_sub
-- Loading entity lpm_add_sub_unsigned
-- Loading entity lpm_add_sub_signed
-- Compiling entity lpm_compare_signed
-- Compiling architecture lpm_syn of lpm_compare_signed
WARNING: C:/quartus/eda/sim_lib/220model.vhd(1972): Synthesis Warning: Signal clken is read by the process 
but is NOT in the sensitivity list
-- Compiling entity lpm_compare_unsigned
-- Compiling architecture lpm_syn of lpm_compare_unsigned
WARNING: C:/quartus/eda/sim_lib/220model.vhd(2126): Synthesis Warning: Signal clken is read by the process 
but is NOT in the sensitivity list
-- Compiling entity lpm_compare
-- Compiling architecture lpm_syn of lpm_compare
-- Loading entity lpm_compare_unsigned
-- Loading entity lpm_compare_signed
-- Compiling entity lpm_mult
-- Compiling architecture lpm_syn of lpm_mult
WARNING: C:/quartus/eda/sim_lib/220model.vhd(2491): Synthesis Warning: Signal clken is read by the process 
but is NOT in the sensitivity list
-- Loading package lpm_hint_evaluation
-- Compiling entity lpm_divide
-- Compiling architecture behave of lpm_divide
WARNING: C:/quartus/eda/sim_lib/220model.vhd(2749): Synthesis Warning: Signal clken is read by the process 
but is NOT in the sensitivity list
-- Compiling entity lpm_abs
-- Compiling architecture lpm_syn of lpm_abs
-- Loading package lpm_common_conversion
-- Compiling entity lpm_counter
-- Compiling architecture lpm_syn of lpm_counter
WARNING: C:/quartus/eda/sim_lib/220model.vhd(2987): Synthesis Warning: Signal clk_en is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(2988): Synthesis Warning: Signal sclr is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(2990): Synthesis Warning: Signal sset is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(2997): Synthesis Warning: Signal sload is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(2999): Synthesis Warning: Signal cnt_en is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3002): Synthesis Warning: Signal cin is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3003): Synthesis Warning: Signal dir is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3003): Synthesis Warning: Signal dir is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3005): Synthesis Warning: Signal count is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3008): Synthesis Warning: Signal count is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3010): Synthesis Warning: Signal dir is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3010): Synthesis Warning: Signal dir is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3012): Synthesis Warning: Signal count is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3015): Synthesis Warning: Signal count is read by the process 
but is NOT in the sensitivity list
-- Compiling entity lpm_latch
-- Compiling architecture lpm_syn of lpm_latch
-- Compiling entity lpm_ff
-- Compiling architecture lpm_syn of lpm_ff
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3244): Synthesis Warning: Signal enable is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3245): Synthesis Warning: Signal sclr is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3247): Synthesis Warning: Signal sset is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3254): Synthesis Warning: Signal sload is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3262): Synthesis Warning: Signal iq is read by the process 
but is NOT in the sensitivity list
-- Compiling entity lpm_shiftreg
-- Compiling architecture lpm_syn of lpm_shiftreg
-- Loading package lpm_device_families
-- Compiling entity lpm_ram_dq
-- Compiling architecture lpm_syn of lpm_ram_dq
-- Compiling entity lpm_ram_dp
-- Compiling architecture lpm_syn of lpm_ram_dp
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3918): Synthesis Warning: Process input_reg appears to be sequential but clockDoes not appaer within sensitivity list.
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3918): Synthesis Warning: Signal wrclken is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3919): Synthesis Warning: Signal data is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3920): Synthesis Warning: Signal wraddress is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3921): Synthesis Warning: Signal wren is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3927): Synthesis Warning: Process output_reg appears to be sequential but clockDoes not appaer within sensitivity list.
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3927): Synthesis Warning: Signal rdclken is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3928): Synthesis Warning: Signal rdaddress is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3929): Synthesis Warning: Signal rden is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(3930): Synthesis Warning: Signal q_tmp is read by the process 
but is NOT in the sensitivity list
-- Compiling entity lpm_ram_io
-- Compiling architecture lpm_syn of lpm_ram_io
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4256): Synthesis Warning: Signal we is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4263): Synthesis Warning: Signal we is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4271): Synthesis Warning: Signal we is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4286): Synthesis Warning: Signal we is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4414): Synthesis Warning: Signal we_used is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4415): Synthesis Warning: Signal outenab_used is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4415): Synthesis Warning: Signal we_used is read by the process 
but is NOT in the sensitivity list
-- Compiling entity lpm_rom
-- Compiling architecture lpm_syn of lpm_rom
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4614): Synthesis Warning: Signal memenab is NOT read by the process 
but IS in the sensitivity list
-- Compiling entity lpm_fifo
-- Compiling architecture lpm_syn of lpm_fifo
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4851): Synthesis Warning: Signal sclr is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4852): Synthesis Warning: Signal read_id is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4863): Synthesis Warning: Signal wrreq is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4863): Synthesis Warning: Signal full_flag is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4864): Synthesis Warning: Signal rdreq is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4864): Synthesis Warning: Signal empty_flag is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4866): Synthesis Warning: Signal write_id is read by the process 
but is NOT in the sensitivity list
WARNING[6]: C:/quartus/eda/sim_lib/220model.vhd(4866): Signal data is read by the VITAL process but is NOT in the 
sensitivity list
(1076.4 section 6.4.3)
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4867): Synthesis Warning: Signal write_id is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4870): Synthesis Warning: Signal write_id is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4873): Synthesis Warning: Signal read_id is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4874): Synthesis Warning: Signal read_id is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4880): Synthesis Warning: Signal read_id is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4882): Synthesis Warning: Signal read_id is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4887): Synthesis Warning: Signal wrreq is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4887): Synthesis Warning: Signal full_flag is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4889): Synthesis Warning: Signal write_id is read by the process 
but is NOT in the sensitivity list
WARNING[6]: C:/quartus/eda/sim_lib/220model.vhd(4889): Signal data is read by the VITAL process but is NOT in the 
sensitivity list
(1076.4 section 6.4.3)
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4891): Synthesis Warning: Signal read_id is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4893): Synthesis Warning: Signal count_id is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4895): Synthesis Warning: Signal count_id is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4899): Synthesis Warning: Signal write_id is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4902): Synthesis Warning: Signal write_id is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4906): Synthesis Warning: Signal rdreq is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4906): Synthesis Warning: Signal empty_flag is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4908): Synthesis Warning: Signal read_id is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4909): Synthesis Warning: Signal count_id is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4911): Synthesis Warning: Signal count_id is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4915): Synthesis Warning: Signal read_id is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4921): Synthesis Warning: Signal read_id is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(4923): Synthesis Warning: Signal read_id is read by the process 
but is NOT in the sensitivity list
-- Compiling entity lpm_fifo_dc_dffpipe
-- Compiling architecture lpm_syn of lpm_fifo_dc_dffpipe
-- Compiling entity lpm_fifo_dc_fefifo
-- Compiling architecture lpm_syn of lpm_fifo_dc_fefifo
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5054): Synthesis Warning: Signal valid_rreq is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5067): Synthesis Warning: Signal usedw is read by the process 
but is NOT in the sensitivity list
WARNING[6]: C:/quartus/eda/sim_lib/220model.vhd(5079): Signal sm_empty is read by the VITAL process but is NOT in the 
sensitivity list
(1076.4 section 6.4.3)
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5084): Synthesis Warning: Signal sm_empty is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5086): Synthesis Warning: Signal usedw is read by the process 
but is NOT in the sensitivity list
WARNING[6]: C:/quartus/eda/sim_lib/220model.vhd(5090): Signal usedw is read by the VITAL process but is NOT in the 
sensitivity list
(1076.4 section 6.4.3)
WARNING[6]: C:/quartus/eda/sim_lib/220model.vhd(5090): Signal lrreq is read by the VITAL process but is NOT in the 
sensitivity list
(1076.4 section 6.4.3)
WARNING[6]: C:/quartus/eda/sim_lib/220model.vhd(5090): Signal usedw is read by the VITAL process but is NOT in the 
sensitivity list
(1076.4 section 6.4.3)
WARNING[6]: C:/quartus/eda/sim_lib/220model.vhd(5090): Signal lrreq is read by the VITAL process but is NOT in the 
sensitivity list
(1076.4 section 6.4.3)
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5091): Synthesis Warning: Signal rreq is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5095): Synthesis Warning: Signal usedw is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5104): Synthesis Warning: Signal sm_empty is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5106): Synthesis Warning: Signal wreq is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5110): Synthesis Warning: Signal wreq is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5114): Synthesis Warning: Signal wreq is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5116): Synthesis Warning: Signal usedw is read by the process 
but is NOT in the sensitivity list
-- Compiling entity lpm_fifo_dc
-- Compiling architecture lpm_syn of lpm_fifo_dc
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5271): Synthesis Warning: Signal data is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5272): Synthesis Warning: Signal i_wrptr is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5273): Synthesis Warning: Signal i_wren is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5281): Synthesis Warning: Signal i_rden is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5282): Synthesis Warning: Signal i_q_tmp is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5313): Synthesis Warning: Signal i_rden is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5314): Synthesis Warning: Signal i_rdptr is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5315): Synthesis Warning: Signal i_rdptr is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5326): Synthesis Warning: Signal i_wren is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5327): Synthesis Warning: Signal i_wrptr is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5328): Synthesis Warning: Signal i_wrptr is read by the process 
but is NOT in the sensitivity list
WARNING: C:/quartus/eda/sim_lib/220model.vhd(5344): Synthesis Warning: Signal i_rden is read by the process 
but is NOT in the sensitivity list
-- Loading entity lpm_fifo_dc_dffpipe
-- Loading entity lpm_fifo_dc_fefifo
-- Compiling entity lpm_inpad
-- Compiling architecture lpm_syn of lpm_inpad
-- Compiling entity lpm_outpad
-- Compiling architecture lpm_syn of lpm_outpad
-- Compiling entity lpm_bipad
-- Compiling architecture lpm_syn of lpm_bipad

} {32.0 33.0 36.0 37.0 40.0 41.0 45.0 46.0 48.0 49.0 51.0 52.0 53.0 54.0 55.0 56.0 57.0 58.0 59.0 60.0 62.0 63.0 65.0 66.0 67.0 68.0 69.0 70.0 71.0 72.0 73.0 74.0 77.0 78.0 85.0 86.0 89.0 90.0 97.0 98.0 102.0 103.0 109.0 110.0 111.0 112.0 113.0 114.0 115.0 116.0 117.0 118.0 119.0 120.0 121.0 122.0 123.0 124.0 125.0 126.0 127.0 128.0 129.0 130.0 131.0 132.0 133.0 134.0 135.0 136.0 141.0 142.0 143.0 144.0 145.0 146.0 147.0 148.0 149.0 150.0 158.0 160.0 161.0 162.0 163.0 164.0 165.0 166.0 167.0 169.0 170.0 171.0 172.0 173.0 174.0 175.0 178.0 179.0 180.0 181.0 182.0 183.0 184.0 185.0 186.0 187.0 188.0 189.0 190.0 191.0 194.0 195.0 198.0 199.0 200.0 201.0 202.0 203.0 204.0 205.0 206.0 207.0 208.0 209.0 210.0 211.0 212.0 213.0 215.0 216.0 217.0 218.0 219.0 220.0 221.0 222.0 223.0 224.0 225.0 226.0 227.0 228.0 229.0 230.0 231.0 232.0 233.0 234.0 236.0 237.0 238.0 239.0 240.0 241.0 242.0 243.0 244.0 245.0 246.0 247.0 248.0 249.0 250.0 251.0 252.0 253.0 254.0 255.0 256.0 257.0 258.0 259.0 260.0 261.0 266.0 267.0 268.0 269.0 270.0 271.0 273.0 274.0 275.0 276.0 277.0 278.0 280.0 281.0 283.0 284.0 286.0 287.0 289.0 290.0 291.0 292.0 293.0 294.0 295.0 296.0 297.0 298.0 299.0 300.0 301.0 302.0 305.0 306.0 307.0 308.0 309.0 310.0 311.0 312.0 313.0 314.0 315.0 316.0 317.0 318.0 319.0 320.0 321.0 322.0 323.0 324.0 325.0 326.0 327.0 328.0} {}} C:/scuba2_repository/cards/library/components/source/rtl/prand.vhd {1 {vcom -work components -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/rtl/prand.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity prand
-- Compiling architecture behaviour of prand

} {} {}} C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity sram_fail
-- Compiling architecture behav of sram_fail
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(104): Synthesis Warning: Signal write is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(118): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(119): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(120): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(121): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(122): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(123): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(124): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list
WARNING: C:/scuba2_repository/cards/clk_card/sram_ctrl/source/rtl/sram_fail.vhd(125): Synthesis Warning: Signal sram_mem is read by the process 
but is NOT in the sensitivity list

} {9.0 10.0 11.0 12.0 13.0 14.0 15.0 16.0 17.0 18.0 19.0 20.0 21.0 22.0 23.0 24.0 25.0 26.0} {}} C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/tb_dac_ctrl_test_wrapper.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/tb_dac_ctrl_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_dac_ctrl_test_wrapper
-- Compiling architecture beh of tb_dac_ctrl_test_wrapper
WARNING[1]: C:/scuba2_repository/cards/bias_card/dac_ctrl/source/tb/tb_dac_ctrl_test_wrapper.vhd(106): No default binding for component: "dac_ctrl_test_wrapper". (No entity named "dac_ctrl_test_wrapper" was found)
-- Compiling configuration cfg_tb_dac_ctrl_test_wrapper
-- Loading entity tb_dac_ctrl_test_wrapper
-- Loading architecture beh of tb_dac_ctrl_test_wrapper

} {7.0 8.0} {}} C:/scuba2_repository/cards/bias_card/pll/source/rtl/pll.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/bias_card/pll/source/rtl/pll.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
** Error: (vcom-19) Failed to access library 'altera_mf' at "C:/Modeltech_ae/altera/vhdl/altera_mf".
No such file or directory. (errno = ENOENT)
** Error: C:/scuba2_repository/cards/bias_card/pll/source/rtl/pll.vhd(40): Library altera_mf not found.
** Error: C:/scuba2_repository/cards/bias_card/pll/source/rtl/pll.vhd(41): Unknown identifier: altera_mf
** Error: C:/scuba2_repository/cards/bias_card/pll/source/rtl/pll.vhd(43): VHDL Compiler exiting

} {5.0 6.0 7.0 10.0} {}} C:/scuba2_repository/cards/clk_card/fo_transceiver/rtl/tx_hotlink_sim.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/clk_card/fo_transceiver/rtl/tx_hotlink_sim.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tx_hotlink_sim
-- Compiling architecture rtl of tx_hotlink_sim

} {} {}} C:/scuba2_repository/cards/bias_card/test/source/bc_test_pack.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/bias_card/test/source/bc_test_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling package bc_test_pack

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/write_spi_with_cs.vhd {0 {vcom -work components -93 -explicit C:/scuba2_repository/cards/library/components/source/rtl/write_spi_with_cs.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity write_spi_with_cs
-- Compiling architecture rtl of write_spi_with_cs
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_spi_with_cs.vhd(232): Unknown identifier: clk.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_spi_with_cs.vhd(233): Unknown identifier: rst.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_spi_with_cs.vhd(234): Unknown identifier: ena.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_spi_with_cs.vhd(235): Unknown identifier: load.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_spi_with_cs.vhd(236): Unknown identifier: clr.
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_spi_with_cs.vhd(241): Unknown identifier: shr.
WARNING[1]: C:/scuba2_repository/cards/library/components/source/rtl/write_spi_with_cs.vhd(241): No default binding for component: "shift_reg". (No entity named "shift_reg" was found)
** Error: C:/scuba2_repository/cards/library/components/source/rtl/write_spi_with_cs.vhd(258): VHDL Compiler exiting

} {11.0 19.0} {}} C:/scuba2_repository/cards/all_cards/async/source/tb/lvds_tx_test_wrapper.vhd {0 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/async/source/tb/lvds_tx_test_wrapper.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package async_pack
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity lvds_tx_test_wrapper
-- Compiling architecture behaviour of lvds_tx_test_wrapper
** Error: C:/scuba2_repository/cards/all_cards/async/source/tb/lvds_tx_test_wrapper.vhd(117): Unknown identifier: async_tx
** Error: C:/scuba2_repository/cards/all_cards/async/source/tb/lvds_tx_test_wrapper.vhd(128): Unknown component name
-- Loading entity prand
** Error: C:/scuba2_repository/cards/all_cards/async/source/tb/lvds_tx_test_wrapper.vhd(189): VHDL Compiler exiting

} {13.0 15.0 16.0 17.0} {}} C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds_pack.vhd {1 {vcom -work work -93 -explicit C:/scuba2_repository/cards/all_cards/leds/source/rtl/leds_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package wishbone_pack
-- Compiling package leds_pack

} {} {}} C:/scuba2_repository/cards/all_cards/array_id/source/tb/tb_array_id.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/all_cards/array_id/source/tb/tb_array_id.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package array_id_pack
-- Compiling entity tb_array_id
-- Compiling architecture beh of tb_array_id
-- Loading package general_pack
-- Loading package component_pack
-- Loading entity array_id
-- Compiling configuration tb_array_id_conf
-- Loading entity tb_array_id
-- Loading architecture beh of tb_array_id

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_translator.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_reply_translator.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_reply_translator
-- Loading package numeric_std
-- Loading package wishbone_pack
-- Loading package command_pack
-- Loading package issue_reply_pack
-- Compiling architecture bench of tb_reply_translator
-- Loading entity reply_translator

} {} {}} C:/scuba2_repository/cards/library/components/source/tb/tb_async_fifo.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/library/components/source/tb/tb_async_fifo.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package numeric_std
-- Compiling entity tb_async_fifo
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling architecture bench of tb_async_fifo
-- Loading entity async_fifo

} {} {}} C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl_pack.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/bias_card/dac_ctrl/source/rtl/dac_ctrl_pack.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package wishbone_pack
-- Compiling package dac_ctrl_pack

<<<<<<< mce.cr.mti
} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/shift_reg.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/library/components/source/rtl/shift_reg.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity shift_reg
-- Compiling architecture behav of shift_reg

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/read_data_1_wire.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/library/components/source/rtl/read_data_1_wire.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity read_data_1_wire
-- Compiling architecture behav of read_data_1_wire
-- Loading entity us_timer
-- Loading entity shift_reg

} {} {}} C:/scuba2_repository/cards/all_cards/test/source/core_stress_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/all_cards/test/source/core_stress_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity core_stress_test
-- Compiling architecture behav of core_stress_test
WARNING[1]: C:/scuba2_repository/cards/all_cards/test/source/core_stress_test.vhd(96): No default binding for component: "pll". (No entity named "pll" was found)
-- Loading entity lfsr

} {7.0 8.0} {}} C:/scuba2_repository/cards/addr_card/test/source/ac_dac_ctrl_test.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/addr_card/test/source/ac_dac_ctrl_test.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package wishbone_pack
-- Loading package general_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package component_pack
-- Compiling entity ac_dac_ctrl_test
-- Compiling architecture rtl of ac_dac_ctrl_test
-- Loading entity counter
-- Loading entity counter

} {} {}} C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_fibre_rx_protocol.vhd {1 {vcom -work work -93 -explicit -check_synthesis C:/scuba2_repository/cards/clk_card/issue_reply/source/tb/tb_fibre_rx_protocol.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tb_fibre_rx_protocol
-- Loading package numeric_std
-- Loading package wishbone_pack
-- Loading package command_pack
-- Loading package issue_reply_pack
-- Compiling architecture behav of tb_fibre_rx_protocol
-- Loading entity fibre_rx_protocol

} {} {}} C:/scuba2_repository/cards/library/components/source/rtl/lfsr.vhd {1 {vcom -work work -87 -explicit C:/scuba2_repository/cards/library/components/source/rtl/lfsr.vhd
Model Technology ModelSim SE vcom 5.7f Compiler 2003.09 Sep 15 2003
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity lfsr
-- Compiling architecture behav of lfsr
>>>>>>> 1.27

} {} {}}
