#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun  8 16:14:38 2021
# Process ID: 38216
# Current directory: D:/ISE/2020/OExp05/CSSTE_hazardsuc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4772 D:\ISE\2020\OExp05\CSSTE_hazardsuc\SOC_NEW.xpr
# Log file: D:/ISE/2020/OExp05/CSSTE_hazardsuc/vivado.log
# Journal file: D:/ISE/2020/OExp05/CSSTE_hazardsuc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ISE/2020/OExp05/CSSTE_hazardsuc/SOC_NEW.xpr
INFO: [Project 1-313] Project file moved from 'D:/ISE/2020/OExp05/CSSTE_hazard01' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/CSSTE_hazardsuc/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:01:19 ; elapsed = 00:03:14 . Memory (MB): peak = 1341.465 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
open_hw_manager: Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 1341.465 ; gain = 0.000
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:15 ; elapsed = 00:01:56 . Memory (MB): peak = 1341.465 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
open_hw_target: Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 2581.488 ; gain = 1240.023
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/CSSTE_hazardsuc/SOC_NEW.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/CSSTE_hazardsuc/SOC_NEW.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2597.879 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
close_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2642.305 ; gain = 15.246
open_project D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/CSSTE_hazard01/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:01:13 . Memory (MB): peak = 2645.277 ; gain = 2.973
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd}
Reading block design file <D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd>...
Adding component instance block -- xilinx.com:user:SAnti_jitter:1.0 - SAnti_jitter_0
Adding component instance block -- xilinx.com:user:clk_div:1.0 - clk_div_0
Adding component instance block -- xilinx.com:user:MIO_BUS:1.0 - MIO_BUS_0
Adding component instance block -- xilinx.com:user:Multi_8CH32:1.0 - Multi_8CH32_0
Adding component instance block -- xilinx.com:user:Counter_x:1.0 - Counter_x_0
Adding component instance block -- xilinx.com:user:SPIO:1.0 - SPIO_0
Adding component instance block -- xilinx.com:user:SSeg7_Dev:1.0 - SSeg7_Dev_0
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - ROM_B
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - DIV31_31
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - B64_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - B2_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - SW7_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - SW8
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC11_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC31_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - SW2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - SW0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV20
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV11
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV9
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - DIV25
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - RAM_Data
Adding component instance block -- xilinx.com:user:VGA:1.0 - VGA_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - SW9
Adding component instance block -- xilinx.com:user:Pipeline_CPU:1.0 - Pipeline_CPU_0
Successfully read diagram <CSSTE> from block design file <D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd>
open_bd_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:51 . Memory (MB): peak = 2656.781 ; gain = 6.973
ipx::edit_ip_in_project -upgrade true -name clk_div_v1_0_project -directory D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.tmp/clk_div_v1_0_project d:/ISE/2020/OExp05/CSSTE_hazard01/IP/clk_div.v.srcs/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 2709.242 ; gain = 14.848
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/CSSTE_hazard01/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 2719.234 ; gain = 24.840
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/ISE/2020/OExp05/CSSTE_hazard01/IP/clk_div.v.srcs/component.xml' ignored by IP packager.
ipx::merge_project_changes: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2719.922 ; gain = 0.688
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ISE/2020/OExp05/CSSTE_hazard01/IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/ISE/2020/OExp05/CSSTE_hazard01/IP'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:clk_div:1.0 [get_ips  CSSTE_clk_div_0_0] -log ip_upgrade.log
Upgrading 'D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd'
INFO: [IP_Flow 19-3422] Upgraded CSSTE_clk_div_0_0 (clk_div 1.0) from revision 2 to revision 3
Wrote  : <D:\ISE\2020\OExp05\CSSTE_hazard01\SOC_NEW.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
Wrote  : <D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/ISE/2020/OExp05/CSSTE_hazard01/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2746.641 ; gain = 2.559
export_ip_user_files -of_objects [get_ips CSSTE_clk_div_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd]
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk_100mhz
WARNING: [BD 41-1284] Cannot set parameter CLOCK_DOMAIN on port /clk_100mhz
CRITICAL WARNING: [BD 41-1347] Reset pin /MIO_BUS_0/rst (associated clock /MIO_BUS_0/clk) is connected to asynchronous reset source /SAnti_jitter_0/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /Multi_8CH32_0/rst (associated clock /Multi_8CH32_0/clk) is connected to asynchronous reset source /SAnti_jitter_0/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /Counter_x_0/rst (associated clock /Counter_x_0/clk) is connected to asynchronous reset source /SAnti_jitter_0/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipeline_CPU_0/rst (associated clock /Pipeline_CPU_0/clk) is connected to asynchronous reset source /SAnti_jitter_0/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_div_0/Clk_CPU.
CRITICAL WARNING: [BD 41-1347] Reset pin /clk_div_0/rst (associated clock /clk_div_0/clk) is connected to asynchronous reset source /SAnti_jitter_0/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/SAnti_jitter_0/readn

Wrote  : <D:\ISE\2020\OExp05\CSSTE_hazard01\SOC_NEW.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
VHDL Output written to : D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.srcs/sources_1/bd/CSSTE/synth/CSSTE.v
VHDL Output written to : D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.srcs/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_div_0 .
Exporting to file D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.srcs/sources_1/bd/CSSTE/synth/CSSTE.hwdef
generate_target: Time (s): cpu = 00:00:30 ; elapsed = 00:01:40 . Memory (MB): peak = 2900.945 ; gain = 154.305
export_ip_user_files -of_objects [get_files D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.ip_user_files -ipstatic_source_dir D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.cache/compile_simlib/modelsim} {questa=D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.cache/compile_simlib/questa} {riviera=D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.cache/compile_simlib/riviera} {activehdl=D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jun  8 16:48:00 2021] Launched synth_1...
Run output will be captured here: D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.runs/synth_1/runme.log
[Tue Jun  8 16:48:01 2021] Launched impl_1...
Run output will be captured here: D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2900.945 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ISE/2020/OExp05/CSSTE_hazard01/SOC_NEW.runs/synth_1

exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  8 16:56:06 2021...
