// Seed: 38629637
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
endmodule
module module_1 #(
    parameter id_1 = 32'd53
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5[-1 : id_1],
    id_6
);
  inout wire id_6;
  input logic [7:0] id_5;
  module_0 modCall_1 (id_6);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire _id_1;
  logic id_7;
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_6 = -1;
endmodule
