{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722018811482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722018811490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 27 00:03:31 2024 " "Processing started: Sat Jul 27 00:03:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722018811490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018811490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cache_controller -c cache_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off cache_controller -c cache_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018811490 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722018812023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722018812023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/m_tech/iitb/projects/cache controller/i-cache/source_files/tb_cache_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /m_tech/iitb/projects/cache controller/i-cache/source_files/tb_cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cache_controller " "Found entity 1: tb_cache_controller" {  } { { "../Source_Files/tb_cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/tb_cache_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722018821671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821671 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cache_controller.v(84) " "Verilog HDL warning at cache_controller.v(84): extended using \"x\" or \"z\"" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722018821673 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cache_controller.v(85) " "Verilog HDL warning at cache_controller.v(85): extended using \"x\" or \"z\"" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722018821673 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cache_controller.v(92) " "Verilog HDL warning at cache_controller.v(92): extended using \"x\" or \"z\"" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722018821673 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cache_controller.v(101) " "Verilog HDL warning at cache_controller.v(101): extended using \"x\" or \"z\"" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722018821673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/m_tech/iitb/projects/cache controller/i-cache/source_files/cache_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /m_tech/iitb/projects/cache controller/i-cache/source_files/cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_controller " "Found entity 1: cache_controller" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722018821673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821673 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cache_controller " "Elaborating entity \"cache_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722018821695 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address cache_controller.v(29) " "Verilog HDL Always Construct warning at cache_controller.v(29): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722018821696 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cache_controller.v(43) " "Verilog HDL assignment warning at cache_controller.v(43): truncated value with size 32 to match size of target (1)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722018821697 "|cache_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(97) " "Verilog HDL Always Construct warning at cache_controller.v(97): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1722018821699 "|cache_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inst_readdata cache_controller.v(103) " "Verilog HDL Always Construct warning at cache_controller.v(103): variable \"inst_readdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1722018821699 "|cache_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(103) " "Verilog HDL Always Construct warning at cache_controller.v(103): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1722018821699 "|cache_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(104) " "Verilog HDL Always Construct warning at cache_controller.v(104): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1722018821700 "|cache_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address cache_controller.v(105) " "Verilog HDL Always Construct warning at cache_controller.v(105): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1722018821700 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i cache_controller.v(80) " "Verilog HDL Always Construct warning at cache_controller.v(80): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722018821705 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inst_read cache_controller.v(80) " "Verilog HDL Always Construct warning at cache_controller.v(80): inferring latch(es) for variable \"inst_read\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722018821705 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inst_address cache_controller.v(80) " "Verilog HDL Always Construct warning at cache_controller.v(80): inferring latch(es) for variable \"inst_address\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722018821705 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[0\] cache_controller.v(89) " "Inferred latch for \"inst_address\[0\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821713 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[1\] cache_controller.v(89) " "Inferred latch for \"inst_address\[1\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821713 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[2\] cache_controller.v(89) " "Inferred latch for \"inst_address\[2\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821713 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[3\] cache_controller.v(89) " "Inferred latch for \"inst_address\[3\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821713 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[4\] cache_controller.v(89) " "Inferred latch for \"inst_address\[4\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821713 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[5\] cache_controller.v(89) " "Inferred latch for \"inst_address\[5\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821713 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_read cache_controller.v(89) " "Inferred latch for \"inst_read\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821713 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[0\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[0\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821713 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[1\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[1\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821713 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[2\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[2\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821713 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[3\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[3\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821714 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[4\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[4\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821714 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[5\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[5\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821714 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[6\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[6\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821714 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[7\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[7\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821714 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[8\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[8\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821714 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[9\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[9\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821714 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[10\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[10\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821714 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[11\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[11\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821714 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[12\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[12\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821714 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[13\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[13\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821714 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[14\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[14\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821714 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[15\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[15\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821714 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[16\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[16\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821714 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[17\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[17\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821714 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[18\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[18\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821714 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[19\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[19\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821714 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[20\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[20\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821714 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[21\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[21\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821714 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[22\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[22\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821715 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[23\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[23\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821715 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[24\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[24\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821715 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[25\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[25\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821715 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[26\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[26\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821715 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[27\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[27\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821715 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[28\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[28\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821715 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[29\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[29\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821715 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[30\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[30\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821715 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[31\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[31\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821715 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[32\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[32\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821715 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[33\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[33\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821715 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[34\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[34\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821715 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[35\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[35\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821715 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[36\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[36\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821715 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[37\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[37\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821715 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[38\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[38\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821715 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[39\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[39\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821715 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[40\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[40\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821715 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[41\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[41\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821715 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[42\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[42\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821716 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[43\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[43\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821716 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[44\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[44\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821716 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[45\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[45\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821716 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[46\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[46\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821716 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[47\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[47\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821716 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[48\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[48\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821716 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[49\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[49\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821716 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[50\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[50\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821716 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[51\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[51\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821717 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[52\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[52\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821717 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[53\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[53\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821717 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[54\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[54\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821717 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[55\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[55\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821717 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[56\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[56\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821717 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[57\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[57\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821717 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[58\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[58\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821717 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[59\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[59\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821717 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[60\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[60\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821717 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[61\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[61\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821717 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[62\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[62\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821717 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[63\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[63\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821717 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[64\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[64\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821717 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[65\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[65\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821717 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[66\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[66\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821717 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[67\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[67\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821717 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[68\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[68\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821717 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[69\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[69\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821717 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[70\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[70\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821717 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[71\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[71\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821718 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[72\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[72\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821718 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[73\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[73\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821718 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[74\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[74\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821718 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[75\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[75\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821718 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[76\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[76\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821718 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[77\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[77\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821718 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[78\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[78\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821718 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[79\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[79\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821718 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[80\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[80\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821718 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[81\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[81\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821718 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[82\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[82\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821718 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[83\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[83\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821718 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[84\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[84\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821718 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[85\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[85\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821718 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[86\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[86\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821718 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[87\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[87\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821718 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[88\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[88\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821718 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[89\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[89\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[90\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[90\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[91\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[91\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[92\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[92\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[93\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[93\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[94\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[94\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[95\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[95\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[96\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[96\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[97\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[97\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[98\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[98\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[99\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[99\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[100\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[100\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[101\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[101\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[102\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[102\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[103\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[103\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[104\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[104\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[105\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[105\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[106\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[106\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[107\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[107\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[108\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[108\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[109\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[109\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[110\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[110\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[111\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[111\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[112\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[112\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[113\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[113\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821719 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[114\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[114\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[115\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[115\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[116\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[116\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[117\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[117\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[118\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[118\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[119\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[119\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[120\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[120\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[121\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[121\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[122\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[122\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[123\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[123\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[124\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[124\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[125\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[125\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[126\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[126\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[0\]\[127\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[0\]\[127\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[0\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[0\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[1\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[1\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[2\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[2\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[3\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[3\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[4\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[4\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[5\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[5\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[6\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[6\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[7\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[7\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[8\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[8\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821720 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[9\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[9\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821721 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[10\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[10\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821721 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[11\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[11\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821721 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[12\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[12\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821721 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[13\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[13\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821721 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[14\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[14\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821721 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[15\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[15\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821721 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[16\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[16\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821721 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[17\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[17\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821721 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[18\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[18\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821721 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[19\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[19\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821721 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[20\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[20\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821721 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[21\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[21\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821721 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[22\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[22\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821721 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[23\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[23\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821721 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[24\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[24\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821721 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[25\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[25\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821721 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[26\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[26\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821721 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[27\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[27\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821721 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[28\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[28\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821722 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[29\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[29\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821722 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[30\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[30\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821722 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[31\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[31\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821722 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[32\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[32\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821722 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[33\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[33\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821722 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[34\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[34\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821722 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[35\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[35\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821722 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[36\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[36\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821722 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[37\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[37\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821722 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[38\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[38\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821722 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[39\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[39\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821722 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[40\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[40\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821722 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[41\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[41\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821722 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[42\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[42\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821722 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[43\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[43\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821722 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[44\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[44\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821722 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[45\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[45\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821722 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[46\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[46\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821722 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[47\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[47\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821723 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[48\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[48\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821723 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[49\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[49\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821723 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[50\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[50\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821723 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[51\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[51\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821723 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[52\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[52\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821723 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[53\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[53\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821723 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[54\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[54\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821723 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[55\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[55\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821723 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[56\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[56\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821723 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[57\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[57\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821723 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[58\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[58\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821723 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[59\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[59\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821723 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[60\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[60\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821723 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[61\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[61\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821723 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[62\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[62\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821723 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[63\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[63\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821723 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[64\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[64\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821724 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[65\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[65\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821724 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[66\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[66\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821724 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[67\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[67\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821724 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[68\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[68\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821724 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[69\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[69\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821724 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[70\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[70\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821724 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[71\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[71\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821724 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[72\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[72\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821724 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[73\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[73\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821724 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[74\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[74\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821724 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[75\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[75\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821724 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[76\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[76\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821724 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[77\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[77\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821724 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[78\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[78\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821724 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[79\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[79\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821724 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[80\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[80\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821724 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[81\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[81\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821724 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[82\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[82\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821725 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[83\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[83\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821725 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[84\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[84\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821725 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[85\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[85\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821725 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[86\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[86\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821725 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[87\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[87\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821725 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[88\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[88\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821725 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[89\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[89\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821725 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[90\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[90\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821725 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[91\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[91\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821725 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[92\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[92\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821725 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[93\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[93\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821725 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[94\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[94\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821725 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[95\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[95\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821725 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[96\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[96\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821725 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[97\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[97\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821725 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[98\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[98\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821725 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[99\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[99\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821725 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[100\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[100\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821726 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[101\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[101\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821726 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[102\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[102\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821726 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[103\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[103\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821726 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[104\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[104\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821726 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[105\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[105\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821726 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[106\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[106\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821726 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[107\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[107\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821726 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[108\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[108\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821726 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[109\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[109\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821726 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[110\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[110\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[111\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[111\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[112\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[112\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[113\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[113\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[114\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[114\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[115\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[115\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[116\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[116\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[117\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[117\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[118\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[118\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[119\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[119\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[120\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[120\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[121\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[121\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[122\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[122\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[123\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[123\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[124\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[124\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[125\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[125\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[126\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[126\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[1\]\[127\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[1\]\[127\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[0\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[0\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[1\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[1\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[2\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[2\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[3\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[3\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[4\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[4\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[5\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[5\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[6\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[6\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[7\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[7\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[8\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[8\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821727 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[9\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[9\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821728 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[10\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[10\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821728 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[11\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[11\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821728 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[12\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[12\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821728 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[13\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[13\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821728 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[14\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[14\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821728 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[15\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[15\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821728 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[16\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[16\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821728 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[17\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[17\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821728 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[18\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[18\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821728 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[19\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[19\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821728 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[20\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[20\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821728 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[21\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[21\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821728 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[22\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[22\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821728 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[23\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[23\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821728 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[24\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[24\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821728 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[25\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[25\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821728 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[26\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[26\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821728 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[27\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[27\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821729 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[28\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[28\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821729 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[29\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[29\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821729 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[30\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[30\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821729 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[31\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[31\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821729 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[32\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[32\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821729 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[33\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[33\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821729 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[34\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[34\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821729 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[35\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[35\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821730 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[36\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[36\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821730 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[37\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[37\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821730 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[38\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[38\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821730 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[39\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[39\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821730 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[40\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[40\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821730 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[41\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[41\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821730 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[42\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[42\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821730 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[43\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[43\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821730 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[44\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[44\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821730 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[45\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[45\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821730 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[46\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[46\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821730 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[47\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[47\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821730 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[48\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[48\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821730 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[49\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[49\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821730 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[50\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[50\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821730 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[51\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[51\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821730 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[52\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[52\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821730 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[53\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[53\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821730 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[54\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[54\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821731 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[55\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[55\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821731 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[56\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[56\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821731 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[57\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[57\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821731 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[58\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[58\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821731 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[59\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[59\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821731 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[60\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[60\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821731 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[61\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[61\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821731 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[62\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[62\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821731 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[63\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[63\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821731 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[64\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[64\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821731 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[65\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[65\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821731 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[66\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[66\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821731 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[67\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[67\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821731 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[68\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[68\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821731 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[69\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[69\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821731 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[70\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[70\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821731 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[71\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[71\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821731 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[72\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[72\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821732 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[73\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[73\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821732 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[74\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[74\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821732 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[75\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[75\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821732 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[76\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[76\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821732 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[77\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[77\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821732 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[78\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[78\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821732 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[79\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[79\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821732 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[80\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[80\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821732 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[81\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[81\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821732 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[82\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[82\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821732 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[83\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[83\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821732 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[84\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[84\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821732 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[85\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[85\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821732 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[86\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[86\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821732 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[87\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[87\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821732 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[88\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[88\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821732 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[89\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[89\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821732 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[90\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[90\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821733 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[91\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[91\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821733 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[92\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[92\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821733 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[93\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[93\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821733 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[94\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[94\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821733 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[95\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[95\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821733 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[96\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[96\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821733 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[97\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[97\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821733 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[98\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[98\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821733 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[99\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[99\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821733 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[100\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[100\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821733 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[101\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[101\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821733 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[102\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[102\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821733 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[103\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[103\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821733 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[104\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[104\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821733 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[105\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[105\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821733 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[106\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[106\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821733 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[107\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[107\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821734 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[108\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[108\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821734 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[109\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[109\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821734 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[110\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[110\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821734 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[111\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[111\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821734 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[112\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[112\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821734 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[113\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[113\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821734 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[114\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[114\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821734 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[115\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[115\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821734 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[116\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[116\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821734 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[117\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[117\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821734 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[118\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[118\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821734 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[119\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[119\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821734 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[120\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[120\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821734 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[121\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[121\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821734 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[122\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[122\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821734 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[123\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[123\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[124\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[124\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[125\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[125\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[126\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[126\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[2\]\[127\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[2\]\[127\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[0\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[0\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[1\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[1\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[2\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[2\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[3\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[3\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[4\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[4\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[5\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[5\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[6\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[6\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[7\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[7\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[8\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[8\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[9\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[9\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[10\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[10\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[11\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[11\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[12\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[12\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[13\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[13\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[14\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[14\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[15\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[15\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[16\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[16\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[17\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[17\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[18\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[18\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[19\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[19\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821735 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[20\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[20\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821736 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[21\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[21\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821736 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[22\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[22\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821736 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[23\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[23\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821736 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[24\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[24\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821736 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[25\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[25\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821736 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[26\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[26\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821736 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[27\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[27\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821736 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[28\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[28\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821736 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[29\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[29\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821736 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[30\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[30\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821736 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[31\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[31\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821736 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[32\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[32\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821736 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[33\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[33\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821736 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[34\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[34\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821736 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[35\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[35\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821737 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[36\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[36\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821737 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[37\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[37\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821737 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[38\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[38\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821737 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[39\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[39\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821737 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[40\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[40\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821737 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[41\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[41\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821737 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[42\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[42\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821737 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[43\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[43\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821737 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[44\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[44\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821737 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[45\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[45\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821737 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[46\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[46\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821737 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[47\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[47\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821737 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[48\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[48\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821737 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[49\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[49\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821737 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[50\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[50\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821738 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[51\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[51\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821738 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[52\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[52\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821738 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[53\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[53\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821738 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[54\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[54\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821738 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[55\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[55\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821738 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[56\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[56\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821738 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[57\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[57\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[58\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[58\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[59\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[59\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[60\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[60\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[61\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[61\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[62\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[62\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[63\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[63\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[64\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[64\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[65\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[65\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[66\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[66\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[67\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[67\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[68\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[68\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[69\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[69\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[70\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[70\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[71\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[71\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[72\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[72\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[73\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[73\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[74\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[74\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[75\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[75\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[76\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[76\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[77\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[77\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[78\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[78\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821739 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[79\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[79\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821740 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[80\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[80\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821740 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[81\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[81\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821740 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[82\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[82\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821740 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[83\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[83\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821740 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[84\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[84\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821740 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[85\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[85\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821740 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[86\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[86\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821740 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[87\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[87\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821740 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[88\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[88\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821740 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[89\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[89\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821740 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[90\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[90\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821740 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[91\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[91\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821740 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[92\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[92\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821740 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[93\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[93\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821740 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[94\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[94\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821740 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[95\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[95\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821740 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[96\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[96\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821741 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[97\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[97\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821741 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[98\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[98\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821741 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[99\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[99\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821741 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[100\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[100\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821741 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[101\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[101\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821741 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[102\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[102\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821741 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[103\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[103\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821741 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[104\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[104\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821741 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[105\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[105\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821741 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[106\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[106\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821741 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[107\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[107\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821741 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[108\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[108\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821741 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[109\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[109\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821741 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[110\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[110\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821741 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[111\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[111\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821742 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[112\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[112\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821742 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[113\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[113\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821742 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[114\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[114\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821742 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[115\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[115\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821742 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[116\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[116\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821742 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[117\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[117\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821742 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[118\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[118\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821742 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[119\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[119\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821742 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[120\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[120\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821742 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[121\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[121\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821742 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[122\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[122\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821742 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[123\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[123\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821742 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[124\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[124\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821742 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[125\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[125\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821742 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[126\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[126\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821742 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[3\]\[127\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[3\]\[127\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821743 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[0\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[0\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821743 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[1\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[1\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821743 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[2\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[2\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821743 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[3\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[3\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821743 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[4\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[4\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821743 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[5\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[5\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821743 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[6\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[6\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821743 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[7\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[7\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821743 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[8\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[8\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821743 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[9\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[9\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821743 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[10\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[10\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821743 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[11\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[11\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[12\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[12\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[13\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[13\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[14\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[14\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[15\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[15\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[16\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[16\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[17\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[17\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[18\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[18\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[19\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[19\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[20\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[20\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[21\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[21\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[22\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[22\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[23\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[23\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[24\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[24\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[25\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[25\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[26\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[26\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[27\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[27\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[28\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[28\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[29\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[29\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[30\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[30\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[31\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[31\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[32\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[32\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[33\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[33\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[34\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[34\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[35\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[35\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821744 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[36\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[36\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821746 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[37\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[37\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821746 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[38\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[38\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821746 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[39\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[39\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821746 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[40\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[40\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821746 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[41\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[41\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821746 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[42\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[42\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821746 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[43\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[43\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821746 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[44\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[44\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821746 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[45\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[45\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821746 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[46\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[46\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821746 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[47\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[47\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821746 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[48\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[48\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821746 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[49\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[49\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821746 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[50\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[50\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821746 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[51\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[51\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821746 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[52\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[52\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[53\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[53\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[54\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[54\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[55\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[55\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[56\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[56\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[57\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[57\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[58\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[58\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[59\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[59\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[60\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[60\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[61\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[61\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[62\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[62\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[63\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[63\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[64\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[64\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[65\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[65\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[66\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[66\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[67\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[67\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[68\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[68\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[69\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[69\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[70\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[70\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[71\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[71\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[72\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[72\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[73\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[73\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[74\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[74\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821747 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[75\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[75\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821748 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[76\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[76\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821748 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[77\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[77\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821748 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[78\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[78\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821748 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[79\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[79\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821748 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[80\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[80\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821748 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[81\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[81\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821748 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[82\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[82\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821748 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[83\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[83\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821748 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[84\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[84\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821748 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[85\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[85\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821748 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[86\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[86\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821748 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[87\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[87\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821748 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[88\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[88\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821748 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[89\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[89\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821748 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[90\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[90\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821749 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[91\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[91\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821749 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[92\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[92\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821749 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[93\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[93\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821749 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[94\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[94\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821749 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[95\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[95\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821749 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[96\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[96\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821749 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[97\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[97\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821749 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[98\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[98\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821750 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[99\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[99\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821750 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[100\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[100\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821750 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[101\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[101\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821750 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[102\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[102\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821750 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[103\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[103\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821750 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[104\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[104\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821750 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[105\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[105\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821750 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[106\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[106\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821750 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[107\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[107\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821750 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[108\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[108\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821750 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[109\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[109\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821750 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[110\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[110\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821750 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[111\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[111\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821750 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[112\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[112\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821750 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[113\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[113\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821751 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[114\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[114\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821751 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[115\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[115\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821751 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[116\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[116\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821751 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[117\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[117\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821751 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[118\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[118\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821751 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[119\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[119\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821751 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[120\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[120\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821751 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[121\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[121\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821751 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[122\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[122\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821751 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[123\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[123\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821751 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[124\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[124\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821751 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[125\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[125\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821751 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[126\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[126\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821751 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[4\]\[127\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[4\]\[127\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821751 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[0\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[0\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821752 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[1\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[1\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821752 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[2\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[2\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821752 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[3\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[3\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821752 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[4\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[4\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821752 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[5\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[5\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821752 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[6\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[6\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821752 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[7\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[7\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821752 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[8\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[8\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821752 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[9\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[9\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821752 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[10\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[10\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821752 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[11\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[11\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821752 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[12\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[12\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821752 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[13\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[13\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821752 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[14\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[14\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821752 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[15\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[15\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821752 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[16\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[16\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821753 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[17\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[17\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821753 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[18\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[18\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821753 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[19\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[19\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821753 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[20\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[20\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821753 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[21\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[21\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821753 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[22\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[22\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821753 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[23\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[23\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821753 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[24\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[24\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821753 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[25\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[25\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821753 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[26\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[26\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821753 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[27\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[27\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821753 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[28\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[28\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821753 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[29\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[29\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821753 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[30\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[30\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821753 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[31\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[31\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821754 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[32\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[32\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821754 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[33\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[33\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821754 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[34\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[34\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821754 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[35\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[35\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821754 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[36\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[36\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821754 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[37\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[37\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821754 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[38\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[38\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821754 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[39\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[39\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821754 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[40\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[40\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821754 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[41\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[41\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821754 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[42\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[42\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821754 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[43\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[43\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821754 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[44\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[44\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821754 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[45\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[45\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821755 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[46\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[46\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821755 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[47\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[47\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821755 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[48\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[48\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821755 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[49\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[49\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821755 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[50\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[50\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821755 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[51\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[51\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821755 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[52\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[52\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821755 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[53\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[53\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821755 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[54\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[54\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821755 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[55\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[55\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821755 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[56\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[56\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821755 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[57\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[57\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821755 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[58\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[58\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821755 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[59\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[59\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[60\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[60\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[61\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[61\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[62\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[62\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[63\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[63\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[64\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[64\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[65\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[65\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[66\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[66\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[67\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[67\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[68\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[68\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[69\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[69\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[70\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[70\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[71\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[71\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[72\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[72\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[73\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[73\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[74\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[74\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[75\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[75\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[76\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[76\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[77\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[77\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[78\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[78\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[79\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[79\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[80\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[80\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[81\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[81\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821756 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[82\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[82\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821758 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[83\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[83\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821758 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[84\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[84\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821758 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[85\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[85\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821758 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[86\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[86\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821758 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[87\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[87\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821758 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[88\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[88\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821758 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[89\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[89\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821758 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[90\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[90\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821758 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[91\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[91\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821758 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[92\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[92\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821758 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[93\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[93\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821758 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[94\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[94\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821758 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[95\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[95\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821758 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[96\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[96\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821758 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[97\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[97\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821759 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[98\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[98\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821759 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[99\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[99\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821759 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[100\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[100\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821759 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[101\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[101\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821759 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[102\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[102\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821759 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[103\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[103\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821759 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[104\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[104\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821759 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[105\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[105\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821759 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[106\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[106\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821759 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[107\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[107\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821759 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[108\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[108\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821759 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[109\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[109\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821759 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[110\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[110\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821760 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[111\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[111\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821760 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[112\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[112\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821760 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[113\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[113\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821760 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[114\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[114\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821760 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[115\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[115\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821760 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[116\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[116\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821760 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[117\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[117\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821760 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[118\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[118\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821760 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[119\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[119\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821760 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[120\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[120\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821760 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[121\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[121\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821760 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[122\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[122\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821761 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[123\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[123\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821761 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[124\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[124\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821761 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[125\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[125\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821761 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[126\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[126\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821761 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[5\]\[127\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[5\]\[127\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821761 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[0\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[0\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821761 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[1\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[1\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821761 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[2\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[2\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821761 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[3\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[3\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821761 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[4\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[4\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821761 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[5\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[5\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821761 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[6\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[6\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821762 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[7\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[7\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821762 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[8\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[8\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821762 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[9\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[9\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821762 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[10\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[10\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821762 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[11\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[11\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821762 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[12\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[12\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821762 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[13\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[13\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821762 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[14\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[14\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821762 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[15\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[15\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821762 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[16\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[16\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821762 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[17\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[17\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821762 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[18\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[18\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821762 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[19\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[19\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821763 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[20\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[20\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821763 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[21\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[21\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821763 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[22\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[22\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821763 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[23\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[23\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821763 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[24\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[24\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821763 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[25\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[25\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821763 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[26\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[26\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821763 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[27\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[27\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821763 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[28\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[28\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821763 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[29\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[29\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821763 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[30\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[30\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821763 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[31\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[31\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821764 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[32\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[32\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821764 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[33\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[33\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821764 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[34\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[34\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821764 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[35\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[35\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821764 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[36\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[36\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821764 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[37\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[37\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821764 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[38\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[38\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821764 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[39\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[39\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821764 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[40\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[40\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821764 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[41\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[41\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821764 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[42\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[42\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821764 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[43\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[43\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821765 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[44\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[44\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821765 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[45\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[45\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821765 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[46\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[46\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821765 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[47\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[47\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821765 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[48\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[48\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821765 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[49\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[49\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821765 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[50\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[50\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821765 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[51\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[51\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821765 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[52\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[52\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821765 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[53\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[53\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821765 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[54\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[54\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821765 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[55\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[55\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821765 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[56\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[56\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821765 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[57\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[57\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821765 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[58\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[58\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821765 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[59\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[59\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821765 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[60\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[60\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821765 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[61\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[61\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821765 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[62\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[62\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821765 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[63\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[63\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821766 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[64\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[64\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821766 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[65\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[65\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821766 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[66\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[66\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821766 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[67\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[67\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821766 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[68\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[68\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821766 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[69\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[69\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821766 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[70\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[70\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821766 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[71\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[71\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821766 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[72\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[72\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821766 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[73\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[73\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821766 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[74\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[74\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821766 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[75\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[75\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821767 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[76\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[76\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821767 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[77\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[77\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821767 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[78\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[78\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821767 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[79\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[79\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821767 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[80\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[80\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821767 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[81\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[81\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821767 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[82\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[82\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821767 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[83\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[83\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821767 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[84\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[84\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821767 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[85\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[85\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821767 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[86\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[86\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821767 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[87\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[87\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821767 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[88\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[88\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821767 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[89\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[89\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821767 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[90\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[90\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821767 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[91\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[91\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821767 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[92\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[92\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821767 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[93\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[93\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821769 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[94\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[94\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821769 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[95\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[95\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821769 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[96\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[96\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821769 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[97\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[97\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821769 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[98\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[98\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821769 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[99\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[99\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821769 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[100\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[100\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821769 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[101\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[101\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821769 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[102\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[102\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821769 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[103\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[103\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821769 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[104\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[104\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821769 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[105\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[105\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821770 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[106\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[106\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821770 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[107\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[107\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821770 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[108\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[108\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821770 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[109\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[109\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821770 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[110\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[110\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821770 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[111\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[111\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821770 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[112\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[112\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821770 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[113\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[113\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821770 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[114\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[114\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821770 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[115\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[115\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821770 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[116\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[116\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821771 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[117\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[117\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821771 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[118\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[118\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821771 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[119\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[119\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821771 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[120\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[120\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821771 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[121\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[121\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821771 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[122\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[122\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821771 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[123\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[123\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821771 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[124\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[124\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821771 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[125\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[125\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821771 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[126\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[126\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821771 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[6\]\[127\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[6\]\[127\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821771 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[0\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[0\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821771 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[1\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[1\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821771 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[2\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[2\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821771 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[3\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[3\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821771 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[4\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[4\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821771 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[5\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[5\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821771 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[6\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[6\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821772 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[7\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[7\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821772 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[8\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[8\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821772 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[9\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[9\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821772 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[10\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[10\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821772 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[11\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[11\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821772 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[12\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[12\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821772 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[13\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[13\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821772 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[14\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[14\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821772 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[15\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[15\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821772 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[16\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[16\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821772 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[17\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[17\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821772 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[18\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[18\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821773 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[19\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[19\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821773 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[20\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[20\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821773 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[21\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[21\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821773 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[22\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[22\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821773 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[23\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[23\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821773 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[24\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[24\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821773 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[25\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[25\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821773 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[26\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[26\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821773 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[27\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[27\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821773 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[28\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[28\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821773 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[29\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[29\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821773 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[30\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[30\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821774 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[31\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[31\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821774 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[32\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[32\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821774 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[33\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[33\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821774 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[34\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[34\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821774 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[35\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[35\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821774 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[36\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[36\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821774 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[37\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[37\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821774 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[38\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[38\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821774 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[39\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[39\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821774 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[40\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[40\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821774 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[41\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[41\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821774 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[42\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[42\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821775 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[43\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[43\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821775 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[44\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[44\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821775 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[45\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[45\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821775 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[46\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[46\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821775 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[47\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[47\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821775 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[48\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[48\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821775 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[49\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[49\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821775 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[50\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[50\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821775 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[51\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[51\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821775 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[52\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[52\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821775 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[53\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[53\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821776 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[54\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[54\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821776 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[55\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[55\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821776 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[56\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[56\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821776 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[57\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[57\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821776 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[58\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[58\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821776 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[59\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[59\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821776 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[60\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[60\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821777 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[61\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[61\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821777 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[62\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[62\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821777 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[63\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[63\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821777 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[64\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[64\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821777 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[65\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[65\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821777 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[66\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[66\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821777 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[67\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[67\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821777 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[68\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[68\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821777 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[69\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[69\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821777 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[70\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[70\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821777 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[71\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[71\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821777 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[72\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[72\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821777 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[73\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[73\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821778 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[74\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[74\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821778 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[75\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[75\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821778 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[76\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[76\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821778 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[77\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[77\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821778 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[78\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[78\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821778 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[79\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[79\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821778 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[80\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[80\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821778 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[81\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[81\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821778 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[82\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[82\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821778 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[83\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[83\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821778 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[84\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[84\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821778 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[85\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[85\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821779 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[86\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[86\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821779 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[87\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[87\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821779 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[88\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[88\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821779 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[89\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[89\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821779 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[90\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[90\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821779 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[91\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[91\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821779 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[92\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[92\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821779 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[93\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[93\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821779 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[94\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[94\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821779 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[95\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[95\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821779 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[96\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[96\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821779 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[97\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[97\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821779 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[98\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[98\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821779 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[99\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[99\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821779 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[100\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[100\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821779 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[101\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[101\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821779 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[102\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[102\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821779 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[103\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[103\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821780 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[104\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[104\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821780 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[105\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[105\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821780 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[106\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[106\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821780 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[107\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[107\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821780 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[108\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[108\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821780 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[109\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[109\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821780 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[110\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[110\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821780 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[111\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[111\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821780 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[112\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[112\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821780 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[113\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[113\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821780 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[114\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[114\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821780 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[115\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[115\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821781 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[116\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[116\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821781 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[117\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[117\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821781 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[118\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[118\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821781 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[119\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[119\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821781 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[120\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[120\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821781 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[121\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[121\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821781 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[122\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[122\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821781 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[123\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[123\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821781 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[124\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[124\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821781 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[125\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[125\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821781 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[126\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[126\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821781 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_DATA\[7\]\[127\] cache_controller.v(89) " "Inferred latch for \"cache_DATA\[7\]\[127\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821782 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[0\]\[0\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[0\]\[0\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821782 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[0\]\[1\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[0\]\[1\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821782 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[0\]\[2\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[0\]\[2\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821782 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[1\]\[0\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[1\]\[0\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821782 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[1\]\[1\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[1\]\[1\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821782 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[1\]\[2\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[1\]\[2\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821782 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[2\]\[0\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[2\]\[0\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821782 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[2\]\[1\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[2\]\[1\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821782 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[2\]\[2\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[2\]\[2\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821782 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[3\]\[0\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[3\]\[0\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821782 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[3\]\[1\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[3\]\[1\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821782 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[3\]\[2\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[3\]\[2\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821782 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[4\]\[0\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[4\]\[0\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821783 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[4\]\[1\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[4\]\[1\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821783 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[4\]\[2\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[4\]\[2\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821783 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[5\]\[0\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[5\]\[0\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821783 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[5\]\[1\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[5\]\[1\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821783 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[5\]\[2\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[5\]\[2\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821783 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[6\]\[0\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[6\]\[0\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821783 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[6\]\[1\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[6\]\[1\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821783 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[6\]\[2\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[6\]\[2\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821783 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[7\]\[0\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[7\]\[0\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821783 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[7\]\[1\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[7\]\[1\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821783 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_TAG\[7\]\[2\] cache_controller.v(89) " "Inferred latch for \"cache_TAG\[7\]\[2\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821784 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_VALID\[0\] cache_controller.v(89) " "Inferred latch for \"cache_VALID\[0\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821784 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_VALID\[1\] cache_controller.v(89) " "Inferred latch for \"cache_VALID\[1\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821784 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_VALID\[2\] cache_controller.v(89) " "Inferred latch for \"cache_VALID\[2\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821784 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_VALID\[3\] cache_controller.v(89) " "Inferred latch for \"cache_VALID\[3\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821784 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_VALID\[4\] cache_controller.v(89) " "Inferred latch for \"cache_VALID\[4\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821784 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_VALID\[5\] cache_controller.v(89) " "Inferred latch for \"cache_VALID\[5\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821784 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_VALID\[6\] cache_controller.v(89) " "Inferred latch for \"cache_VALID\[6\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821784 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_VALID\[7\] cache_controller.v(89) " "Inferred latch for \"cache_VALID\[7\]\" at cache_controller.v(89)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821784 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] cache_controller.v(30) " "Inferred latch for \"address\[2\]\" at cache_controller.v(30)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821784 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] cache_controller.v(30) " "Inferred latch for \"address\[3\]\" at cache_controller.v(30)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821784 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] cache_controller.v(30) " "Inferred latch for \"address\[4\]\" at cache_controller.v(30)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821785 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] cache_controller.v(30) " "Inferred latch for \"address\[5\]\" at cache_controller.v(30)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821785 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] cache_controller.v(30) " "Inferred latch for \"address\[6\]\" at cache_controller.v(30)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821785 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] cache_controller.v(30) " "Inferred latch for \"address\[7\]\" at cache_controller.v(30)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821785 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] cache_controller.v(30) " "Inferred latch for \"address\[8\]\" at cache_controller.v(30)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821785 "|cache_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] cache_controller.v(30) " "Inferred latch for \"address\[9\]\" at cache_controller.v(30)" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018821785 "|cache_controller"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[7\] " "Latch address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_instruction\[7\] " "Ports D and ENA on the latch are fed by the same signal current_instruction\[7\]" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722018822609 ""}  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722018822609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[4\] " "Latch address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_instruction\[4\] " "Ports D and ENA on the latch are fed by the same signal current_instruction\[4\]" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722018822609 ""}  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722018822609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[5\] " "Latch address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_instruction\[5\] " "Ports D and ENA on the latch are fed by the same signal current_instruction\[5\]" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722018822609 ""}  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722018822609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[6\] " "Latch address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_instruction\[6\] " "Ports D and ENA on the latch are fed by the same signal current_instruction\[6\]" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722018822610 ""}  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722018822610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[8\] " "Latch address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_instruction\[8\] " "Ports D and ENA on the latch are fed by the same signal current_instruction\[8\]" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722018822610 ""}  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722018822610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[9\] " "Latch address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_instruction\[9\] " "Ports D and ENA on the latch are fed by the same signal current_instruction\[9\]" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722018822610 ""}  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722018822610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[2\] " "Latch address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal current_instruction\[2\]" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722018822610 ""}  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722018822610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[3\] " "Latch address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_instruction\[3\] " "Ports D and ENA on the latch are fed by the same signal current_instruction\[3\]" {  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722018822610 ""}  } { { "../Source_Files/cache_controller.v" "" { Text "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722018822610 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722018822871 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Design_Files/output_files/cache_controller.map.smsg " "Generated suppressed messages file F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Design_Files/output_files/cache_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018823333 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722018823877 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722018823877 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1692 " "Implemented 1692 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "163 " "Implemented 163 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722018824096 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722018824096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1489 " "Implemented 1489 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722018824096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722018824096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722018824139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 27 00:03:44 2024 " "Processing ended: Sat Jul 27 00:03:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722018824139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722018824139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722018824139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722018824139 ""}
