
stm32_pwm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002210  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080022d0  080022d0  000122d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002300  08002300  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002300  08002300  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002300  08002300  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002300  08002300  00012300  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002304  08002304  00012304  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002308  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000060  2000000c  08002314  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000006c  08002314  0002006c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006e8e  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000012e4  00000000  00000000  00026ec2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000880  00000000  00000000  000281a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000007d8  00000000  00000000  00028a28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000c09a  00000000  00000000  00029200  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006425  00000000  00000000  0003529a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00047789  00000000  00000000  0003b6bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00082e48  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e18  00000000  00000000  00082ec4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080022b8 	.word	0x080022b8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080022b8 	.word	0x080022b8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 f9fd 	bl	8000624 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f823 	bl	8000274 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 f8ef 	bl	8000410 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000232:	f000 f86b 	bl	800030c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000236:	4b0d      	ldr	r3, [pc, #52]	; (800026c <main+0x4c>)
 8000238:	2100      	movs	r1, #0
 800023a:	0018      	movs	r0, r3
 800023c:	f001 f978 	bl	8001530 <HAL_TIM_PWM_Start>
	  	  HAL_Delay(500);
	  	  htim3.Instance->CCR1 = 500;  // duty cycle is 2.5 ms
	  	  HAL_Delay(500);
*/

	  int i=1;
 8000240:	2301      	movs	r3, #1
 8000242:	607b      	str	r3, [r7, #4]
	  for (i = 0; i < 1000; ++i) {
 8000244:	2300      	movs	r3, #0
 8000246:	607b      	str	r3, [r7, #4]
 8000248:	e00b      	b.n	8000262 <main+0x42>
		htim3.Instance->CCR1 = i;
 800024a:	4b08      	ldr	r3, [pc, #32]	; (800026c <main+0x4c>)
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	687a      	ldr	r2, [r7, #4]
 8000250:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_Delay(1000);
 8000252:	23fa      	movs	r3, #250	; 0xfa
 8000254:	009b      	lsls	r3, r3, #2
 8000256:	0018      	movs	r0, r3
 8000258:	f000 fa48 	bl	80006ec <HAL_Delay>
	  for (i = 0; i < 1000; ++i) {
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	3301      	adds	r3, #1
 8000260:	607b      	str	r3, [r7, #4]
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	4a02      	ldr	r2, [pc, #8]	; (8000270 <main+0x50>)
 8000266:	4293      	cmp	r3, r2
 8000268:	ddef      	ble.n	800024a <main+0x2a>
  {
 800026a:	e7e9      	b.n	8000240 <main+0x20>
 800026c:	20000028 	.word	0x20000028
 8000270:	000003e7 	.word	0x000003e7

08000274 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000274:	b590      	push	{r4, r7, lr}
 8000276:	b091      	sub	sp, #68	; 0x44
 8000278:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800027a:	2410      	movs	r4, #16
 800027c:	193b      	adds	r3, r7, r4
 800027e:	0018      	movs	r0, r3
 8000280:	2330      	movs	r3, #48	; 0x30
 8000282:	001a      	movs	r2, r3
 8000284:	2100      	movs	r1, #0
 8000286:	f002 f80f 	bl	80022a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800028a:	003b      	movs	r3, r7
 800028c:	0018      	movs	r0, r3
 800028e:	2310      	movs	r3, #16
 8000290:	001a      	movs	r2, r3
 8000292:	2100      	movs	r1, #0
 8000294:	f002 f808 	bl	80022a8 <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000298:	0021      	movs	r1, r4
 800029a:	187b      	adds	r3, r7, r1
 800029c:	2202      	movs	r2, #2
 800029e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002a0:	187b      	adds	r3, r7, r1
 80002a2:	2201      	movs	r2, #1
 80002a4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002a6:	187b      	adds	r3, r7, r1
 80002a8:	2210      	movs	r2, #16
 80002aa:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002ac:	187b      	adds	r3, r7, r1
 80002ae:	2202      	movs	r2, #2
 80002b0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002b2:	187b      	adds	r3, r7, r1
 80002b4:	2280      	movs	r2, #128	; 0x80
 80002b6:	0212      	lsls	r2, r2, #8
 80002b8:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80002ba:	187b      	adds	r3, r7, r1
 80002bc:	2280      	movs	r2, #128	; 0x80
 80002be:	0352      	lsls	r2, r2, #13
 80002c0:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002c2:	187b      	adds	r3, r7, r1
 80002c4:	2200      	movs	r2, #0
 80002c6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002c8:	187b      	adds	r3, r7, r1
 80002ca:	0018      	movs	r0, r3
 80002cc:	f000 fc7e 	bl	8000bcc <HAL_RCC_OscConfig>
 80002d0:	1e03      	subs	r3, r0, #0
 80002d2:	d001      	beq.n	80002d8 <SystemClock_Config+0x64>
  {
    Error_Handler();
 80002d4:	f000 f8c2 	bl	800045c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002d8:	003b      	movs	r3, r7
 80002da:	2207      	movs	r2, #7
 80002dc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002de:	003b      	movs	r3, r7
 80002e0:	2202      	movs	r2, #2
 80002e2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002e4:	003b      	movs	r3, r7
 80002e6:	2200      	movs	r2, #0
 80002e8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ea:	003b      	movs	r3, r7
 80002ec:	2200      	movs	r2, #0
 80002ee:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002f0:	003b      	movs	r3, r7
 80002f2:	2101      	movs	r1, #1
 80002f4:	0018      	movs	r0, r3
 80002f6:	f000 ff87 	bl	8001208 <HAL_RCC_ClockConfig>
 80002fa:	1e03      	subs	r3, r0, #0
 80002fc:	d001      	beq.n	8000302 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80002fe:	f000 f8ad 	bl	800045c <Error_Handler>
  }
}
 8000302:	46c0      	nop			; (mov r8, r8)
 8000304:	46bd      	mov	sp, r7
 8000306:	b011      	add	sp, #68	; 0x44
 8000308:	bd90      	pop	{r4, r7, pc}
	...

0800030c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b08e      	sub	sp, #56	; 0x38
 8000310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000312:	2328      	movs	r3, #40	; 0x28
 8000314:	18fb      	adds	r3, r7, r3
 8000316:	0018      	movs	r0, r3
 8000318:	2310      	movs	r3, #16
 800031a:	001a      	movs	r2, r3
 800031c:	2100      	movs	r1, #0
 800031e:	f001 ffc3 	bl	80022a8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000322:	2320      	movs	r3, #32
 8000324:	18fb      	adds	r3, r7, r3
 8000326:	0018      	movs	r0, r3
 8000328:	2308      	movs	r3, #8
 800032a:	001a      	movs	r2, r3
 800032c:	2100      	movs	r1, #0
 800032e:	f001 ffbb 	bl	80022a8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000332:	1d3b      	adds	r3, r7, #4
 8000334:	0018      	movs	r0, r3
 8000336:	231c      	movs	r3, #28
 8000338:	001a      	movs	r2, r3
 800033a:	2100      	movs	r1, #0
 800033c:	f001 ffb4 	bl	80022a8 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000340:	4b30      	ldr	r3, [pc, #192]	; (8000404 <MX_TIM3_Init+0xf8>)
 8000342:	4a31      	ldr	r2, [pc, #196]	; (8000408 <MX_TIM3_Init+0xfc>)
 8000344:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 48000;
 8000346:	4b2f      	ldr	r3, [pc, #188]	; (8000404 <MX_TIM3_Init+0xf8>)
 8000348:	4a30      	ldr	r2, [pc, #192]	; (800040c <MX_TIM3_Init+0x100>)
 800034a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800034c:	4b2d      	ldr	r3, [pc, #180]	; (8000404 <MX_TIM3_Init+0xf8>)
 800034e:	2200      	movs	r2, #0
 8000350:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8000352:	4b2c      	ldr	r3, [pc, #176]	; (8000404 <MX_TIM3_Init+0xf8>)
 8000354:	22fa      	movs	r2, #250	; 0xfa
 8000356:	0092      	lsls	r2, r2, #2
 8000358:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800035a:	4b2a      	ldr	r3, [pc, #168]	; (8000404 <MX_TIM3_Init+0xf8>)
 800035c:	2200      	movs	r2, #0
 800035e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000360:	4b28      	ldr	r3, [pc, #160]	; (8000404 <MX_TIM3_Init+0xf8>)
 8000362:	2200      	movs	r2, #0
 8000364:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000366:	4b27      	ldr	r3, [pc, #156]	; (8000404 <MX_TIM3_Init+0xf8>)
 8000368:	0018      	movs	r0, r3
 800036a:	f001 f881 	bl	8001470 <HAL_TIM_Base_Init>
 800036e:	1e03      	subs	r3, r0, #0
 8000370:	d001      	beq.n	8000376 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8000372:	f000 f873 	bl	800045c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000376:	2128      	movs	r1, #40	; 0x28
 8000378:	187b      	adds	r3, r7, r1
 800037a:	2280      	movs	r2, #128	; 0x80
 800037c:	0152      	lsls	r2, r2, #5
 800037e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000380:	187a      	adds	r2, r7, r1
 8000382:	4b20      	ldr	r3, [pc, #128]	; (8000404 <MX_TIM3_Init+0xf8>)
 8000384:	0011      	movs	r1, r2
 8000386:	0018      	movs	r0, r3
 8000388:	f001 faec 	bl	8001964 <HAL_TIM_ConfigClockSource>
 800038c:	1e03      	subs	r3, r0, #0
 800038e:	d001      	beq.n	8000394 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8000390:	f000 f864 	bl	800045c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000394:	4b1b      	ldr	r3, [pc, #108]	; (8000404 <MX_TIM3_Init+0xf8>)
 8000396:	0018      	movs	r0, r3
 8000398:	f001 f896 	bl	80014c8 <HAL_TIM_PWM_Init>
 800039c:	1e03      	subs	r3, r0, #0
 800039e:	d001      	beq.n	80003a4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80003a0:	f000 f85c 	bl	800045c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003a4:	2120      	movs	r1, #32
 80003a6:	187b      	adds	r3, r7, r1
 80003a8:	2200      	movs	r2, #0
 80003aa:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003ac:	187b      	adds	r3, r7, r1
 80003ae:	2200      	movs	r2, #0
 80003b0:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80003b2:	187a      	adds	r2, r7, r1
 80003b4:	4b13      	ldr	r3, [pc, #76]	; (8000404 <MX_TIM3_Init+0xf8>)
 80003b6:	0011      	movs	r1, r2
 80003b8:	0018      	movs	r0, r3
 80003ba:	f001 fee9 	bl	8002190 <HAL_TIMEx_MasterConfigSynchronization>
 80003be:	1e03      	subs	r3, r0, #0
 80003c0:	d001      	beq.n	80003c6 <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 80003c2:	f000 f84b 	bl	800045c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80003c6:	1d3b      	adds	r3, r7, #4
 80003c8:	2260      	movs	r2, #96	; 0x60
 80003ca:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 500;
 80003cc:	1d3b      	adds	r3, r7, #4
 80003ce:	22fa      	movs	r2, #250	; 0xfa
 80003d0:	0052      	lsls	r2, r2, #1
 80003d2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80003d4:	1d3b      	adds	r3, r7, #4
 80003d6:	2200      	movs	r2, #0
 80003d8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80003da:	1d3b      	adds	r3, r7, #4
 80003dc:	2200      	movs	r2, #0
 80003de:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80003e0:	1d39      	adds	r1, r7, #4
 80003e2:	4b08      	ldr	r3, [pc, #32]	; (8000404 <MX_TIM3_Init+0xf8>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	0018      	movs	r0, r3
 80003e8:	f001 fa04 	bl	80017f4 <HAL_TIM_PWM_ConfigChannel>
 80003ec:	1e03      	subs	r3, r0, #0
 80003ee:	d001      	beq.n	80003f4 <MX_TIM3_Init+0xe8>
  {
    Error_Handler();
 80003f0:	f000 f834 	bl	800045c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80003f4:	4b03      	ldr	r3, [pc, #12]	; (8000404 <MX_TIM3_Init+0xf8>)
 80003f6:	0018      	movs	r0, r3
 80003f8:	f000 f880 	bl	80004fc <HAL_TIM_MspPostInit>

}
 80003fc:	46c0      	nop			; (mov r8, r8)
 80003fe:	46bd      	mov	sp, r7
 8000400:	b00e      	add	sp, #56	; 0x38
 8000402:	bd80      	pop	{r7, pc}
 8000404:	20000028 	.word	0x20000028
 8000408:	40000400 	.word	0x40000400
 800040c:	0000bb80 	.word	0x0000bb80

08000410 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b082      	sub	sp, #8
 8000414:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000416:	4b10      	ldr	r3, [pc, #64]	; (8000458 <MX_GPIO_Init+0x48>)
 8000418:	695a      	ldr	r2, [r3, #20]
 800041a:	4b0f      	ldr	r3, [pc, #60]	; (8000458 <MX_GPIO_Init+0x48>)
 800041c:	2180      	movs	r1, #128	; 0x80
 800041e:	03c9      	lsls	r1, r1, #15
 8000420:	430a      	orrs	r2, r1
 8000422:	615a      	str	r2, [r3, #20]
 8000424:	4b0c      	ldr	r3, [pc, #48]	; (8000458 <MX_GPIO_Init+0x48>)
 8000426:	695a      	ldr	r2, [r3, #20]
 8000428:	2380      	movs	r3, #128	; 0x80
 800042a:	03db      	lsls	r3, r3, #15
 800042c:	4013      	ands	r3, r2
 800042e:	607b      	str	r3, [r7, #4]
 8000430:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000432:	4b09      	ldr	r3, [pc, #36]	; (8000458 <MX_GPIO_Init+0x48>)
 8000434:	695a      	ldr	r2, [r3, #20]
 8000436:	4b08      	ldr	r3, [pc, #32]	; (8000458 <MX_GPIO_Init+0x48>)
 8000438:	2180      	movs	r1, #128	; 0x80
 800043a:	0289      	lsls	r1, r1, #10
 800043c:	430a      	orrs	r2, r1
 800043e:	615a      	str	r2, [r3, #20]
 8000440:	4b05      	ldr	r3, [pc, #20]	; (8000458 <MX_GPIO_Init+0x48>)
 8000442:	695a      	ldr	r2, [r3, #20]
 8000444:	2380      	movs	r3, #128	; 0x80
 8000446:	029b      	lsls	r3, r3, #10
 8000448:	4013      	ands	r3, r2
 800044a:	603b      	str	r3, [r7, #0]
 800044c:	683b      	ldr	r3, [r7, #0]

}
 800044e:	46c0      	nop			; (mov r8, r8)
 8000450:	46bd      	mov	sp, r7
 8000452:	b002      	add	sp, #8
 8000454:	bd80      	pop	{r7, pc}
 8000456:	46c0      	nop			; (mov r8, r8)
 8000458:	40021000 	.word	0x40021000

0800045c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000460:	46c0      	nop			; (mov r8, r8)
 8000462:	46bd      	mov	sp, r7
 8000464:	bd80      	pop	{r7, pc}
	...

08000468 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800046e:	4b0f      	ldr	r3, [pc, #60]	; (80004ac <HAL_MspInit+0x44>)
 8000470:	699a      	ldr	r2, [r3, #24]
 8000472:	4b0e      	ldr	r3, [pc, #56]	; (80004ac <HAL_MspInit+0x44>)
 8000474:	2101      	movs	r1, #1
 8000476:	430a      	orrs	r2, r1
 8000478:	619a      	str	r2, [r3, #24]
 800047a:	4b0c      	ldr	r3, [pc, #48]	; (80004ac <HAL_MspInit+0x44>)
 800047c:	699b      	ldr	r3, [r3, #24]
 800047e:	2201      	movs	r2, #1
 8000480:	4013      	ands	r3, r2
 8000482:	607b      	str	r3, [r7, #4]
 8000484:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000486:	4b09      	ldr	r3, [pc, #36]	; (80004ac <HAL_MspInit+0x44>)
 8000488:	69da      	ldr	r2, [r3, #28]
 800048a:	4b08      	ldr	r3, [pc, #32]	; (80004ac <HAL_MspInit+0x44>)
 800048c:	2180      	movs	r1, #128	; 0x80
 800048e:	0549      	lsls	r1, r1, #21
 8000490:	430a      	orrs	r2, r1
 8000492:	61da      	str	r2, [r3, #28]
 8000494:	4b05      	ldr	r3, [pc, #20]	; (80004ac <HAL_MspInit+0x44>)
 8000496:	69da      	ldr	r2, [r3, #28]
 8000498:	2380      	movs	r3, #128	; 0x80
 800049a:	055b      	lsls	r3, r3, #21
 800049c:	4013      	ands	r3, r2
 800049e:	603b      	str	r3, [r7, #0]
 80004a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	46bd      	mov	sp, r7
 80004a6:	b002      	add	sp, #8
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	40021000 	.word	0x40021000

080004b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b084      	sub	sp, #16
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	4a0d      	ldr	r2, [pc, #52]	; (80004f4 <HAL_TIM_Base_MspInit+0x44>)
 80004be:	4293      	cmp	r3, r2
 80004c0:	d113      	bne.n	80004ea <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80004c2:	4b0d      	ldr	r3, [pc, #52]	; (80004f8 <HAL_TIM_Base_MspInit+0x48>)
 80004c4:	69da      	ldr	r2, [r3, #28]
 80004c6:	4b0c      	ldr	r3, [pc, #48]	; (80004f8 <HAL_TIM_Base_MspInit+0x48>)
 80004c8:	2102      	movs	r1, #2
 80004ca:	430a      	orrs	r2, r1
 80004cc:	61da      	str	r2, [r3, #28]
 80004ce:	4b0a      	ldr	r3, [pc, #40]	; (80004f8 <HAL_TIM_Base_MspInit+0x48>)
 80004d0:	69db      	ldr	r3, [r3, #28]
 80004d2:	2202      	movs	r2, #2
 80004d4:	4013      	ands	r3, r2
 80004d6:	60fb      	str	r3, [r7, #12]
 80004d8:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80004da:	2200      	movs	r2, #0
 80004dc:	2100      	movs	r1, #0
 80004de:	2010      	movs	r0, #16
 80004e0:	f000 f9d2 	bl	8000888 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80004e4:	2010      	movs	r0, #16
 80004e6:	f000 f9e4 	bl	80008b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80004ea:	46c0      	nop			; (mov r8, r8)
 80004ec:	46bd      	mov	sp, r7
 80004ee:	b004      	add	sp, #16
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)
 80004f4:	40000400 	.word	0x40000400
 80004f8:	40021000 	.word	0x40021000

080004fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b088      	sub	sp, #32
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000504:	230c      	movs	r3, #12
 8000506:	18fb      	adds	r3, r7, r3
 8000508:	0018      	movs	r0, r3
 800050a:	2314      	movs	r3, #20
 800050c:	001a      	movs	r2, r3
 800050e:	2100      	movs	r1, #0
 8000510:	f001 feca 	bl	80022a8 <memset>
  if(htim->Instance==TIM3)
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	4a15      	ldr	r2, [pc, #84]	; (8000570 <HAL_TIM_MspPostInit+0x74>)
 800051a:	4293      	cmp	r3, r2
 800051c:	d124      	bne.n	8000568 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800051e:	4b15      	ldr	r3, [pc, #84]	; (8000574 <HAL_TIM_MspPostInit+0x78>)
 8000520:	695a      	ldr	r2, [r3, #20]
 8000522:	4b14      	ldr	r3, [pc, #80]	; (8000574 <HAL_TIM_MspPostInit+0x78>)
 8000524:	2180      	movs	r1, #128	; 0x80
 8000526:	0289      	lsls	r1, r1, #10
 8000528:	430a      	orrs	r2, r1
 800052a:	615a      	str	r2, [r3, #20]
 800052c:	4b11      	ldr	r3, [pc, #68]	; (8000574 <HAL_TIM_MspPostInit+0x78>)
 800052e:	695a      	ldr	r2, [r3, #20]
 8000530:	2380      	movs	r3, #128	; 0x80
 8000532:	029b      	lsls	r3, r3, #10
 8000534:	4013      	ands	r3, r2
 8000536:	60bb      	str	r3, [r7, #8]
 8000538:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800053a:	210c      	movs	r1, #12
 800053c:	187b      	adds	r3, r7, r1
 800053e:	2240      	movs	r2, #64	; 0x40
 8000540:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000542:	187b      	adds	r3, r7, r1
 8000544:	2202      	movs	r2, #2
 8000546:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000548:	187b      	adds	r3, r7, r1
 800054a:	2200      	movs	r2, #0
 800054c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800054e:	187b      	adds	r3, r7, r1
 8000550:	2200      	movs	r2, #0
 8000552:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000554:	187b      	adds	r3, r7, r1
 8000556:	2201      	movs	r2, #1
 8000558:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800055a:	187a      	adds	r2, r7, r1
 800055c:	2390      	movs	r3, #144	; 0x90
 800055e:	05db      	lsls	r3, r3, #23
 8000560:	0011      	movs	r1, r2
 8000562:	0018      	movs	r0, r3
 8000564:	f000 f9c2 	bl	80008ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000568:	46c0      	nop			; (mov r8, r8)
 800056a:	46bd      	mov	sp, r7
 800056c:	b008      	add	sp, #32
 800056e:	bd80      	pop	{r7, pc}
 8000570:	40000400 	.word	0x40000400
 8000574:	40021000 	.word	0x40021000

08000578 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800057c:	46c0      	nop			; (mov r8, r8)
 800057e:	46bd      	mov	sp, r7
 8000580:	bd80      	pop	{r7, pc}

08000582 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000582:	b580      	push	{r7, lr}
 8000584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000586:	e7fe      	b.n	8000586 <HardFault_Handler+0x4>

08000588 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800058c:	46c0      	nop			; (mov r8, r8)
 800058e:	46bd      	mov	sp, r7
 8000590:	bd80      	pop	{r7, pc}

08000592 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000592:	b580      	push	{r7, lr}
 8000594:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000596:	46c0      	nop			; (mov r8, r8)
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}

0800059c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005a0:	f000 f888 	bl	80006b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005a4:	46c0      	nop			; (mov r8, r8)
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
	...

080005ac <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80005b0:	4b03      	ldr	r3, [pc, #12]	; (80005c0 <TIM3_IRQHandler+0x14>)
 80005b2:	0018      	movs	r0, r3
 80005b4:	f001 f808 	bl	80015c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80005b8:	46c0      	nop			; (mov r8, r8)
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	46c0      	nop			; (mov r8, r8)
 80005c0:	20000028 	.word	0x20000028

080005c4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80005c8:	46c0      	nop			; (mov r8, r8)
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
	...

080005d0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80005d0:	480d      	ldr	r0, [pc, #52]	; (8000608 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80005d2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005d4:	480d      	ldr	r0, [pc, #52]	; (800060c <LoopForever+0x6>)
  ldr r1, =_edata
 80005d6:	490e      	ldr	r1, [pc, #56]	; (8000610 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005d8:	4a0e      	ldr	r2, [pc, #56]	; (8000614 <LoopForever+0xe>)
  movs r3, #0
 80005da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005dc:	e002      	b.n	80005e4 <LoopCopyDataInit>

080005de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005e2:	3304      	adds	r3, #4

080005e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005e8:	d3f9      	bcc.n	80005de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005ea:	4a0b      	ldr	r2, [pc, #44]	; (8000618 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005ec:	4c0b      	ldr	r4, [pc, #44]	; (800061c <LoopForever+0x16>)
  movs r3, #0
 80005ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005f0:	e001      	b.n	80005f6 <LoopFillZerobss>

080005f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005f4:	3204      	adds	r2, #4

080005f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005f8:	d3fb      	bcc.n	80005f2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80005fa:	f7ff ffe3 	bl	80005c4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80005fe:	f001 fe2f 	bl	8002260 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000602:	f7ff fe0d 	bl	8000220 <main>

08000606 <LoopForever>:

LoopForever:
    b LoopForever
 8000606:	e7fe      	b.n	8000606 <LoopForever>
  ldr   r0, =_estack
 8000608:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800060c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000610:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000614:	08002308 	.word	0x08002308
  ldr r2, =_sbss
 8000618:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800061c:	2000006c 	.word	0x2000006c

08000620 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000620:	e7fe      	b.n	8000620 <ADC1_IRQHandler>
	...

08000624 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000628:	4b07      	ldr	r3, [pc, #28]	; (8000648 <HAL_Init+0x24>)
 800062a:	681a      	ldr	r2, [r3, #0]
 800062c:	4b06      	ldr	r3, [pc, #24]	; (8000648 <HAL_Init+0x24>)
 800062e:	2110      	movs	r1, #16
 8000630:	430a      	orrs	r2, r1
 8000632:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000634:	2000      	movs	r0, #0
 8000636:	f000 f809 	bl	800064c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800063a:	f7ff ff15 	bl	8000468 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800063e:	2300      	movs	r3, #0
}
 8000640:	0018      	movs	r0, r3
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	46c0      	nop			; (mov r8, r8)
 8000648:	40022000 	.word	0x40022000

0800064c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800064c:	b590      	push	{r4, r7, lr}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000654:	4b14      	ldr	r3, [pc, #80]	; (80006a8 <HAL_InitTick+0x5c>)
 8000656:	681c      	ldr	r4, [r3, #0]
 8000658:	4b14      	ldr	r3, [pc, #80]	; (80006ac <HAL_InitTick+0x60>)
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	0019      	movs	r1, r3
 800065e:	23fa      	movs	r3, #250	; 0xfa
 8000660:	0098      	lsls	r0, r3, #2
 8000662:	f7ff fd51 	bl	8000108 <__udivsi3>
 8000666:	0003      	movs	r3, r0
 8000668:	0019      	movs	r1, r3
 800066a:	0020      	movs	r0, r4
 800066c:	f7ff fd4c 	bl	8000108 <__udivsi3>
 8000670:	0003      	movs	r3, r0
 8000672:	0018      	movs	r0, r3
 8000674:	f000 f92d 	bl	80008d2 <HAL_SYSTICK_Config>
 8000678:	1e03      	subs	r3, r0, #0
 800067a:	d001      	beq.n	8000680 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800067c:	2301      	movs	r3, #1
 800067e:	e00f      	b.n	80006a0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	2b03      	cmp	r3, #3
 8000684:	d80b      	bhi.n	800069e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000686:	6879      	ldr	r1, [r7, #4]
 8000688:	2301      	movs	r3, #1
 800068a:	425b      	negs	r3, r3
 800068c:	2200      	movs	r2, #0
 800068e:	0018      	movs	r0, r3
 8000690:	f000 f8fa 	bl	8000888 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000694:	4b06      	ldr	r3, [pc, #24]	; (80006b0 <HAL_InitTick+0x64>)
 8000696:	687a      	ldr	r2, [r7, #4]
 8000698:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800069a:	2300      	movs	r3, #0
 800069c:	e000      	b.n	80006a0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800069e:	2301      	movs	r3, #1
}
 80006a0:	0018      	movs	r0, r3
 80006a2:	46bd      	mov	sp, r7
 80006a4:	b003      	add	sp, #12
 80006a6:	bd90      	pop	{r4, r7, pc}
 80006a8:	20000000 	.word	0x20000000
 80006ac:	20000008 	.word	0x20000008
 80006b0:	20000004 	.word	0x20000004

080006b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006b8:	4b05      	ldr	r3, [pc, #20]	; (80006d0 <HAL_IncTick+0x1c>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	001a      	movs	r2, r3
 80006be:	4b05      	ldr	r3, [pc, #20]	; (80006d4 <HAL_IncTick+0x20>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	18d2      	adds	r2, r2, r3
 80006c4:	4b03      	ldr	r3, [pc, #12]	; (80006d4 <HAL_IncTick+0x20>)
 80006c6:	601a      	str	r2, [r3, #0]
}
 80006c8:	46c0      	nop			; (mov r8, r8)
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	46c0      	nop			; (mov r8, r8)
 80006d0:	20000008 	.word	0x20000008
 80006d4:	20000068 	.word	0x20000068

080006d8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
  return uwTick;
 80006dc:	4b02      	ldr	r3, [pc, #8]	; (80006e8 <HAL_GetTick+0x10>)
 80006de:	681b      	ldr	r3, [r3, #0]
}
 80006e0:	0018      	movs	r0, r3
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	46c0      	nop			; (mov r8, r8)
 80006e8:	20000068 	.word	0x20000068

080006ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006f4:	f7ff fff0 	bl	80006d8 <HAL_GetTick>
 80006f8:	0003      	movs	r3, r0
 80006fa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	3301      	adds	r3, #1
 8000704:	d005      	beq.n	8000712 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000706:	4b09      	ldr	r3, [pc, #36]	; (800072c <HAL_Delay+0x40>)
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	001a      	movs	r2, r3
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	189b      	adds	r3, r3, r2
 8000710:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000712:	46c0      	nop			; (mov r8, r8)
 8000714:	f7ff ffe0 	bl	80006d8 <HAL_GetTick>
 8000718:	0002      	movs	r2, r0
 800071a:	68bb      	ldr	r3, [r7, #8]
 800071c:	1ad3      	subs	r3, r2, r3
 800071e:	68fa      	ldr	r2, [r7, #12]
 8000720:	429a      	cmp	r2, r3
 8000722:	d8f7      	bhi.n	8000714 <HAL_Delay+0x28>
  {
  }
}
 8000724:	46c0      	nop			; (mov r8, r8)
 8000726:	46bd      	mov	sp, r7
 8000728:	b004      	add	sp, #16
 800072a:	bd80      	pop	{r7, pc}
 800072c:	20000008 	.word	0x20000008

08000730 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	0002      	movs	r2, r0
 8000738:	1dfb      	adds	r3, r7, #7
 800073a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800073c:	1dfb      	adds	r3, r7, #7
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b7f      	cmp	r3, #127	; 0x7f
 8000742:	d809      	bhi.n	8000758 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000744:	1dfb      	adds	r3, r7, #7
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	001a      	movs	r2, r3
 800074a:	231f      	movs	r3, #31
 800074c:	401a      	ands	r2, r3
 800074e:	4b04      	ldr	r3, [pc, #16]	; (8000760 <__NVIC_EnableIRQ+0x30>)
 8000750:	2101      	movs	r1, #1
 8000752:	4091      	lsls	r1, r2
 8000754:	000a      	movs	r2, r1
 8000756:	601a      	str	r2, [r3, #0]
  }
}
 8000758:	46c0      	nop			; (mov r8, r8)
 800075a:	46bd      	mov	sp, r7
 800075c:	b002      	add	sp, #8
 800075e:	bd80      	pop	{r7, pc}
 8000760:	e000e100 	.word	0xe000e100

08000764 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000764:	b590      	push	{r4, r7, lr}
 8000766:	b083      	sub	sp, #12
 8000768:	af00      	add	r7, sp, #0
 800076a:	0002      	movs	r2, r0
 800076c:	6039      	str	r1, [r7, #0]
 800076e:	1dfb      	adds	r3, r7, #7
 8000770:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000772:	1dfb      	adds	r3, r7, #7
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	2b7f      	cmp	r3, #127	; 0x7f
 8000778:	d828      	bhi.n	80007cc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800077a:	4a2f      	ldr	r2, [pc, #188]	; (8000838 <__NVIC_SetPriority+0xd4>)
 800077c:	1dfb      	adds	r3, r7, #7
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	b25b      	sxtb	r3, r3
 8000782:	089b      	lsrs	r3, r3, #2
 8000784:	33c0      	adds	r3, #192	; 0xc0
 8000786:	009b      	lsls	r3, r3, #2
 8000788:	589b      	ldr	r3, [r3, r2]
 800078a:	1dfa      	adds	r2, r7, #7
 800078c:	7812      	ldrb	r2, [r2, #0]
 800078e:	0011      	movs	r1, r2
 8000790:	2203      	movs	r2, #3
 8000792:	400a      	ands	r2, r1
 8000794:	00d2      	lsls	r2, r2, #3
 8000796:	21ff      	movs	r1, #255	; 0xff
 8000798:	4091      	lsls	r1, r2
 800079a:	000a      	movs	r2, r1
 800079c:	43d2      	mvns	r2, r2
 800079e:	401a      	ands	r2, r3
 80007a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007a2:	683b      	ldr	r3, [r7, #0]
 80007a4:	019b      	lsls	r3, r3, #6
 80007a6:	22ff      	movs	r2, #255	; 0xff
 80007a8:	401a      	ands	r2, r3
 80007aa:	1dfb      	adds	r3, r7, #7
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	0018      	movs	r0, r3
 80007b0:	2303      	movs	r3, #3
 80007b2:	4003      	ands	r3, r0
 80007b4:	00db      	lsls	r3, r3, #3
 80007b6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007b8:	481f      	ldr	r0, [pc, #124]	; (8000838 <__NVIC_SetPriority+0xd4>)
 80007ba:	1dfb      	adds	r3, r7, #7
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	b25b      	sxtb	r3, r3
 80007c0:	089b      	lsrs	r3, r3, #2
 80007c2:	430a      	orrs	r2, r1
 80007c4:	33c0      	adds	r3, #192	; 0xc0
 80007c6:	009b      	lsls	r3, r3, #2
 80007c8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80007ca:	e031      	b.n	8000830 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007cc:	4a1b      	ldr	r2, [pc, #108]	; (800083c <__NVIC_SetPriority+0xd8>)
 80007ce:	1dfb      	adds	r3, r7, #7
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	0019      	movs	r1, r3
 80007d4:	230f      	movs	r3, #15
 80007d6:	400b      	ands	r3, r1
 80007d8:	3b08      	subs	r3, #8
 80007da:	089b      	lsrs	r3, r3, #2
 80007dc:	3306      	adds	r3, #6
 80007de:	009b      	lsls	r3, r3, #2
 80007e0:	18d3      	adds	r3, r2, r3
 80007e2:	3304      	adds	r3, #4
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	1dfa      	adds	r2, r7, #7
 80007e8:	7812      	ldrb	r2, [r2, #0]
 80007ea:	0011      	movs	r1, r2
 80007ec:	2203      	movs	r2, #3
 80007ee:	400a      	ands	r2, r1
 80007f0:	00d2      	lsls	r2, r2, #3
 80007f2:	21ff      	movs	r1, #255	; 0xff
 80007f4:	4091      	lsls	r1, r2
 80007f6:	000a      	movs	r2, r1
 80007f8:	43d2      	mvns	r2, r2
 80007fa:	401a      	ands	r2, r3
 80007fc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	019b      	lsls	r3, r3, #6
 8000802:	22ff      	movs	r2, #255	; 0xff
 8000804:	401a      	ands	r2, r3
 8000806:	1dfb      	adds	r3, r7, #7
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	0018      	movs	r0, r3
 800080c:	2303      	movs	r3, #3
 800080e:	4003      	ands	r3, r0
 8000810:	00db      	lsls	r3, r3, #3
 8000812:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000814:	4809      	ldr	r0, [pc, #36]	; (800083c <__NVIC_SetPriority+0xd8>)
 8000816:	1dfb      	adds	r3, r7, #7
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	001c      	movs	r4, r3
 800081c:	230f      	movs	r3, #15
 800081e:	4023      	ands	r3, r4
 8000820:	3b08      	subs	r3, #8
 8000822:	089b      	lsrs	r3, r3, #2
 8000824:	430a      	orrs	r2, r1
 8000826:	3306      	adds	r3, #6
 8000828:	009b      	lsls	r3, r3, #2
 800082a:	18c3      	adds	r3, r0, r3
 800082c:	3304      	adds	r3, #4
 800082e:	601a      	str	r2, [r3, #0]
}
 8000830:	46c0      	nop			; (mov r8, r8)
 8000832:	46bd      	mov	sp, r7
 8000834:	b003      	add	sp, #12
 8000836:	bd90      	pop	{r4, r7, pc}
 8000838:	e000e100 	.word	0xe000e100
 800083c:	e000ed00 	.word	0xe000ed00

08000840 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	3b01      	subs	r3, #1
 800084c:	4a0c      	ldr	r2, [pc, #48]	; (8000880 <SysTick_Config+0x40>)
 800084e:	4293      	cmp	r3, r2
 8000850:	d901      	bls.n	8000856 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000852:	2301      	movs	r3, #1
 8000854:	e010      	b.n	8000878 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000856:	4b0b      	ldr	r3, [pc, #44]	; (8000884 <SysTick_Config+0x44>)
 8000858:	687a      	ldr	r2, [r7, #4]
 800085a:	3a01      	subs	r2, #1
 800085c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800085e:	2301      	movs	r3, #1
 8000860:	425b      	negs	r3, r3
 8000862:	2103      	movs	r1, #3
 8000864:	0018      	movs	r0, r3
 8000866:	f7ff ff7d 	bl	8000764 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800086a:	4b06      	ldr	r3, [pc, #24]	; (8000884 <SysTick_Config+0x44>)
 800086c:	2200      	movs	r2, #0
 800086e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000870:	4b04      	ldr	r3, [pc, #16]	; (8000884 <SysTick_Config+0x44>)
 8000872:	2207      	movs	r2, #7
 8000874:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000876:	2300      	movs	r3, #0
}
 8000878:	0018      	movs	r0, r3
 800087a:	46bd      	mov	sp, r7
 800087c:	b002      	add	sp, #8
 800087e:	bd80      	pop	{r7, pc}
 8000880:	00ffffff 	.word	0x00ffffff
 8000884:	e000e010 	.word	0xe000e010

08000888 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000888:	b580      	push	{r7, lr}
 800088a:	b084      	sub	sp, #16
 800088c:	af00      	add	r7, sp, #0
 800088e:	60b9      	str	r1, [r7, #8]
 8000890:	607a      	str	r2, [r7, #4]
 8000892:	210f      	movs	r1, #15
 8000894:	187b      	adds	r3, r7, r1
 8000896:	1c02      	adds	r2, r0, #0
 8000898:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800089a:	68ba      	ldr	r2, [r7, #8]
 800089c:	187b      	adds	r3, r7, r1
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	b25b      	sxtb	r3, r3
 80008a2:	0011      	movs	r1, r2
 80008a4:	0018      	movs	r0, r3
 80008a6:	f7ff ff5d 	bl	8000764 <__NVIC_SetPriority>
}
 80008aa:	46c0      	nop			; (mov r8, r8)
 80008ac:	46bd      	mov	sp, r7
 80008ae:	b004      	add	sp, #16
 80008b0:	bd80      	pop	{r7, pc}

080008b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008b2:	b580      	push	{r7, lr}
 80008b4:	b082      	sub	sp, #8
 80008b6:	af00      	add	r7, sp, #0
 80008b8:	0002      	movs	r2, r0
 80008ba:	1dfb      	adds	r3, r7, #7
 80008bc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008be:	1dfb      	adds	r3, r7, #7
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	b25b      	sxtb	r3, r3
 80008c4:	0018      	movs	r0, r3
 80008c6:	f7ff ff33 	bl	8000730 <__NVIC_EnableIRQ>
}
 80008ca:	46c0      	nop			; (mov r8, r8)
 80008cc:	46bd      	mov	sp, r7
 80008ce:	b002      	add	sp, #8
 80008d0:	bd80      	pop	{r7, pc}

080008d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008d2:	b580      	push	{r7, lr}
 80008d4:	b082      	sub	sp, #8
 80008d6:	af00      	add	r7, sp, #0
 80008d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	0018      	movs	r0, r3
 80008de:	f7ff ffaf 	bl	8000840 <SysTick_Config>
 80008e2:	0003      	movs	r3, r0
}
 80008e4:	0018      	movs	r0, r3
 80008e6:	46bd      	mov	sp, r7
 80008e8:	b002      	add	sp, #8
 80008ea:	bd80      	pop	{r7, pc}

080008ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b086      	sub	sp, #24
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
 80008f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008f6:	2300      	movs	r3, #0
 80008f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008fa:	e14f      	b.n	8000b9c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	2101      	movs	r1, #1
 8000902:	697a      	ldr	r2, [r7, #20]
 8000904:	4091      	lsls	r1, r2
 8000906:	000a      	movs	r2, r1
 8000908:	4013      	ands	r3, r2
 800090a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d100      	bne.n	8000914 <HAL_GPIO_Init+0x28>
 8000912:	e140      	b.n	8000b96 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	685b      	ldr	r3, [r3, #4]
 8000918:	2b01      	cmp	r3, #1
 800091a:	d00b      	beq.n	8000934 <HAL_GPIO_Init+0x48>
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	685b      	ldr	r3, [r3, #4]
 8000920:	2b02      	cmp	r3, #2
 8000922:	d007      	beq.n	8000934 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000928:	2b11      	cmp	r3, #17
 800092a:	d003      	beq.n	8000934 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	685b      	ldr	r3, [r3, #4]
 8000930:	2b12      	cmp	r3, #18
 8000932:	d130      	bne.n	8000996 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	689b      	ldr	r3, [r3, #8]
 8000938:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	005b      	lsls	r3, r3, #1
 800093e:	2203      	movs	r2, #3
 8000940:	409a      	lsls	r2, r3
 8000942:	0013      	movs	r3, r2
 8000944:	43da      	mvns	r2, r3
 8000946:	693b      	ldr	r3, [r7, #16]
 8000948:	4013      	ands	r3, r2
 800094a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	68da      	ldr	r2, [r3, #12]
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	005b      	lsls	r3, r3, #1
 8000954:	409a      	lsls	r2, r3
 8000956:	0013      	movs	r3, r2
 8000958:	693a      	ldr	r2, [r7, #16]
 800095a:	4313      	orrs	r3, r2
 800095c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	693a      	ldr	r2, [r7, #16]
 8000962:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	685b      	ldr	r3, [r3, #4]
 8000968:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800096a:	2201      	movs	r2, #1
 800096c:	697b      	ldr	r3, [r7, #20]
 800096e:	409a      	lsls	r2, r3
 8000970:	0013      	movs	r3, r2
 8000972:	43da      	mvns	r2, r3
 8000974:	693b      	ldr	r3, [r7, #16]
 8000976:	4013      	ands	r3, r2
 8000978:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	685b      	ldr	r3, [r3, #4]
 800097e:	091b      	lsrs	r3, r3, #4
 8000980:	2201      	movs	r2, #1
 8000982:	401a      	ands	r2, r3
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	409a      	lsls	r2, r3
 8000988:	0013      	movs	r3, r2
 800098a:	693a      	ldr	r2, [r7, #16]
 800098c:	4313      	orrs	r3, r2
 800098e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	693a      	ldr	r2, [r7, #16]
 8000994:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	68db      	ldr	r3, [r3, #12]
 800099a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800099c:	697b      	ldr	r3, [r7, #20]
 800099e:	005b      	lsls	r3, r3, #1
 80009a0:	2203      	movs	r2, #3
 80009a2:	409a      	lsls	r2, r3
 80009a4:	0013      	movs	r3, r2
 80009a6:	43da      	mvns	r2, r3
 80009a8:	693b      	ldr	r3, [r7, #16]
 80009aa:	4013      	ands	r3, r2
 80009ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	689a      	ldr	r2, [r3, #8]
 80009b2:	697b      	ldr	r3, [r7, #20]
 80009b4:	005b      	lsls	r3, r3, #1
 80009b6:	409a      	lsls	r2, r3
 80009b8:	0013      	movs	r3, r2
 80009ba:	693a      	ldr	r2, [r7, #16]
 80009bc:	4313      	orrs	r3, r2
 80009be:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	685b      	ldr	r3, [r3, #4]
 80009ca:	2b02      	cmp	r3, #2
 80009cc:	d003      	beq.n	80009d6 <HAL_GPIO_Init+0xea>
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	685b      	ldr	r3, [r3, #4]
 80009d2:	2b12      	cmp	r3, #18
 80009d4:	d123      	bne.n	8000a1e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	08da      	lsrs	r2, r3, #3
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	3208      	adds	r2, #8
 80009de:	0092      	lsls	r2, r2, #2
 80009e0:	58d3      	ldr	r3, [r2, r3]
 80009e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	2207      	movs	r2, #7
 80009e8:	4013      	ands	r3, r2
 80009ea:	009b      	lsls	r3, r3, #2
 80009ec:	220f      	movs	r2, #15
 80009ee:	409a      	lsls	r2, r3
 80009f0:	0013      	movs	r3, r2
 80009f2:	43da      	mvns	r2, r3
 80009f4:	693b      	ldr	r3, [r7, #16]
 80009f6:	4013      	ands	r3, r2
 80009f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	691a      	ldr	r2, [r3, #16]
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	2107      	movs	r1, #7
 8000a02:	400b      	ands	r3, r1
 8000a04:	009b      	lsls	r3, r3, #2
 8000a06:	409a      	lsls	r2, r3
 8000a08:	0013      	movs	r3, r2
 8000a0a:	693a      	ldr	r2, [r7, #16]
 8000a0c:	4313      	orrs	r3, r2
 8000a0e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	08da      	lsrs	r2, r3, #3
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	3208      	adds	r2, #8
 8000a18:	0092      	lsls	r2, r2, #2
 8000a1a:	6939      	ldr	r1, [r7, #16]
 8000a1c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	005b      	lsls	r3, r3, #1
 8000a28:	2203      	movs	r2, #3
 8000a2a:	409a      	lsls	r2, r3
 8000a2c:	0013      	movs	r3, r2
 8000a2e:	43da      	mvns	r2, r3
 8000a30:	693b      	ldr	r3, [r7, #16]
 8000a32:	4013      	ands	r3, r2
 8000a34:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	685b      	ldr	r3, [r3, #4]
 8000a3a:	2203      	movs	r2, #3
 8000a3c:	401a      	ands	r2, r3
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	005b      	lsls	r3, r3, #1
 8000a42:	409a      	lsls	r2, r3
 8000a44:	0013      	movs	r3, r2
 8000a46:	693a      	ldr	r2, [r7, #16]
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	693a      	ldr	r2, [r7, #16]
 8000a50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	685a      	ldr	r2, [r3, #4]
 8000a56:	2380      	movs	r3, #128	; 0x80
 8000a58:	055b      	lsls	r3, r3, #21
 8000a5a:	4013      	ands	r3, r2
 8000a5c:	d100      	bne.n	8000a60 <HAL_GPIO_Init+0x174>
 8000a5e:	e09a      	b.n	8000b96 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a60:	4b54      	ldr	r3, [pc, #336]	; (8000bb4 <HAL_GPIO_Init+0x2c8>)
 8000a62:	699a      	ldr	r2, [r3, #24]
 8000a64:	4b53      	ldr	r3, [pc, #332]	; (8000bb4 <HAL_GPIO_Init+0x2c8>)
 8000a66:	2101      	movs	r1, #1
 8000a68:	430a      	orrs	r2, r1
 8000a6a:	619a      	str	r2, [r3, #24]
 8000a6c:	4b51      	ldr	r3, [pc, #324]	; (8000bb4 <HAL_GPIO_Init+0x2c8>)
 8000a6e:	699b      	ldr	r3, [r3, #24]
 8000a70:	2201      	movs	r2, #1
 8000a72:	4013      	ands	r3, r2
 8000a74:	60bb      	str	r3, [r7, #8]
 8000a76:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a78:	4a4f      	ldr	r2, [pc, #316]	; (8000bb8 <HAL_GPIO_Init+0x2cc>)
 8000a7a:	697b      	ldr	r3, [r7, #20]
 8000a7c:	089b      	lsrs	r3, r3, #2
 8000a7e:	3302      	adds	r3, #2
 8000a80:	009b      	lsls	r3, r3, #2
 8000a82:	589b      	ldr	r3, [r3, r2]
 8000a84:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	2203      	movs	r2, #3
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	009b      	lsls	r3, r3, #2
 8000a8e:	220f      	movs	r2, #15
 8000a90:	409a      	lsls	r2, r3
 8000a92:	0013      	movs	r3, r2
 8000a94:	43da      	mvns	r2, r3
 8000a96:	693b      	ldr	r3, [r7, #16]
 8000a98:	4013      	ands	r3, r2
 8000a9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a9c:	687a      	ldr	r2, [r7, #4]
 8000a9e:	2390      	movs	r3, #144	; 0x90
 8000aa0:	05db      	lsls	r3, r3, #23
 8000aa2:	429a      	cmp	r2, r3
 8000aa4:	d013      	beq.n	8000ace <HAL_GPIO_Init+0x1e2>
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4a44      	ldr	r2, [pc, #272]	; (8000bbc <HAL_GPIO_Init+0x2d0>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d00d      	beq.n	8000aca <HAL_GPIO_Init+0x1de>
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	4a43      	ldr	r2, [pc, #268]	; (8000bc0 <HAL_GPIO_Init+0x2d4>)
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d007      	beq.n	8000ac6 <HAL_GPIO_Init+0x1da>
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	4a42      	ldr	r2, [pc, #264]	; (8000bc4 <HAL_GPIO_Init+0x2d8>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d101      	bne.n	8000ac2 <HAL_GPIO_Init+0x1d6>
 8000abe:	2303      	movs	r3, #3
 8000ac0:	e006      	b.n	8000ad0 <HAL_GPIO_Init+0x1e4>
 8000ac2:	2305      	movs	r3, #5
 8000ac4:	e004      	b.n	8000ad0 <HAL_GPIO_Init+0x1e4>
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	e002      	b.n	8000ad0 <HAL_GPIO_Init+0x1e4>
 8000aca:	2301      	movs	r3, #1
 8000acc:	e000      	b.n	8000ad0 <HAL_GPIO_Init+0x1e4>
 8000ace:	2300      	movs	r3, #0
 8000ad0:	697a      	ldr	r2, [r7, #20]
 8000ad2:	2103      	movs	r1, #3
 8000ad4:	400a      	ands	r2, r1
 8000ad6:	0092      	lsls	r2, r2, #2
 8000ad8:	4093      	lsls	r3, r2
 8000ada:	693a      	ldr	r2, [r7, #16]
 8000adc:	4313      	orrs	r3, r2
 8000ade:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000ae0:	4935      	ldr	r1, [pc, #212]	; (8000bb8 <HAL_GPIO_Init+0x2cc>)
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	089b      	lsrs	r3, r3, #2
 8000ae6:	3302      	adds	r3, #2
 8000ae8:	009b      	lsls	r3, r3, #2
 8000aea:	693a      	ldr	r2, [r7, #16]
 8000aec:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000aee:	4b36      	ldr	r3, [pc, #216]	; (8000bc8 <HAL_GPIO_Init+0x2dc>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	43da      	mvns	r2, r3
 8000af8:	693b      	ldr	r3, [r7, #16]
 8000afa:	4013      	ands	r3, r2
 8000afc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685a      	ldr	r2, [r3, #4]
 8000b02:	2380      	movs	r3, #128	; 0x80
 8000b04:	025b      	lsls	r3, r3, #9
 8000b06:	4013      	ands	r3, r2
 8000b08:	d003      	beq.n	8000b12 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000b0a:	693a      	ldr	r2, [r7, #16]
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000b12:	4b2d      	ldr	r3, [pc, #180]	; (8000bc8 <HAL_GPIO_Init+0x2dc>)
 8000b14:	693a      	ldr	r2, [r7, #16]
 8000b16:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000b18:	4b2b      	ldr	r3, [pc, #172]	; (8000bc8 <HAL_GPIO_Init+0x2dc>)
 8000b1a:	685b      	ldr	r3, [r3, #4]
 8000b1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	43da      	mvns	r2, r3
 8000b22:	693b      	ldr	r3, [r7, #16]
 8000b24:	4013      	ands	r3, r2
 8000b26:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	685a      	ldr	r2, [r3, #4]
 8000b2c:	2380      	movs	r3, #128	; 0x80
 8000b2e:	029b      	lsls	r3, r3, #10
 8000b30:	4013      	ands	r3, r2
 8000b32:	d003      	beq.n	8000b3c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000b34:	693a      	ldr	r2, [r7, #16]
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000b3c:	4b22      	ldr	r3, [pc, #136]	; (8000bc8 <HAL_GPIO_Init+0x2dc>)
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b42:	4b21      	ldr	r3, [pc, #132]	; (8000bc8 <HAL_GPIO_Init+0x2dc>)
 8000b44:	689b      	ldr	r3, [r3, #8]
 8000b46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	43da      	mvns	r2, r3
 8000b4c:	693b      	ldr	r3, [r7, #16]
 8000b4e:	4013      	ands	r3, r2
 8000b50:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	685a      	ldr	r2, [r3, #4]
 8000b56:	2380      	movs	r3, #128	; 0x80
 8000b58:	035b      	lsls	r3, r3, #13
 8000b5a:	4013      	ands	r3, r2
 8000b5c:	d003      	beq.n	8000b66 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000b5e:	693a      	ldr	r2, [r7, #16]
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	4313      	orrs	r3, r2
 8000b64:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b66:	4b18      	ldr	r3, [pc, #96]	; (8000bc8 <HAL_GPIO_Init+0x2dc>)
 8000b68:	693a      	ldr	r2, [r7, #16]
 8000b6a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000b6c:	4b16      	ldr	r3, [pc, #88]	; (8000bc8 <HAL_GPIO_Init+0x2dc>)
 8000b6e:	68db      	ldr	r3, [r3, #12]
 8000b70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	43da      	mvns	r2, r3
 8000b76:	693b      	ldr	r3, [r7, #16]
 8000b78:	4013      	ands	r3, r2
 8000b7a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	685a      	ldr	r2, [r3, #4]
 8000b80:	2380      	movs	r3, #128	; 0x80
 8000b82:	039b      	lsls	r3, r3, #14
 8000b84:	4013      	ands	r3, r2
 8000b86:	d003      	beq.n	8000b90 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000b88:	693a      	ldr	r2, [r7, #16]
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	4313      	orrs	r3, r2
 8000b8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b90:	4b0d      	ldr	r3, [pc, #52]	; (8000bc8 <HAL_GPIO_Init+0x2dc>)
 8000b92:	693a      	ldr	r2, [r7, #16]
 8000b94:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000b96:	697b      	ldr	r3, [r7, #20]
 8000b98:	3301      	adds	r3, #1
 8000b9a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	697b      	ldr	r3, [r7, #20]
 8000ba2:	40da      	lsrs	r2, r3
 8000ba4:	1e13      	subs	r3, r2, #0
 8000ba6:	d000      	beq.n	8000baa <HAL_GPIO_Init+0x2be>
 8000ba8:	e6a8      	b.n	80008fc <HAL_GPIO_Init+0x10>
  } 
}
 8000baa:	46c0      	nop			; (mov r8, r8)
 8000bac:	46bd      	mov	sp, r7
 8000bae:	b006      	add	sp, #24
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	46c0      	nop			; (mov r8, r8)
 8000bb4:	40021000 	.word	0x40021000
 8000bb8:	40010000 	.word	0x40010000
 8000bbc:	48000400 	.word	0x48000400
 8000bc0:	48000800 	.word	0x48000800
 8000bc4:	48000c00 	.word	0x48000c00
 8000bc8:	40010400 	.word	0x40010400

08000bcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b088      	sub	sp, #32
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d101      	bne.n	8000bde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	e305      	b.n	80011ea <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	2201      	movs	r2, #1
 8000be4:	4013      	ands	r3, r2
 8000be6:	d100      	bne.n	8000bea <HAL_RCC_OscConfig+0x1e>
 8000be8:	e08d      	b.n	8000d06 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000bea:	4bc5      	ldr	r3, [pc, #788]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	220c      	movs	r2, #12
 8000bf0:	4013      	ands	r3, r2
 8000bf2:	2b04      	cmp	r3, #4
 8000bf4:	d00e      	beq.n	8000c14 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bf6:	4bc2      	ldr	r3, [pc, #776]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	220c      	movs	r2, #12
 8000bfc:	4013      	ands	r3, r2
 8000bfe:	2b08      	cmp	r3, #8
 8000c00:	d116      	bne.n	8000c30 <HAL_RCC_OscConfig+0x64>
 8000c02:	4bbf      	ldr	r3, [pc, #764]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000c04:	685a      	ldr	r2, [r3, #4]
 8000c06:	23c0      	movs	r3, #192	; 0xc0
 8000c08:	025b      	lsls	r3, r3, #9
 8000c0a:	401a      	ands	r2, r3
 8000c0c:	2380      	movs	r3, #128	; 0x80
 8000c0e:	025b      	lsls	r3, r3, #9
 8000c10:	429a      	cmp	r2, r3
 8000c12:	d10d      	bne.n	8000c30 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c14:	4bba      	ldr	r3, [pc, #744]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000c16:	681a      	ldr	r2, [r3, #0]
 8000c18:	2380      	movs	r3, #128	; 0x80
 8000c1a:	029b      	lsls	r3, r3, #10
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	d100      	bne.n	8000c22 <HAL_RCC_OscConfig+0x56>
 8000c20:	e070      	b.n	8000d04 <HAL_RCC_OscConfig+0x138>
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d000      	beq.n	8000c2c <HAL_RCC_OscConfig+0x60>
 8000c2a:	e06b      	b.n	8000d04 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	e2dc      	b.n	80011ea <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d107      	bne.n	8000c48 <HAL_RCC_OscConfig+0x7c>
 8000c38:	4bb1      	ldr	r3, [pc, #708]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	4bb0      	ldr	r3, [pc, #704]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000c3e:	2180      	movs	r1, #128	; 0x80
 8000c40:	0249      	lsls	r1, r1, #9
 8000c42:	430a      	orrs	r2, r1
 8000c44:	601a      	str	r2, [r3, #0]
 8000c46:	e02f      	b.n	8000ca8 <HAL_RCC_OscConfig+0xdc>
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d10c      	bne.n	8000c6a <HAL_RCC_OscConfig+0x9e>
 8000c50:	4bab      	ldr	r3, [pc, #684]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000c52:	681a      	ldr	r2, [r3, #0]
 8000c54:	4baa      	ldr	r3, [pc, #680]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000c56:	49ab      	ldr	r1, [pc, #684]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000c58:	400a      	ands	r2, r1
 8000c5a:	601a      	str	r2, [r3, #0]
 8000c5c:	4ba8      	ldr	r3, [pc, #672]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000c5e:	681a      	ldr	r2, [r3, #0]
 8000c60:	4ba7      	ldr	r3, [pc, #668]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000c62:	49a9      	ldr	r1, [pc, #676]	; (8000f08 <HAL_RCC_OscConfig+0x33c>)
 8000c64:	400a      	ands	r2, r1
 8000c66:	601a      	str	r2, [r3, #0]
 8000c68:	e01e      	b.n	8000ca8 <HAL_RCC_OscConfig+0xdc>
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	2b05      	cmp	r3, #5
 8000c70:	d10e      	bne.n	8000c90 <HAL_RCC_OscConfig+0xc4>
 8000c72:	4ba3      	ldr	r3, [pc, #652]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000c74:	681a      	ldr	r2, [r3, #0]
 8000c76:	4ba2      	ldr	r3, [pc, #648]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000c78:	2180      	movs	r1, #128	; 0x80
 8000c7a:	02c9      	lsls	r1, r1, #11
 8000c7c:	430a      	orrs	r2, r1
 8000c7e:	601a      	str	r2, [r3, #0]
 8000c80:	4b9f      	ldr	r3, [pc, #636]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	4b9e      	ldr	r3, [pc, #632]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000c86:	2180      	movs	r1, #128	; 0x80
 8000c88:	0249      	lsls	r1, r1, #9
 8000c8a:	430a      	orrs	r2, r1
 8000c8c:	601a      	str	r2, [r3, #0]
 8000c8e:	e00b      	b.n	8000ca8 <HAL_RCC_OscConfig+0xdc>
 8000c90:	4b9b      	ldr	r3, [pc, #620]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000c92:	681a      	ldr	r2, [r3, #0]
 8000c94:	4b9a      	ldr	r3, [pc, #616]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000c96:	499b      	ldr	r1, [pc, #620]	; (8000f04 <HAL_RCC_OscConfig+0x338>)
 8000c98:	400a      	ands	r2, r1
 8000c9a:	601a      	str	r2, [r3, #0]
 8000c9c:	4b98      	ldr	r3, [pc, #608]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000c9e:	681a      	ldr	r2, [r3, #0]
 8000ca0:	4b97      	ldr	r3, [pc, #604]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000ca2:	4999      	ldr	r1, [pc, #612]	; (8000f08 <HAL_RCC_OscConfig+0x33c>)
 8000ca4:	400a      	ands	r2, r1
 8000ca6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d014      	beq.n	8000cda <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cb0:	f7ff fd12 	bl	80006d8 <HAL_GetTick>
 8000cb4:	0003      	movs	r3, r0
 8000cb6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cb8:	e008      	b.n	8000ccc <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cba:	f7ff fd0d 	bl	80006d8 <HAL_GetTick>
 8000cbe:	0002      	movs	r2, r0
 8000cc0:	69bb      	ldr	r3, [r7, #24]
 8000cc2:	1ad3      	subs	r3, r2, r3
 8000cc4:	2b64      	cmp	r3, #100	; 0x64
 8000cc6:	d901      	bls.n	8000ccc <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000cc8:	2303      	movs	r3, #3
 8000cca:	e28e      	b.n	80011ea <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ccc:	4b8c      	ldr	r3, [pc, #560]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000cce:	681a      	ldr	r2, [r3, #0]
 8000cd0:	2380      	movs	r3, #128	; 0x80
 8000cd2:	029b      	lsls	r3, r3, #10
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	d0f0      	beq.n	8000cba <HAL_RCC_OscConfig+0xee>
 8000cd8:	e015      	b.n	8000d06 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cda:	f7ff fcfd 	bl	80006d8 <HAL_GetTick>
 8000cde:	0003      	movs	r3, r0
 8000ce0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ce2:	e008      	b.n	8000cf6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ce4:	f7ff fcf8 	bl	80006d8 <HAL_GetTick>
 8000ce8:	0002      	movs	r2, r0
 8000cea:	69bb      	ldr	r3, [r7, #24]
 8000cec:	1ad3      	subs	r3, r2, r3
 8000cee:	2b64      	cmp	r3, #100	; 0x64
 8000cf0:	d901      	bls.n	8000cf6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000cf2:	2303      	movs	r3, #3
 8000cf4:	e279      	b.n	80011ea <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cf6:	4b82      	ldr	r3, [pc, #520]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	2380      	movs	r3, #128	; 0x80
 8000cfc:	029b      	lsls	r3, r3, #10
 8000cfe:	4013      	ands	r3, r2
 8000d00:	d1f0      	bne.n	8000ce4 <HAL_RCC_OscConfig+0x118>
 8000d02:	e000      	b.n	8000d06 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d04:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	2202      	movs	r2, #2
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	d100      	bne.n	8000d12 <HAL_RCC_OscConfig+0x146>
 8000d10:	e06c      	b.n	8000dec <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000d12:	4b7b      	ldr	r3, [pc, #492]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	220c      	movs	r2, #12
 8000d18:	4013      	ands	r3, r2
 8000d1a:	d00e      	beq.n	8000d3a <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000d1c:	4b78      	ldr	r3, [pc, #480]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	220c      	movs	r2, #12
 8000d22:	4013      	ands	r3, r2
 8000d24:	2b08      	cmp	r3, #8
 8000d26:	d11f      	bne.n	8000d68 <HAL_RCC_OscConfig+0x19c>
 8000d28:	4b75      	ldr	r3, [pc, #468]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000d2a:	685a      	ldr	r2, [r3, #4]
 8000d2c:	23c0      	movs	r3, #192	; 0xc0
 8000d2e:	025b      	lsls	r3, r3, #9
 8000d30:	401a      	ands	r2, r3
 8000d32:	2380      	movs	r3, #128	; 0x80
 8000d34:	021b      	lsls	r3, r3, #8
 8000d36:	429a      	cmp	r2, r3
 8000d38:	d116      	bne.n	8000d68 <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d3a:	4b71      	ldr	r3, [pc, #452]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	2202      	movs	r2, #2
 8000d40:	4013      	ands	r3, r2
 8000d42:	d005      	beq.n	8000d50 <HAL_RCC_OscConfig+0x184>
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	68db      	ldr	r3, [r3, #12]
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d001      	beq.n	8000d50 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	e24c      	b.n	80011ea <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d50:	4b6b      	ldr	r3, [pc, #428]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	22f8      	movs	r2, #248	; 0xf8
 8000d56:	4393      	bics	r3, r2
 8000d58:	0019      	movs	r1, r3
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	691b      	ldr	r3, [r3, #16]
 8000d5e:	00da      	lsls	r2, r3, #3
 8000d60:	4b67      	ldr	r3, [pc, #412]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000d62:	430a      	orrs	r2, r1
 8000d64:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d66:	e041      	b.n	8000dec <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d024      	beq.n	8000dba <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d70:	4b63      	ldr	r3, [pc, #396]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000d72:	681a      	ldr	r2, [r3, #0]
 8000d74:	4b62      	ldr	r3, [pc, #392]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000d76:	2101      	movs	r1, #1
 8000d78:	430a      	orrs	r2, r1
 8000d7a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d7c:	f7ff fcac 	bl	80006d8 <HAL_GetTick>
 8000d80:	0003      	movs	r3, r0
 8000d82:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d84:	e008      	b.n	8000d98 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d86:	f7ff fca7 	bl	80006d8 <HAL_GetTick>
 8000d8a:	0002      	movs	r2, r0
 8000d8c:	69bb      	ldr	r3, [r7, #24]
 8000d8e:	1ad3      	subs	r3, r2, r3
 8000d90:	2b02      	cmp	r3, #2
 8000d92:	d901      	bls.n	8000d98 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8000d94:	2303      	movs	r3, #3
 8000d96:	e228      	b.n	80011ea <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d98:	4b59      	ldr	r3, [pc, #356]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	2202      	movs	r2, #2
 8000d9e:	4013      	ands	r3, r2
 8000da0:	d0f1      	beq.n	8000d86 <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000da2:	4b57      	ldr	r3, [pc, #348]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	22f8      	movs	r2, #248	; 0xf8
 8000da8:	4393      	bics	r3, r2
 8000daa:	0019      	movs	r1, r3
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	691b      	ldr	r3, [r3, #16]
 8000db0:	00da      	lsls	r2, r3, #3
 8000db2:	4b53      	ldr	r3, [pc, #332]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000db4:	430a      	orrs	r2, r1
 8000db6:	601a      	str	r2, [r3, #0]
 8000db8:	e018      	b.n	8000dec <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000dba:	4b51      	ldr	r3, [pc, #324]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000dbc:	681a      	ldr	r2, [r3, #0]
 8000dbe:	4b50      	ldr	r3, [pc, #320]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	438a      	bics	r2, r1
 8000dc4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dc6:	f7ff fc87 	bl	80006d8 <HAL_GetTick>
 8000dca:	0003      	movs	r3, r0
 8000dcc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dce:	e008      	b.n	8000de2 <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dd0:	f7ff fc82 	bl	80006d8 <HAL_GetTick>
 8000dd4:	0002      	movs	r2, r0
 8000dd6:	69bb      	ldr	r3, [r7, #24]
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	2b02      	cmp	r3, #2
 8000ddc:	d901      	bls.n	8000de2 <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 8000dde:	2303      	movs	r3, #3
 8000de0:	e203      	b.n	80011ea <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000de2:	4b47      	ldr	r3, [pc, #284]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	2202      	movs	r2, #2
 8000de8:	4013      	ands	r3, r2
 8000dea:	d1f1      	bne.n	8000dd0 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	2208      	movs	r2, #8
 8000df2:	4013      	ands	r3, r2
 8000df4:	d036      	beq.n	8000e64 <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	69db      	ldr	r3, [r3, #28]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d019      	beq.n	8000e32 <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000dfe:	4b40      	ldr	r3, [pc, #256]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000e00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e02:	4b3f      	ldr	r3, [pc, #252]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000e04:	2101      	movs	r1, #1
 8000e06:	430a      	orrs	r2, r1
 8000e08:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e0a:	f7ff fc65 	bl	80006d8 <HAL_GetTick>
 8000e0e:	0003      	movs	r3, r0
 8000e10:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e12:	e008      	b.n	8000e26 <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e14:	f7ff fc60 	bl	80006d8 <HAL_GetTick>
 8000e18:	0002      	movs	r2, r0
 8000e1a:	69bb      	ldr	r3, [r7, #24]
 8000e1c:	1ad3      	subs	r3, r2, r3
 8000e1e:	2b02      	cmp	r3, #2
 8000e20:	d901      	bls.n	8000e26 <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 8000e22:	2303      	movs	r3, #3
 8000e24:	e1e1      	b.n	80011ea <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e26:	4b36      	ldr	r3, [pc, #216]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e2a:	2202      	movs	r2, #2
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	d0f1      	beq.n	8000e14 <HAL_RCC_OscConfig+0x248>
 8000e30:	e018      	b.n	8000e64 <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e32:	4b33      	ldr	r3, [pc, #204]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000e34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e36:	4b32      	ldr	r3, [pc, #200]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000e38:	2101      	movs	r1, #1
 8000e3a:	438a      	bics	r2, r1
 8000e3c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e3e:	f7ff fc4b 	bl	80006d8 <HAL_GetTick>
 8000e42:	0003      	movs	r3, r0
 8000e44:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e46:	e008      	b.n	8000e5a <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e48:	f7ff fc46 	bl	80006d8 <HAL_GetTick>
 8000e4c:	0002      	movs	r2, r0
 8000e4e:	69bb      	ldr	r3, [r7, #24]
 8000e50:	1ad3      	subs	r3, r2, r3
 8000e52:	2b02      	cmp	r3, #2
 8000e54:	d901      	bls.n	8000e5a <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8000e56:	2303      	movs	r3, #3
 8000e58:	e1c7      	b.n	80011ea <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e5a:	4b29      	ldr	r3, [pc, #164]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e5e:	2202      	movs	r2, #2
 8000e60:	4013      	ands	r3, r2
 8000e62:	d1f1      	bne.n	8000e48 <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	2204      	movs	r2, #4
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	d100      	bne.n	8000e70 <HAL_RCC_OscConfig+0x2a4>
 8000e6e:	e0b5      	b.n	8000fdc <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e70:	231f      	movs	r3, #31
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	2200      	movs	r2, #0
 8000e76:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e78:	4b21      	ldr	r3, [pc, #132]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000e7a:	69da      	ldr	r2, [r3, #28]
 8000e7c:	2380      	movs	r3, #128	; 0x80
 8000e7e:	055b      	lsls	r3, r3, #21
 8000e80:	4013      	ands	r3, r2
 8000e82:	d111      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x2dc>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e84:	4b1e      	ldr	r3, [pc, #120]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000e86:	69da      	ldr	r2, [r3, #28]
 8000e88:	4b1d      	ldr	r3, [pc, #116]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000e8a:	2180      	movs	r1, #128	; 0x80
 8000e8c:	0549      	lsls	r1, r1, #21
 8000e8e:	430a      	orrs	r2, r1
 8000e90:	61da      	str	r2, [r3, #28]
 8000e92:	4b1b      	ldr	r3, [pc, #108]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000e94:	69da      	ldr	r2, [r3, #28]
 8000e96:	2380      	movs	r3, #128	; 0x80
 8000e98:	055b      	lsls	r3, r3, #21
 8000e9a:	4013      	ands	r3, r2
 8000e9c:	60fb      	str	r3, [r7, #12]
 8000e9e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000ea0:	231f      	movs	r3, #31
 8000ea2:	18fb      	adds	r3, r7, r3
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ea8:	4b18      	ldr	r3, [pc, #96]	; (8000f0c <HAL_RCC_OscConfig+0x340>)
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	2380      	movs	r3, #128	; 0x80
 8000eae:	005b      	lsls	r3, r3, #1
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	d11a      	bne.n	8000eea <HAL_RCC_OscConfig+0x31e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000eb4:	4b15      	ldr	r3, [pc, #84]	; (8000f0c <HAL_RCC_OscConfig+0x340>)
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	4b14      	ldr	r3, [pc, #80]	; (8000f0c <HAL_RCC_OscConfig+0x340>)
 8000eba:	2180      	movs	r1, #128	; 0x80
 8000ebc:	0049      	lsls	r1, r1, #1
 8000ebe:	430a      	orrs	r2, r1
 8000ec0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ec2:	f7ff fc09 	bl	80006d8 <HAL_GetTick>
 8000ec6:	0003      	movs	r3, r0
 8000ec8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000eca:	e008      	b.n	8000ede <HAL_RCC_OscConfig+0x312>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ecc:	f7ff fc04 	bl	80006d8 <HAL_GetTick>
 8000ed0:	0002      	movs	r2, r0
 8000ed2:	69bb      	ldr	r3, [r7, #24]
 8000ed4:	1ad3      	subs	r3, r2, r3
 8000ed6:	2b64      	cmp	r3, #100	; 0x64
 8000ed8:	d901      	bls.n	8000ede <HAL_RCC_OscConfig+0x312>
        {
          return HAL_TIMEOUT;
 8000eda:	2303      	movs	r3, #3
 8000edc:	e185      	b.n	80011ea <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ede:	4b0b      	ldr	r3, [pc, #44]	; (8000f0c <HAL_RCC_OscConfig+0x340>)
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	2380      	movs	r3, #128	; 0x80
 8000ee4:	005b      	lsls	r3, r3, #1
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	d0f0      	beq.n	8000ecc <HAL_RCC_OscConfig+0x300>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	689b      	ldr	r3, [r3, #8]
 8000eee:	2b01      	cmp	r3, #1
 8000ef0:	d10e      	bne.n	8000f10 <HAL_RCC_OscConfig+0x344>
 8000ef2:	4b03      	ldr	r3, [pc, #12]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000ef4:	6a1a      	ldr	r2, [r3, #32]
 8000ef6:	4b02      	ldr	r3, [pc, #8]	; (8000f00 <HAL_RCC_OscConfig+0x334>)
 8000ef8:	2101      	movs	r1, #1
 8000efa:	430a      	orrs	r2, r1
 8000efc:	621a      	str	r2, [r3, #32]
 8000efe:	e035      	b.n	8000f6c <HAL_RCC_OscConfig+0x3a0>
 8000f00:	40021000 	.word	0x40021000
 8000f04:	fffeffff 	.word	0xfffeffff
 8000f08:	fffbffff 	.word	0xfffbffff
 8000f0c:	40007000 	.word	0x40007000
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	689b      	ldr	r3, [r3, #8]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d10c      	bne.n	8000f32 <HAL_RCC_OscConfig+0x366>
 8000f18:	4bb6      	ldr	r3, [pc, #728]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8000f1a:	6a1a      	ldr	r2, [r3, #32]
 8000f1c:	4bb5      	ldr	r3, [pc, #724]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8000f1e:	2101      	movs	r1, #1
 8000f20:	438a      	bics	r2, r1
 8000f22:	621a      	str	r2, [r3, #32]
 8000f24:	4bb3      	ldr	r3, [pc, #716]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8000f26:	6a1a      	ldr	r2, [r3, #32]
 8000f28:	4bb2      	ldr	r3, [pc, #712]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8000f2a:	2104      	movs	r1, #4
 8000f2c:	438a      	bics	r2, r1
 8000f2e:	621a      	str	r2, [r3, #32]
 8000f30:	e01c      	b.n	8000f6c <HAL_RCC_OscConfig+0x3a0>
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	689b      	ldr	r3, [r3, #8]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d10c      	bne.n	8000f54 <HAL_RCC_OscConfig+0x388>
 8000f3a:	4bae      	ldr	r3, [pc, #696]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8000f3c:	6a1a      	ldr	r2, [r3, #32]
 8000f3e:	4bad      	ldr	r3, [pc, #692]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8000f40:	2104      	movs	r1, #4
 8000f42:	430a      	orrs	r2, r1
 8000f44:	621a      	str	r2, [r3, #32]
 8000f46:	4bab      	ldr	r3, [pc, #684]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8000f48:	6a1a      	ldr	r2, [r3, #32]
 8000f4a:	4baa      	ldr	r3, [pc, #680]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8000f4c:	2101      	movs	r1, #1
 8000f4e:	430a      	orrs	r2, r1
 8000f50:	621a      	str	r2, [r3, #32]
 8000f52:	e00b      	b.n	8000f6c <HAL_RCC_OscConfig+0x3a0>
 8000f54:	4ba7      	ldr	r3, [pc, #668]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8000f56:	6a1a      	ldr	r2, [r3, #32]
 8000f58:	4ba6      	ldr	r3, [pc, #664]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8000f5a:	2101      	movs	r1, #1
 8000f5c:	438a      	bics	r2, r1
 8000f5e:	621a      	str	r2, [r3, #32]
 8000f60:	4ba4      	ldr	r3, [pc, #656]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8000f62:	6a1a      	ldr	r2, [r3, #32]
 8000f64:	4ba3      	ldr	r3, [pc, #652]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8000f66:	2104      	movs	r1, #4
 8000f68:	438a      	bics	r2, r1
 8000f6a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	689b      	ldr	r3, [r3, #8]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d014      	beq.n	8000f9e <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f74:	f7ff fbb0 	bl	80006d8 <HAL_GetTick>
 8000f78:	0003      	movs	r3, r0
 8000f7a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f7c:	e009      	b.n	8000f92 <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f7e:	f7ff fbab 	bl	80006d8 <HAL_GetTick>
 8000f82:	0002      	movs	r2, r0
 8000f84:	69bb      	ldr	r3, [r7, #24]
 8000f86:	1ad3      	subs	r3, r2, r3
 8000f88:	4a9b      	ldr	r2, [pc, #620]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d901      	bls.n	8000f92 <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 8000f8e:	2303      	movs	r3, #3
 8000f90:	e12b      	b.n	80011ea <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f92:	4b98      	ldr	r3, [pc, #608]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8000f94:	6a1b      	ldr	r3, [r3, #32]
 8000f96:	2202      	movs	r2, #2
 8000f98:	4013      	ands	r3, r2
 8000f9a:	d0f0      	beq.n	8000f7e <HAL_RCC_OscConfig+0x3b2>
 8000f9c:	e013      	b.n	8000fc6 <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f9e:	f7ff fb9b 	bl	80006d8 <HAL_GetTick>
 8000fa2:	0003      	movs	r3, r0
 8000fa4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fa6:	e009      	b.n	8000fbc <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fa8:	f7ff fb96 	bl	80006d8 <HAL_GetTick>
 8000fac:	0002      	movs	r2, r0
 8000fae:	69bb      	ldr	r3, [r7, #24]
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	4a91      	ldr	r2, [pc, #580]	; (80011f8 <HAL_RCC_OscConfig+0x62c>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d901      	bls.n	8000fbc <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 8000fb8:	2303      	movs	r3, #3
 8000fba:	e116      	b.n	80011ea <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fbc:	4b8d      	ldr	r3, [pc, #564]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8000fbe:	6a1b      	ldr	r3, [r3, #32]
 8000fc0:	2202      	movs	r2, #2
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	d1f0      	bne.n	8000fa8 <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000fc6:	231f      	movs	r3, #31
 8000fc8:	18fb      	adds	r3, r7, r3
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d105      	bne.n	8000fdc <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fd0:	4b88      	ldr	r3, [pc, #544]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8000fd2:	69da      	ldr	r2, [r3, #28]
 8000fd4:	4b87      	ldr	r3, [pc, #540]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8000fd6:	4989      	ldr	r1, [pc, #548]	; (80011fc <HAL_RCC_OscConfig+0x630>)
 8000fd8:	400a      	ands	r2, r1
 8000fda:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	2210      	movs	r2, #16
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	d063      	beq.n	80010ae <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	695b      	ldr	r3, [r3, #20]
 8000fea:	2b01      	cmp	r3, #1
 8000fec:	d12a      	bne.n	8001044 <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000fee:	4b81      	ldr	r3, [pc, #516]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8000ff0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ff2:	4b80      	ldr	r3, [pc, #512]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8000ff4:	2104      	movs	r1, #4
 8000ff6:	430a      	orrs	r2, r1
 8000ff8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000ffa:	4b7e      	ldr	r3, [pc, #504]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8000ffc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ffe:	4b7d      	ldr	r3, [pc, #500]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8001000:	2101      	movs	r1, #1
 8001002:	430a      	orrs	r2, r1
 8001004:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001006:	f7ff fb67 	bl	80006d8 <HAL_GetTick>
 800100a:	0003      	movs	r3, r0
 800100c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800100e:	e008      	b.n	8001022 <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001010:	f7ff fb62 	bl	80006d8 <HAL_GetTick>
 8001014:	0002      	movs	r2, r0
 8001016:	69bb      	ldr	r3, [r7, #24]
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	2b02      	cmp	r3, #2
 800101c:	d901      	bls.n	8001022 <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 800101e:	2303      	movs	r3, #3
 8001020:	e0e3      	b.n	80011ea <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001022:	4b74      	ldr	r3, [pc, #464]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8001024:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001026:	2202      	movs	r2, #2
 8001028:	4013      	ands	r3, r2
 800102a:	d0f1      	beq.n	8001010 <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800102c:	4b71      	ldr	r3, [pc, #452]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 800102e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001030:	22f8      	movs	r2, #248	; 0xf8
 8001032:	4393      	bics	r3, r2
 8001034:	0019      	movs	r1, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	699b      	ldr	r3, [r3, #24]
 800103a:	00da      	lsls	r2, r3, #3
 800103c:	4b6d      	ldr	r3, [pc, #436]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 800103e:	430a      	orrs	r2, r1
 8001040:	635a      	str	r2, [r3, #52]	; 0x34
 8001042:	e034      	b.n	80010ae <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	695b      	ldr	r3, [r3, #20]
 8001048:	3305      	adds	r3, #5
 800104a:	d111      	bne.n	8001070 <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800104c:	4b69      	ldr	r3, [pc, #420]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 800104e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001050:	4b68      	ldr	r3, [pc, #416]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8001052:	2104      	movs	r1, #4
 8001054:	438a      	bics	r2, r1
 8001056:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001058:	4b66      	ldr	r3, [pc, #408]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 800105a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800105c:	22f8      	movs	r2, #248	; 0xf8
 800105e:	4393      	bics	r3, r2
 8001060:	0019      	movs	r1, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	699b      	ldr	r3, [r3, #24]
 8001066:	00da      	lsls	r2, r3, #3
 8001068:	4b62      	ldr	r3, [pc, #392]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 800106a:	430a      	orrs	r2, r1
 800106c:	635a      	str	r2, [r3, #52]	; 0x34
 800106e:	e01e      	b.n	80010ae <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001070:	4b60      	ldr	r3, [pc, #384]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8001072:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001074:	4b5f      	ldr	r3, [pc, #380]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8001076:	2104      	movs	r1, #4
 8001078:	430a      	orrs	r2, r1
 800107a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800107c:	4b5d      	ldr	r3, [pc, #372]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 800107e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001080:	4b5c      	ldr	r3, [pc, #368]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8001082:	2101      	movs	r1, #1
 8001084:	438a      	bics	r2, r1
 8001086:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001088:	f7ff fb26 	bl	80006d8 <HAL_GetTick>
 800108c:	0003      	movs	r3, r0
 800108e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001090:	e008      	b.n	80010a4 <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001092:	f7ff fb21 	bl	80006d8 <HAL_GetTick>
 8001096:	0002      	movs	r2, r0
 8001098:	69bb      	ldr	r3, [r7, #24]
 800109a:	1ad3      	subs	r3, r2, r3
 800109c:	2b02      	cmp	r3, #2
 800109e:	d901      	bls.n	80010a4 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 80010a0:	2303      	movs	r3, #3
 80010a2:	e0a2      	b.n	80011ea <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80010a4:	4b53      	ldr	r3, [pc, #332]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 80010a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010a8:	2202      	movs	r2, #2
 80010aa:	4013      	ands	r3, r2
 80010ac:	d1f1      	bne.n	8001092 <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6a1b      	ldr	r3, [r3, #32]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d100      	bne.n	80010b8 <HAL_RCC_OscConfig+0x4ec>
 80010b6:	e097      	b.n	80011e8 <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010b8:	4b4e      	ldr	r3, [pc, #312]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	220c      	movs	r2, #12
 80010be:	4013      	ands	r3, r2
 80010c0:	2b08      	cmp	r3, #8
 80010c2:	d100      	bne.n	80010c6 <HAL_RCC_OscConfig+0x4fa>
 80010c4:	e06b      	b.n	800119e <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6a1b      	ldr	r3, [r3, #32]
 80010ca:	2b02      	cmp	r3, #2
 80010cc:	d14c      	bne.n	8001168 <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010ce:	4b49      	ldr	r3, [pc, #292]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	4b48      	ldr	r3, [pc, #288]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 80010d4:	494a      	ldr	r1, [pc, #296]	; (8001200 <HAL_RCC_OscConfig+0x634>)
 80010d6:	400a      	ands	r2, r1
 80010d8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010da:	f7ff fafd 	bl	80006d8 <HAL_GetTick>
 80010de:	0003      	movs	r3, r0
 80010e0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010e2:	e008      	b.n	80010f6 <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010e4:	f7ff faf8 	bl	80006d8 <HAL_GetTick>
 80010e8:	0002      	movs	r2, r0
 80010ea:	69bb      	ldr	r3, [r7, #24]
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	d901      	bls.n	80010f6 <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 80010f2:	2303      	movs	r3, #3
 80010f4:	e079      	b.n	80011ea <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010f6:	4b3f      	ldr	r3, [pc, #252]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	2380      	movs	r3, #128	; 0x80
 80010fc:	049b      	lsls	r3, r3, #18
 80010fe:	4013      	ands	r3, r2
 8001100:	d1f0      	bne.n	80010e4 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001102:	4b3c      	ldr	r3, [pc, #240]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8001104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001106:	220f      	movs	r2, #15
 8001108:	4393      	bics	r3, r2
 800110a:	0019      	movs	r1, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001110:	4b38      	ldr	r3, [pc, #224]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8001112:	430a      	orrs	r2, r1
 8001114:	62da      	str	r2, [r3, #44]	; 0x2c
 8001116:	4b37      	ldr	r3, [pc, #220]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	4a3a      	ldr	r2, [pc, #232]	; (8001204 <HAL_RCC_OscConfig+0x638>)
 800111c:	4013      	ands	r3, r2
 800111e:	0019      	movs	r1, r3
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001128:	431a      	orrs	r2, r3
 800112a:	4b32      	ldr	r3, [pc, #200]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 800112c:	430a      	orrs	r2, r1
 800112e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001130:	4b30      	ldr	r3, [pc, #192]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	4b2f      	ldr	r3, [pc, #188]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8001136:	2180      	movs	r1, #128	; 0x80
 8001138:	0449      	lsls	r1, r1, #17
 800113a:	430a      	orrs	r2, r1
 800113c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800113e:	f7ff facb 	bl	80006d8 <HAL_GetTick>
 8001142:	0003      	movs	r3, r0
 8001144:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001146:	e008      	b.n	800115a <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001148:	f7ff fac6 	bl	80006d8 <HAL_GetTick>
 800114c:	0002      	movs	r2, r0
 800114e:	69bb      	ldr	r3, [r7, #24]
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	2b02      	cmp	r3, #2
 8001154:	d901      	bls.n	800115a <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8001156:	2303      	movs	r3, #3
 8001158:	e047      	b.n	80011ea <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800115a:	4b26      	ldr	r3, [pc, #152]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	2380      	movs	r3, #128	; 0x80
 8001160:	049b      	lsls	r3, r3, #18
 8001162:	4013      	ands	r3, r2
 8001164:	d0f0      	beq.n	8001148 <HAL_RCC_OscConfig+0x57c>
 8001166:	e03f      	b.n	80011e8 <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001168:	4b22      	ldr	r3, [pc, #136]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	4b21      	ldr	r3, [pc, #132]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 800116e:	4924      	ldr	r1, [pc, #144]	; (8001200 <HAL_RCC_OscConfig+0x634>)
 8001170:	400a      	ands	r2, r1
 8001172:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001174:	f7ff fab0 	bl	80006d8 <HAL_GetTick>
 8001178:	0003      	movs	r3, r0
 800117a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800117c:	e008      	b.n	8001190 <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800117e:	f7ff faab 	bl	80006d8 <HAL_GetTick>
 8001182:	0002      	movs	r2, r0
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	1ad3      	subs	r3, r2, r3
 8001188:	2b02      	cmp	r3, #2
 800118a:	d901      	bls.n	8001190 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 800118c:	2303      	movs	r3, #3
 800118e:	e02c      	b.n	80011ea <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001190:	4b18      	ldr	r3, [pc, #96]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	2380      	movs	r3, #128	; 0x80
 8001196:	049b      	lsls	r3, r3, #18
 8001198:	4013      	ands	r3, r2
 800119a:	d1f0      	bne.n	800117e <HAL_RCC_OscConfig+0x5b2>
 800119c:	e024      	b.n	80011e8 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6a1b      	ldr	r3, [r3, #32]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d101      	bne.n	80011aa <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	e01f      	b.n	80011ea <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80011aa:	4b12      	ldr	r3, [pc, #72]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80011b0:	4b10      	ldr	r3, [pc, #64]	; (80011f4 <HAL_RCC_OscConfig+0x628>)
 80011b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011b4:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80011b6:	697a      	ldr	r2, [r7, #20]
 80011b8:	23c0      	movs	r3, #192	; 0xc0
 80011ba:	025b      	lsls	r3, r3, #9
 80011bc:	401a      	ands	r2, r3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c2:	429a      	cmp	r2, r3
 80011c4:	d10e      	bne.n	80011e4 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	220f      	movs	r2, #15
 80011ca:	401a      	ands	r2, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d107      	bne.n	80011e4 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80011d4:	697a      	ldr	r2, [r7, #20]
 80011d6:	23f0      	movs	r3, #240	; 0xf0
 80011d8:	039b      	lsls	r3, r3, #14
 80011da:	401a      	ands	r2, r3
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d001      	beq.n	80011e8 <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e000      	b.n	80011ea <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 80011e8:	2300      	movs	r3, #0
}
 80011ea:	0018      	movs	r0, r3
 80011ec:	46bd      	mov	sp, r7
 80011ee:	b008      	add	sp, #32
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	46c0      	nop			; (mov r8, r8)
 80011f4:	40021000 	.word	0x40021000
 80011f8:	00001388 	.word	0x00001388
 80011fc:	efffffff 	.word	0xefffffff
 8001200:	feffffff 	.word	0xfeffffff
 8001204:	ffc27fff 	.word	0xffc27fff

08001208 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b084      	sub	sp, #16
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d101      	bne.n	800121c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001218:	2301      	movs	r3, #1
 800121a:	e0b3      	b.n	8001384 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800121c:	4b5b      	ldr	r3, [pc, #364]	; (800138c <HAL_RCC_ClockConfig+0x184>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2201      	movs	r2, #1
 8001222:	4013      	ands	r3, r2
 8001224:	683a      	ldr	r2, [r7, #0]
 8001226:	429a      	cmp	r2, r3
 8001228:	d911      	bls.n	800124e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800122a:	4b58      	ldr	r3, [pc, #352]	; (800138c <HAL_RCC_ClockConfig+0x184>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2201      	movs	r2, #1
 8001230:	4393      	bics	r3, r2
 8001232:	0019      	movs	r1, r3
 8001234:	4b55      	ldr	r3, [pc, #340]	; (800138c <HAL_RCC_ClockConfig+0x184>)
 8001236:	683a      	ldr	r2, [r7, #0]
 8001238:	430a      	orrs	r2, r1
 800123a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800123c:	4b53      	ldr	r3, [pc, #332]	; (800138c <HAL_RCC_ClockConfig+0x184>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2201      	movs	r2, #1
 8001242:	4013      	ands	r3, r2
 8001244:	683a      	ldr	r2, [r7, #0]
 8001246:	429a      	cmp	r2, r3
 8001248:	d001      	beq.n	800124e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e09a      	b.n	8001384 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2202      	movs	r2, #2
 8001254:	4013      	ands	r3, r2
 8001256:	d015      	beq.n	8001284 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	2204      	movs	r2, #4
 800125e:	4013      	ands	r3, r2
 8001260:	d006      	beq.n	8001270 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001262:	4b4b      	ldr	r3, [pc, #300]	; (8001390 <HAL_RCC_ClockConfig+0x188>)
 8001264:	685a      	ldr	r2, [r3, #4]
 8001266:	4b4a      	ldr	r3, [pc, #296]	; (8001390 <HAL_RCC_ClockConfig+0x188>)
 8001268:	21e0      	movs	r1, #224	; 0xe0
 800126a:	00c9      	lsls	r1, r1, #3
 800126c:	430a      	orrs	r2, r1
 800126e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001270:	4b47      	ldr	r3, [pc, #284]	; (8001390 <HAL_RCC_ClockConfig+0x188>)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	22f0      	movs	r2, #240	; 0xf0
 8001276:	4393      	bics	r3, r2
 8001278:	0019      	movs	r1, r3
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	689a      	ldr	r2, [r3, #8]
 800127e:	4b44      	ldr	r3, [pc, #272]	; (8001390 <HAL_RCC_ClockConfig+0x188>)
 8001280:	430a      	orrs	r2, r1
 8001282:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	2201      	movs	r2, #1
 800128a:	4013      	ands	r3, r2
 800128c:	d040      	beq.n	8001310 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	2b01      	cmp	r3, #1
 8001294:	d107      	bne.n	80012a6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001296:	4b3e      	ldr	r3, [pc, #248]	; (8001390 <HAL_RCC_ClockConfig+0x188>)
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	2380      	movs	r3, #128	; 0x80
 800129c:	029b      	lsls	r3, r3, #10
 800129e:	4013      	ands	r3, r2
 80012a0:	d114      	bne.n	80012cc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e06e      	b.n	8001384 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	2b02      	cmp	r3, #2
 80012ac:	d107      	bne.n	80012be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012ae:	4b38      	ldr	r3, [pc, #224]	; (8001390 <HAL_RCC_ClockConfig+0x188>)
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	2380      	movs	r3, #128	; 0x80
 80012b4:	049b      	lsls	r3, r3, #18
 80012b6:	4013      	ands	r3, r2
 80012b8:	d108      	bne.n	80012cc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e062      	b.n	8001384 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012be:	4b34      	ldr	r3, [pc, #208]	; (8001390 <HAL_RCC_ClockConfig+0x188>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	2202      	movs	r2, #2
 80012c4:	4013      	ands	r3, r2
 80012c6:	d101      	bne.n	80012cc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80012c8:	2301      	movs	r3, #1
 80012ca:	e05b      	b.n	8001384 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012cc:	4b30      	ldr	r3, [pc, #192]	; (8001390 <HAL_RCC_ClockConfig+0x188>)
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	2203      	movs	r2, #3
 80012d2:	4393      	bics	r3, r2
 80012d4:	0019      	movs	r1, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	685a      	ldr	r2, [r3, #4]
 80012da:	4b2d      	ldr	r3, [pc, #180]	; (8001390 <HAL_RCC_ClockConfig+0x188>)
 80012dc:	430a      	orrs	r2, r1
 80012de:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012e0:	f7ff f9fa 	bl	80006d8 <HAL_GetTick>
 80012e4:	0003      	movs	r3, r0
 80012e6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012e8:	e009      	b.n	80012fe <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012ea:	f7ff f9f5 	bl	80006d8 <HAL_GetTick>
 80012ee:	0002      	movs	r2, r0
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	1ad3      	subs	r3, r2, r3
 80012f4:	4a27      	ldr	r2, [pc, #156]	; (8001394 <HAL_RCC_ClockConfig+0x18c>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d901      	bls.n	80012fe <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80012fa:	2303      	movs	r3, #3
 80012fc:	e042      	b.n	8001384 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012fe:	4b24      	ldr	r3, [pc, #144]	; (8001390 <HAL_RCC_ClockConfig+0x188>)
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	220c      	movs	r2, #12
 8001304:	401a      	ands	r2, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	429a      	cmp	r2, r3
 800130e:	d1ec      	bne.n	80012ea <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001310:	4b1e      	ldr	r3, [pc, #120]	; (800138c <HAL_RCC_ClockConfig+0x184>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	2201      	movs	r2, #1
 8001316:	4013      	ands	r3, r2
 8001318:	683a      	ldr	r2, [r7, #0]
 800131a:	429a      	cmp	r2, r3
 800131c:	d211      	bcs.n	8001342 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800131e:	4b1b      	ldr	r3, [pc, #108]	; (800138c <HAL_RCC_ClockConfig+0x184>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	2201      	movs	r2, #1
 8001324:	4393      	bics	r3, r2
 8001326:	0019      	movs	r1, r3
 8001328:	4b18      	ldr	r3, [pc, #96]	; (800138c <HAL_RCC_ClockConfig+0x184>)
 800132a:	683a      	ldr	r2, [r7, #0]
 800132c:	430a      	orrs	r2, r1
 800132e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001330:	4b16      	ldr	r3, [pc, #88]	; (800138c <HAL_RCC_ClockConfig+0x184>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	2201      	movs	r2, #1
 8001336:	4013      	ands	r3, r2
 8001338:	683a      	ldr	r2, [r7, #0]
 800133a:	429a      	cmp	r2, r3
 800133c:	d001      	beq.n	8001342 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	e020      	b.n	8001384 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2204      	movs	r2, #4
 8001348:	4013      	ands	r3, r2
 800134a:	d009      	beq.n	8001360 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800134c:	4b10      	ldr	r3, [pc, #64]	; (8001390 <HAL_RCC_ClockConfig+0x188>)
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	4a11      	ldr	r2, [pc, #68]	; (8001398 <HAL_RCC_ClockConfig+0x190>)
 8001352:	4013      	ands	r3, r2
 8001354:	0019      	movs	r1, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	68da      	ldr	r2, [r3, #12]
 800135a:	4b0d      	ldr	r3, [pc, #52]	; (8001390 <HAL_RCC_ClockConfig+0x188>)
 800135c:	430a      	orrs	r2, r1
 800135e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001360:	f000 f820 	bl	80013a4 <HAL_RCC_GetSysClockFreq>
 8001364:	0001      	movs	r1, r0
 8001366:	4b0a      	ldr	r3, [pc, #40]	; (8001390 <HAL_RCC_ClockConfig+0x188>)
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	091b      	lsrs	r3, r3, #4
 800136c:	220f      	movs	r2, #15
 800136e:	4013      	ands	r3, r2
 8001370:	4a0a      	ldr	r2, [pc, #40]	; (800139c <HAL_RCC_ClockConfig+0x194>)
 8001372:	5cd3      	ldrb	r3, [r2, r3]
 8001374:	000a      	movs	r2, r1
 8001376:	40da      	lsrs	r2, r3
 8001378:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <HAL_RCC_ClockConfig+0x198>)
 800137a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800137c:	2000      	movs	r0, #0
 800137e:	f7ff f965 	bl	800064c <HAL_InitTick>
  
  return HAL_OK;
 8001382:	2300      	movs	r3, #0
}
 8001384:	0018      	movs	r0, r3
 8001386:	46bd      	mov	sp, r7
 8001388:	b004      	add	sp, #16
 800138a:	bd80      	pop	{r7, pc}
 800138c:	40022000 	.word	0x40022000
 8001390:	40021000 	.word	0x40021000
 8001394:	00001388 	.word	0x00001388
 8001398:	fffff8ff 	.word	0xfffff8ff
 800139c:	080022f0 	.word	0x080022f0
 80013a0:	20000000 	.word	0x20000000

080013a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013a4:	b590      	push	{r4, r7, lr}
 80013a6:	b08f      	sub	sp, #60	; 0x3c
 80013a8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80013aa:	2314      	movs	r3, #20
 80013ac:	18fb      	adds	r3, r7, r3
 80013ae:	4a2c      	ldr	r2, [pc, #176]	; (8001460 <HAL_RCC_GetSysClockFreq+0xbc>)
 80013b0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80013b2:	c313      	stmia	r3!, {r0, r1, r4}
 80013b4:	6812      	ldr	r2, [r2, #0]
 80013b6:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80013b8:	1d3b      	adds	r3, r7, #4
 80013ba:	4a2a      	ldr	r2, [pc, #168]	; (8001464 <HAL_RCC_GetSysClockFreq+0xc0>)
 80013bc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80013be:	c313      	stmia	r3!, {r0, r1, r4}
 80013c0:	6812      	ldr	r2, [r2, #0]
 80013c2:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80013c4:	2300      	movs	r3, #0
 80013c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80013c8:	2300      	movs	r3, #0
 80013ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80013cc:	2300      	movs	r3, #0
 80013ce:	637b      	str	r3, [r7, #52]	; 0x34
 80013d0:	2300      	movs	r3, #0
 80013d2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80013d4:	2300      	movs	r3, #0
 80013d6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80013d8:	4b23      	ldr	r3, [pc, #140]	; (8001468 <HAL_RCC_GetSysClockFreq+0xc4>)
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013e0:	220c      	movs	r2, #12
 80013e2:	4013      	ands	r3, r2
 80013e4:	2b04      	cmp	r3, #4
 80013e6:	d002      	beq.n	80013ee <HAL_RCC_GetSysClockFreq+0x4a>
 80013e8:	2b08      	cmp	r3, #8
 80013ea:	d003      	beq.n	80013f4 <HAL_RCC_GetSysClockFreq+0x50>
 80013ec:	e02f      	b.n	800144e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80013ee:	4b1f      	ldr	r3, [pc, #124]	; (800146c <HAL_RCC_GetSysClockFreq+0xc8>)
 80013f0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80013f2:	e02f      	b.n	8001454 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80013f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013f6:	0c9b      	lsrs	r3, r3, #18
 80013f8:	220f      	movs	r2, #15
 80013fa:	4013      	ands	r3, r2
 80013fc:	2214      	movs	r2, #20
 80013fe:	18ba      	adds	r2, r7, r2
 8001400:	5cd3      	ldrb	r3, [r2, r3]
 8001402:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001404:	4b18      	ldr	r3, [pc, #96]	; (8001468 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001408:	220f      	movs	r2, #15
 800140a:	4013      	ands	r3, r2
 800140c:	1d3a      	adds	r2, r7, #4
 800140e:	5cd3      	ldrb	r3, [r2, r3]
 8001410:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001412:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001414:	23c0      	movs	r3, #192	; 0xc0
 8001416:	025b      	lsls	r3, r3, #9
 8001418:	401a      	ands	r2, r3
 800141a:	2380      	movs	r3, #128	; 0x80
 800141c:	025b      	lsls	r3, r3, #9
 800141e:	429a      	cmp	r2, r3
 8001420:	d109      	bne.n	8001436 <HAL_RCC_GetSysClockFreq+0x92>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001422:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001424:	4811      	ldr	r0, [pc, #68]	; (800146c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001426:	f7fe fe6f 	bl	8000108 <__udivsi3>
 800142a:	0003      	movs	r3, r0
 800142c:	001a      	movs	r2, r3
 800142e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001430:	4353      	muls	r3, r2
 8001432:	637b      	str	r3, [r7, #52]	; 0x34
 8001434:	e008      	b.n	8001448 <HAL_RCC_GetSysClockFreq+0xa4>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001436:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001438:	480c      	ldr	r0, [pc, #48]	; (800146c <HAL_RCC_GetSysClockFreq+0xc8>)
 800143a:	f7fe fe65 	bl	8000108 <__udivsi3>
 800143e:	0003      	movs	r3, r0
 8001440:	001a      	movs	r2, r3
 8001442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001444:	4353      	muls	r3, r2
 8001446:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001448:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800144a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800144c:	e002      	b.n	8001454 <HAL_RCC_GetSysClockFreq+0xb0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800144e:	4b07      	ldr	r3, [pc, #28]	; (800146c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001450:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001452:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001456:	0018      	movs	r0, r3
 8001458:	46bd      	mov	sp, r7
 800145a:	b00f      	add	sp, #60	; 0x3c
 800145c:	bd90      	pop	{r4, r7, pc}
 800145e:	46c0      	nop			; (mov r8, r8)
 8001460:	080022d0 	.word	0x080022d0
 8001464:	080022e0 	.word	0x080022e0
 8001468:	40021000 	.word	0x40021000
 800146c:	007a1200 	.word	0x007a1200

08001470 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d101      	bne.n	8001482 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800147e:	2301      	movs	r3, #1
 8001480:	e01e      	b.n	80014c0 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	223d      	movs	r2, #61	; 0x3d
 8001486:	5c9b      	ldrb	r3, [r3, r2]
 8001488:	b2db      	uxtb	r3, r3
 800148a:	2b00      	cmp	r3, #0
 800148c:	d107      	bne.n	800149e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	223c      	movs	r2, #60	; 0x3c
 8001492:	2100      	movs	r1, #0
 8001494:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	0018      	movs	r0, r3
 800149a:	f7ff f809 	bl	80004b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	223d      	movs	r2, #61	; 0x3d
 80014a2:	2102      	movs	r1, #2
 80014a4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	3304      	adds	r3, #4
 80014ae:	0019      	movs	r1, r3
 80014b0:	0010      	movs	r0, r2
 80014b2:	f000 fb3d 	bl	8001b30 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	223d      	movs	r2, #61	; 0x3d
 80014ba:	2101      	movs	r1, #1
 80014bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80014be:	2300      	movs	r3, #0
}
 80014c0:	0018      	movs	r0, r3
 80014c2:	46bd      	mov	sp, r7
 80014c4:	b002      	add	sp, #8
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d101      	bne.n	80014da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
 80014d8:	e01e      	b.n	8001518 <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	223d      	movs	r2, #61	; 0x3d
 80014de:	5c9b      	ldrb	r3, [r3, r2]
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d107      	bne.n	80014f6 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	223c      	movs	r2, #60	; 0x3c
 80014ea:	2100      	movs	r1, #0
 80014ec:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	0018      	movs	r0, r3
 80014f2:	f000 f815 	bl	8001520 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	223d      	movs	r2, #61	; 0x3d
 80014fa:	2102      	movs	r1, #2
 80014fc:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	3304      	adds	r3, #4
 8001506:	0019      	movs	r1, r3
 8001508:	0010      	movs	r0, r2
 800150a:	f000 fb11 	bl	8001b30 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	223d      	movs	r2, #61	; 0x3d
 8001512:	2101      	movs	r1, #1
 8001514:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001516:	2300      	movs	r3, #0
}
 8001518:	0018      	movs	r0, r3
 800151a:	46bd      	mov	sp, r7
 800151c:	b002      	add	sp, #8
 800151e:	bd80      	pop	{r7, pc}

08001520 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001528:	46c0      	nop			; (mov r8, r8)
 800152a:	46bd      	mov	sp, r7
 800152c:	b002      	add	sp, #8
 800152e:	bd80      	pop	{r7, pc}

08001530 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	6839      	ldr	r1, [r7, #0]
 8001540:	2201      	movs	r2, #1
 8001542:	0018      	movs	r0, r3
 8001544:	f000 fe00 	bl	8002148 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a1a      	ldr	r2, [pc, #104]	; (80015b8 <HAL_TIM_PWM_Start+0x88>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d00e      	beq.n	8001570 <HAL_TIM_PWM_Start+0x40>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a19      	ldr	r2, [pc, #100]	; (80015bc <HAL_TIM_PWM_Start+0x8c>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d009      	beq.n	8001570 <HAL_TIM_PWM_Start+0x40>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a17      	ldr	r2, [pc, #92]	; (80015c0 <HAL_TIM_PWM_Start+0x90>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d004      	beq.n	8001570 <HAL_TIM_PWM_Start+0x40>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a16      	ldr	r2, [pc, #88]	; (80015c4 <HAL_TIM_PWM_Start+0x94>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d101      	bne.n	8001574 <HAL_TIM_PWM_Start+0x44>
 8001570:	2301      	movs	r3, #1
 8001572:	e000      	b.n	8001576 <HAL_TIM_PWM_Start+0x46>
 8001574:	2300      	movs	r3, #0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d008      	beq.n	800158c <HAL_TIM_PWM_Start+0x5c>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2180      	movs	r1, #128	; 0x80
 8001586:	0209      	lsls	r1, r1, #8
 8001588:	430a      	orrs	r2, r1
 800158a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	2207      	movs	r2, #7
 8001594:	4013      	ands	r3, r2
 8001596:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	2b06      	cmp	r3, #6
 800159c:	d007      	beq.n	80015ae <HAL_TIM_PWM_Start+0x7e>
  {
    __HAL_TIM_ENABLE(htim);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2101      	movs	r1, #1
 80015aa:	430a      	orrs	r2, r1
 80015ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80015ae:	2300      	movs	r3, #0
}
 80015b0:	0018      	movs	r0, r3
 80015b2:	46bd      	mov	sp, r7
 80015b4:	b004      	add	sp, #16
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	40012c00 	.word	0x40012c00
 80015bc:	40014000 	.word	0x40014000
 80015c0:	40014400 	.word	0x40014400
 80015c4:	40014800 	.word	0x40014800

080015c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	691b      	ldr	r3, [r3, #16]
 80015d6:	2202      	movs	r2, #2
 80015d8:	4013      	ands	r3, r2
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d124      	bne.n	8001628 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	68db      	ldr	r3, [r3, #12]
 80015e4:	2202      	movs	r2, #2
 80015e6:	4013      	ands	r3, r2
 80015e8:	2b02      	cmp	r3, #2
 80015ea:	d11d      	bne.n	8001628 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2203      	movs	r2, #3
 80015f2:	4252      	negs	r2, r2
 80015f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2201      	movs	r2, #1
 80015fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	699b      	ldr	r3, [r3, #24]
 8001602:	2203      	movs	r2, #3
 8001604:	4013      	ands	r3, r2
 8001606:	d004      	beq.n	8001612 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	0018      	movs	r0, r3
 800160c:	f000 fa78 	bl	8001b00 <HAL_TIM_IC_CaptureCallback>
 8001610:	e007      	b.n	8001622 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	0018      	movs	r0, r3
 8001616:	f000 fa6b 	bl	8001af0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	0018      	movs	r0, r3
 800161e:	f000 fa77 	bl	8001b10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2200      	movs	r2, #0
 8001626:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	691b      	ldr	r3, [r3, #16]
 800162e:	2204      	movs	r2, #4
 8001630:	4013      	ands	r3, r2
 8001632:	2b04      	cmp	r3, #4
 8001634:	d125      	bne.n	8001682 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	2204      	movs	r2, #4
 800163e:	4013      	ands	r3, r2
 8001640:	2b04      	cmp	r3, #4
 8001642:	d11e      	bne.n	8001682 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	2205      	movs	r2, #5
 800164a:	4252      	negs	r2, r2
 800164c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2202      	movs	r2, #2
 8001652:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	699a      	ldr	r2, [r3, #24]
 800165a:	23c0      	movs	r3, #192	; 0xc0
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	4013      	ands	r3, r2
 8001660:	d004      	beq.n	800166c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	0018      	movs	r0, r3
 8001666:	f000 fa4b 	bl	8001b00 <HAL_TIM_IC_CaptureCallback>
 800166a:	e007      	b.n	800167c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	0018      	movs	r0, r3
 8001670:	f000 fa3e 	bl	8001af0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	0018      	movs	r0, r3
 8001678:	f000 fa4a 	bl	8001b10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2200      	movs	r2, #0
 8001680:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	691b      	ldr	r3, [r3, #16]
 8001688:	2208      	movs	r2, #8
 800168a:	4013      	ands	r3, r2
 800168c:	2b08      	cmp	r3, #8
 800168e:	d124      	bne.n	80016da <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	68db      	ldr	r3, [r3, #12]
 8001696:	2208      	movs	r2, #8
 8001698:	4013      	ands	r3, r2
 800169a:	2b08      	cmp	r3, #8
 800169c:	d11d      	bne.n	80016da <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2209      	movs	r2, #9
 80016a4:	4252      	negs	r2, r2
 80016a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2204      	movs	r2, #4
 80016ac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	69db      	ldr	r3, [r3, #28]
 80016b4:	2203      	movs	r2, #3
 80016b6:	4013      	ands	r3, r2
 80016b8:	d004      	beq.n	80016c4 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	0018      	movs	r0, r3
 80016be:	f000 fa1f 	bl	8001b00 <HAL_TIM_IC_CaptureCallback>
 80016c2:	e007      	b.n	80016d4 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	0018      	movs	r0, r3
 80016c8:	f000 fa12 	bl	8001af0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	0018      	movs	r0, r3
 80016d0:	f000 fa1e 	bl	8001b10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2200      	movs	r2, #0
 80016d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	691b      	ldr	r3, [r3, #16]
 80016e0:	2210      	movs	r2, #16
 80016e2:	4013      	ands	r3, r2
 80016e4:	2b10      	cmp	r3, #16
 80016e6:	d125      	bne.n	8001734 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	68db      	ldr	r3, [r3, #12]
 80016ee:	2210      	movs	r2, #16
 80016f0:	4013      	ands	r3, r2
 80016f2:	2b10      	cmp	r3, #16
 80016f4:	d11e      	bne.n	8001734 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2211      	movs	r2, #17
 80016fc:	4252      	negs	r2, r2
 80016fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2208      	movs	r2, #8
 8001704:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	69da      	ldr	r2, [r3, #28]
 800170c:	23c0      	movs	r3, #192	; 0xc0
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	4013      	ands	r3, r2
 8001712:	d004      	beq.n	800171e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	0018      	movs	r0, r3
 8001718:	f000 f9f2 	bl	8001b00 <HAL_TIM_IC_CaptureCallback>
 800171c:	e007      	b.n	800172e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	0018      	movs	r0, r3
 8001722:	f000 f9e5 	bl	8001af0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	0018      	movs	r0, r3
 800172a:	f000 f9f1 	bl	8001b10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2200      	movs	r2, #0
 8001732:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	691b      	ldr	r3, [r3, #16]
 800173a:	2201      	movs	r2, #1
 800173c:	4013      	ands	r3, r2
 800173e:	2b01      	cmp	r3, #1
 8001740:	d10f      	bne.n	8001762 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	2201      	movs	r2, #1
 800174a:	4013      	ands	r3, r2
 800174c:	2b01      	cmp	r3, #1
 800174e:	d108      	bne.n	8001762 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2202      	movs	r2, #2
 8001756:	4252      	negs	r2, r2
 8001758:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	0018      	movs	r0, r3
 800175e:	f000 f9bf 	bl	8001ae0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	691b      	ldr	r3, [r3, #16]
 8001768:	2280      	movs	r2, #128	; 0x80
 800176a:	4013      	ands	r3, r2
 800176c:	2b80      	cmp	r3, #128	; 0x80
 800176e:	d10f      	bne.n	8001790 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	2280      	movs	r2, #128	; 0x80
 8001778:	4013      	ands	r3, r2
 800177a:	2b80      	cmp	r3, #128	; 0x80
 800177c:	d108      	bne.n	8001790 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2281      	movs	r2, #129	; 0x81
 8001784:	4252      	negs	r2, r2
 8001786:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	0018      	movs	r0, r3
 800178c:	f000 fd60 	bl	8002250 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	691b      	ldr	r3, [r3, #16]
 8001796:	2240      	movs	r2, #64	; 0x40
 8001798:	4013      	ands	r3, r2
 800179a:	2b40      	cmp	r3, #64	; 0x40
 800179c:	d10f      	bne.n	80017be <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	2240      	movs	r2, #64	; 0x40
 80017a6:	4013      	ands	r3, r2
 80017a8:	2b40      	cmp	r3, #64	; 0x40
 80017aa:	d108      	bne.n	80017be <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	2241      	movs	r2, #65	; 0x41
 80017b2:	4252      	negs	r2, r2
 80017b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	0018      	movs	r0, r3
 80017ba:	f000 f9b1 	bl	8001b20 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	691b      	ldr	r3, [r3, #16]
 80017c4:	2220      	movs	r2, #32
 80017c6:	4013      	ands	r3, r2
 80017c8:	2b20      	cmp	r3, #32
 80017ca:	d10f      	bne.n	80017ec <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	68db      	ldr	r3, [r3, #12]
 80017d2:	2220      	movs	r2, #32
 80017d4:	4013      	ands	r3, r2
 80017d6:	2b20      	cmp	r3, #32
 80017d8:	d108      	bne.n	80017ec <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	2221      	movs	r2, #33	; 0x21
 80017e0:	4252      	negs	r2, r2
 80017e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	0018      	movs	r0, r3
 80017e8:	f000 fd2a 	bl	8002240 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80017ec:	46c0      	nop			; (mov r8, r8)
 80017ee:	46bd      	mov	sp, r7
 80017f0:	b002      	add	sp, #8
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	60f8      	str	r0, [r7, #12]
 80017fc:	60b9      	str	r1, [r7, #8]
 80017fe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	223c      	movs	r2, #60	; 0x3c
 8001804:	5c9b      	ldrb	r3, [r3, r2]
 8001806:	2b01      	cmp	r3, #1
 8001808:	d101      	bne.n	800180e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800180a:	2302      	movs	r3, #2
 800180c:	e0a4      	b.n	8001958 <HAL_TIM_PWM_ConfigChannel+0x164>
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	223c      	movs	r2, #60	; 0x3c
 8001812:	2101      	movs	r1, #1
 8001814:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	223d      	movs	r2, #61	; 0x3d
 800181a:	2102      	movs	r1, #2
 800181c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2b04      	cmp	r3, #4
 8001822:	d029      	beq.n	8001878 <HAL_TIM_PWM_ConfigChannel+0x84>
 8001824:	d802      	bhi.n	800182c <HAL_TIM_PWM_ConfigChannel+0x38>
 8001826:	2b00      	cmp	r3, #0
 8001828:	d005      	beq.n	8001836 <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 800182a:	e08c      	b.n	8001946 <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 800182c:	2b08      	cmp	r3, #8
 800182e:	d046      	beq.n	80018be <HAL_TIM_PWM_ConfigChannel+0xca>
 8001830:	2b0c      	cmp	r3, #12
 8001832:	d065      	beq.n	8001900 <HAL_TIM_PWM_ConfigChannel+0x10c>
      break;
 8001834:	e087      	b.n	8001946 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	68ba      	ldr	r2, [r7, #8]
 800183c:	0011      	movs	r1, r2
 800183e:	0018      	movs	r0, r3
 8001840:	f000 f9ec 	bl	8001c1c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	699a      	ldr	r2, [r3, #24]
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2108      	movs	r1, #8
 8001850:	430a      	orrs	r2, r1
 8001852:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	699a      	ldr	r2, [r3, #24]
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	2104      	movs	r1, #4
 8001860:	438a      	bics	r2, r1
 8001862:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	6999      	ldr	r1, [r3, #24]
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	691a      	ldr	r2, [r3, #16]
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	430a      	orrs	r2, r1
 8001874:	619a      	str	r2, [r3, #24]
      break;
 8001876:	e066      	b.n	8001946 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	68ba      	ldr	r2, [r7, #8]
 800187e:	0011      	movs	r1, r2
 8001880:	0018      	movs	r0, r3
 8001882:	f000 fa53 	bl	8001d2c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	699a      	ldr	r2, [r3, #24]
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2180      	movs	r1, #128	; 0x80
 8001892:	0109      	lsls	r1, r1, #4
 8001894:	430a      	orrs	r2, r1
 8001896:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	699a      	ldr	r2, [r3, #24]
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	492f      	ldr	r1, [pc, #188]	; (8001960 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 80018a4:	400a      	ands	r2, r1
 80018a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	6999      	ldr	r1, [r3, #24]
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	691b      	ldr	r3, [r3, #16]
 80018b2:	021a      	lsls	r2, r3, #8
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	430a      	orrs	r2, r1
 80018ba:	619a      	str	r2, [r3, #24]
      break;
 80018bc:	e043      	b.n	8001946 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	68ba      	ldr	r2, [r7, #8]
 80018c4:	0011      	movs	r1, r2
 80018c6:	0018      	movs	r0, r3
 80018c8:	f000 fab4 	bl	8001e34 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	69da      	ldr	r2, [r3, #28]
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	2108      	movs	r1, #8
 80018d8:	430a      	orrs	r2, r1
 80018da:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	69da      	ldr	r2, [r3, #28]
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	2104      	movs	r1, #4
 80018e8:	438a      	bics	r2, r1
 80018ea:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	69d9      	ldr	r1, [r3, #28]
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	691a      	ldr	r2, [r3, #16]
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	430a      	orrs	r2, r1
 80018fc:	61da      	str	r2, [r3, #28]
      break;
 80018fe:	e022      	b.n	8001946 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	68ba      	ldr	r2, [r7, #8]
 8001906:	0011      	movs	r1, r2
 8001908:	0018      	movs	r0, r3
 800190a:	f000 fb19 	bl	8001f40 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	69da      	ldr	r2, [r3, #28]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2180      	movs	r1, #128	; 0x80
 800191a:	0109      	lsls	r1, r1, #4
 800191c:	430a      	orrs	r2, r1
 800191e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	69da      	ldr	r2, [r3, #28]
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	490d      	ldr	r1, [pc, #52]	; (8001960 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 800192c:	400a      	ands	r2, r1
 800192e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	69d9      	ldr	r1, [r3, #28]
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	691b      	ldr	r3, [r3, #16]
 800193a:	021a      	lsls	r2, r3, #8
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	430a      	orrs	r2, r1
 8001942:	61da      	str	r2, [r3, #28]
      break;
 8001944:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	223d      	movs	r2, #61	; 0x3d
 800194a:	2101      	movs	r1, #1
 800194c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	223c      	movs	r2, #60	; 0x3c
 8001952:	2100      	movs	r1, #0
 8001954:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001956:	2300      	movs	r3, #0
}
 8001958:	0018      	movs	r0, r3
 800195a:	46bd      	mov	sp, r7
 800195c:	b004      	add	sp, #16
 800195e:	bd80      	pop	{r7, pc}
 8001960:	fffffbff 	.word	0xfffffbff

08001964 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	223c      	movs	r2, #60	; 0x3c
 8001972:	5c9b      	ldrb	r3, [r3, r2]
 8001974:	2b01      	cmp	r3, #1
 8001976:	d101      	bne.n	800197c <HAL_TIM_ConfigClockSource+0x18>
 8001978:	2302      	movs	r3, #2
 800197a:	e0ab      	b.n	8001ad4 <HAL_TIM_ConfigClockSource+0x170>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	223c      	movs	r2, #60	; 0x3c
 8001980:	2101      	movs	r1, #1
 8001982:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	223d      	movs	r2, #61	; 0x3d
 8001988:	2102      	movs	r1, #2
 800198a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	2277      	movs	r2, #119	; 0x77
 8001998:	4393      	bics	r3, r2
 800199a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	4a4f      	ldr	r2, [pc, #316]	; (8001adc <HAL_TIM_ConfigClockSource+0x178>)
 80019a0:	4013      	ands	r3, r2
 80019a2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	68fa      	ldr	r2, [r7, #12]
 80019aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2b40      	cmp	r3, #64	; 0x40
 80019b2:	d100      	bne.n	80019b6 <HAL_TIM_ConfigClockSource+0x52>
 80019b4:	e06b      	b.n	8001a8e <HAL_TIM_ConfigClockSource+0x12a>
 80019b6:	d80e      	bhi.n	80019d6 <HAL_TIM_ConfigClockSource+0x72>
 80019b8:	2b10      	cmp	r3, #16
 80019ba:	d100      	bne.n	80019be <HAL_TIM_ConfigClockSource+0x5a>
 80019bc:	e077      	b.n	8001aae <HAL_TIM_ConfigClockSource+0x14a>
 80019be:	d803      	bhi.n	80019c8 <HAL_TIM_ConfigClockSource+0x64>
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d100      	bne.n	80019c6 <HAL_TIM_ConfigClockSource+0x62>
 80019c4:	e073      	b.n	8001aae <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80019c6:	e07c      	b.n	8001ac2 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80019c8:	2b20      	cmp	r3, #32
 80019ca:	d100      	bne.n	80019ce <HAL_TIM_ConfigClockSource+0x6a>
 80019cc:	e06f      	b.n	8001aae <HAL_TIM_ConfigClockSource+0x14a>
 80019ce:	2b30      	cmp	r3, #48	; 0x30
 80019d0:	d100      	bne.n	80019d4 <HAL_TIM_ConfigClockSource+0x70>
 80019d2:	e06c      	b.n	8001aae <HAL_TIM_ConfigClockSource+0x14a>
      break;
 80019d4:	e075      	b.n	8001ac2 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80019d6:	2b70      	cmp	r3, #112	; 0x70
 80019d8:	d00e      	beq.n	80019f8 <HAL_TIM_ConfigClockSource+0x94>
 80019da:	d804      	bhi.n	80019e6 <HAL_TIM_ConfigClockSource+0x82>
 80019dc:	2b50      	cmp	r3, #80	; 0x50
 80019de:	d036      	beq.n	8001a4e <HAL_TIM_ConfigClockSource+0xea>
 80019e0:	2b60      	cmp	r3, #96	; 0x60
 80019e2:	d044      	beq.n	8001a6e <HAL_TIM_ConfigClockSource+0x10a>
      break;
 80019e4:	e06d      	b.n	8001ac2 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80019e6:	2280      	movs	r2, #128	; 0x80
 80019e8:	0152      	lsls	r2, r2, #5
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d068      	beq.n	8001ac0 <HAL_TIM_ConfigClockSource+0x15c>
 80019ee:	2280      	movs	r2, #128	; 0x80
 80019f0:	0192      	lsls	r2, r2, #6
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d017      	beq.n	8001a26 <HAL_TIM_ConfigClockSource+0xc2>
      break;
 80019f6:	e064      	b.n	8001ac2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6818      	ldr	r0, [r3, #0]
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	6899      	ldr	r1, [r3, #8]
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685a      	ldr	r2, [r3, #4]
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	f000 fb7e 	bl	8002108 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2277      	movs	r2, #119	; 0x77
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	68fa      	ldr	r2, [r7, #12]
 8001a22:	609a      	str	r2, [r3, #8]
      break;
 8001a24:	e04d      	b.n	8001ac2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6818      	ldr	r0, [r3, #0]
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	6899      	ldr	r1, [r3, #8]
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	685a      	ldr	r2, [r3, #4]
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	f000 fb67 	bl	8002108 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	689a      	ldr	r2, [r3, #8]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2180      	movs	r1, #128	; 0x80
 8001a46:	01c9      	lsls	r1, r1, #7
 8001a48:	430a      	orrs	r2, r1
 8001a4a:	609a      	str	r2, [r3, #8]
      break;
 8001a4c:	e039      	b.n	8001ac2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6818      	ldr	r0, [r3, #0]
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	6859      	ldr	r1, [r3, #4]
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	68db      	ldr	r3, [r3, #12]
 8001a5a:	001a      	movs	r2, r3
 8001a5c:	f000 fada 	bl	8002014 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2150      	movs	r1, #80	; 0x50
 8001a66:	0018      	movs	r0, r3
 8001a68:	f000 fb34 	bl	80020d4 <TIM_ITRx_SetConfig>
      break;
 8001a6c:	e029      	b.n	8001ac2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6818      	ldr	r0, [r3, #0]
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	6859      	ldr	r1, [r3, #4]
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	001a      	movs	r2, r3
 8001a7c:	f000 faf8 	bl	8002070 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2160      	movs	r1, #96	; 0x60
 8001a86:	0018      	movs	r0, r3
 8001a88:	f000 fb24 	bl	80020d4 <TIM_ITRx_SetConfig>
      break;
 8001a8c:	e019      	b.n	8001ac2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6818      	ldr	r0, [r3, #0]
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	6859      	ldr	r1, [r3, #4]
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	68db      	ldr	r3, [r3, #12]
 8001a9a:	001a      	movs	r2, r3
 8001a9c:	f000 faba 	bl	8002014 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2140      	movs	r1, #64	; 0x40
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	f000 fb14 	bl	80020d4 <TIM_ITRx_SetConfig>
      break;
 8001aac:	e009      	b.n	8001ac2 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	0019      	movs	r1, r3
 8001ab8:	0010      	movs	r0, r2
 8001aba:	f000 fb0b 	bl	80020d4 <TIM_ITRx_SetConfig>
      break;
 8001abe:	e000      	b.n	8001ac2 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8001ac0:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	223d      	movs	r2, #61	; 0x3d
 8001ac6:	2101      	movs	r1, #1
 8001ac8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	223c      	movs	r2, #60	; 0x3c
 8001ace:	2100      	movs	r1, #0
 8001ad0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001ad2:	2300      	movs	r3, #0
}
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	b004      	add	sp, #16
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	ffff00ff 	.word	0xffff00ff

08001ae0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8001ae8:	46c0      	nop			; (mov r8, r8)
 8001aea:	46bd      	mov	sp, r7
 8001aec:	b002      	add	sp, #8
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001af8:	46c0      	nop			; (mov r8, r8)
 8001afa:	46bd      	mov	sp, r7
 8001afc:	b002      	add	sp, #8
 8001afe:	bd80      	pop	{r7, pc}

08001b00 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001b08:	46c0      	nop			; (mov r8, r8)
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	b002      	add	sp, #8
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001b18:	46c0      	nop			; (mov r8, r8)
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	b002      	add	sp, #8
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001b28:	46c0      	nop			; (mov r8, r8)
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	b002      	add	sp, #8
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	4a2f      	ldr	r2, [pc, #188]	; (8001c00 <TIM_Base_SetConfig+0xd0>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d003      	beq.n	8001b50 <TIM_Base_SetConfig+0x20>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4a2e      	ldr	r2, [pc, #184]	; (8001c04 <TIM_Base_SetConfig+0xd4>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d108      	bne.n	8001b62 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	2270      	movs	r2, #112	; 0x70
 8001b54:	4393      	bics	r3, r2
 8001b56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	68fa      	ldr	r2, [r7, #12]
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4a26      	ldr	r2, [pc, #152]	; (8001c00 <TIM_Base_SetConfig+0xd0>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d013      	beq.n	8001b92 <TIM_Base_SetConfig+0x62>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4a25      	ldr	r2, [pc, #148]	; (8001c04 <TIM_Base_SetConfig+0xd4>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d00f      	beq.n	8001b92 <TIM_Base_SetConfig+0x62>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4a24      	ldr	r2, [pc, #144]	; (8001c08 <TIM_Base_SetConfig+0xd8>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d00b      	beq.n	8001b92 <TIM_Base_SetConfig+0x62>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4a23      	ldr	r2, [pc, #140]	; (8001c0c <TIM_Base_SetConfig+0xdc>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d007      	beq.n	8001b92 <TIM_Base_SetConfig+0x62>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4a22      	ldr	r2, [pc, #136]	; (8001c10 <TIM_Base_SetConfig+0xe0>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d003      	beq.n	8001b92 <TIM_Base_SetConfig+0x62>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4a21      	ldr	r2, [pc, #132]	; (8001c14 <TIM_Base_SetConfig+0xe4>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d108      	bne.n	8001ba4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	4a20      	ldr	r2, [pc, #128]	; (8001c18 <TIM_Base_SetConfig+0xe8>)
 8001b96:	4013      	ands	r3, r2
 8001b98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	68db      	ldr	r3, [r3, #12]
 8001b9e:	68fa      	ldr	r2, [r7, #12]
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	2280      	movs	r2, #128	; 0x80
 8001ba8:	4393      	bics	r3, r2
 8001baa:	001a      	movs	r2, r3
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	695b      	ldr	r3, [r3, #20]
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	68fa      	ldr	r2, [r7, #12]
 8001bb8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	689a      	ldr	r2, [r3, #8]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	4a0c      	ldr	r2, [pc, #48]	; (8001c00 <TIM_Base_SetConfig+0xd0>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d00b      	beq.n	8001bea <TIM_Base_SetConfig+0xba>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4a0d      	ldr	r2, [pc, #52]	; (8001c0c <TIM_Base_SetConfig+0xdc>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d007      	beq.n	8001bea <TIM_Base_SetConfig+0xba>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4a0c      	ldr	r2, [pc, #48]	; (8001c10 <TIM_Base_SetConfig+0xe0>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d003      	beq.n	8001bea <TIM_Base_SetConfig+0xba>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4a0b      	ldr	r2, [pc, #44]	; (8001c14 <TIM_Base_SetConfig+0xe4>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d103      	bne.n	8001bf2 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	691a      	ldr	r2, [r3, #16]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	615a      	str	r2, [r3, #20]
}
 8001bf8:	46c0      	nop			; (mov r8, r8)
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	b004      	add	sp, #16
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40012c00 	.word	0x40012c00
 8001c04:	40000400 	.word	0x40000400
 8001c08:	40002000 	.word	0x40002000
 8001c0c:	40014000 	.word	0x40014000
 8001c10:	40014400 	.word	0x40014400
 8001c14:	40014800 	.word	0x40014800
 8001c18:	fffffcff 	.word	0xfffffcff

08001c1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b086      	sub	sp, #24
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6a1b      	ldr	r3, [r3, #32]
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	4393      	bics	r3, r2
 8001c2e:	001a      	movs	r2, r3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6a1b      	ldr	r3, [r3, #32]
 8001c38:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	699b      	ldr	r3, [r3, #24]
 8001c44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	2270      	movs	r2, #112	; 0x70
 8001c4a:	4393      	bics	r3, r2
 8001c4c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	2203      	movs	r2, #3
 8001c52:	4393      	bics	r3, r2
 8001c54:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	68fa      	ldr	r2, [r7, #12]
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	2202      	movs	r2, #2
 8001c64:	4393      	bics	r3, r2
 8001c66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	697a      	ldr	r2, [r7, #20]
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4a27      	ldr	r2, [pc, #156]	; (8001d14 <TIM_OC1_SetConfig+0xf8>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d00b      	beq.n	8001c92 <TIM_OC1_SetConfig+0x76>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a26      	ldr	r2, [pc, #152]	; (8001d18 <TIM_OC1_SetConfig+0xfc>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d007      	beq.n	8001c92 <TIM_OC1_SetConfig+0x76>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4a25      	ldr	r2, [pc, #148]	; (8001d1c <TIM_OC1_SetConfig+0x100>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d003      	beq.n	8001c92 <TIM_OC1_SetConfig+0x76>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a24      	ldr	r2, [pc, #144]	; (8001d20 <TIM_OC1_SetConfig+0x104>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d10c      	bne.n	8001cac <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	2208      	movs	r2, #8
 8001c96:	4393      	bics	r3, r2
 8001c98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	68db      	ldr	r3, [r3, #12]
 8001c9e:	697a      	ldr	r2, [r7, #20]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	2204      	movs	r2, #4
 8001ca8:	4393      	bics	r3, r2
 8001caa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	4a19      	ldr	r2, [pc, #100]	; (8001d14 <TIM_OC1_SetConfig+0xf8>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d00b      	beq.n	8001ccc <TIM_OC1_SetConfig+0xb0>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4a18      	ldr	r2, [pc, #96]	; (8001d18 <TIM_OC1_SetConfig+0xfc>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d007      	beq.n	8001ccc <TIM_OC1_SetConfig+0xb0>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	4a17      	ldr	r2, [pc, #92]	; (8001d1c <TIM_OC1_SetConfig+0x100>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d003      	beq.n	8001ccc <TIM_OC1_SetConfig+0xb0>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	4a16      	ldr	r2, [pc, #88]	; (8001d20 <TIM_OC1_SetConfig+0x104>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d111      	bne.n	8001cf0 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	4a15      	ldr	r2, [pc, #84]	; (8001d24 <TIM_OC1_SetConfig+0x108>)
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	4a14      	ldr	r2, [pc, #80]	; (8001d28 <TIM_OC1_SetConfig+0x10c>)
 8001cd8:	4013      	ands	r3, r2
 8001cda:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	695b      	ldr	r3, [r3, #20]
 8001ce0:	693a      	ldr	r2, [r7, #16]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	699b      	ldr	r3, [r3, #24]
 8001cea:	693a      	ldr	r2, [r7, #16]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	68fa      	ldr	r2, [r7, #12]
 8001cfa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	685a      	ldr	r2, [r3, #4]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	697a      	ldr	r2, [r7, #20]
 8001d08:	621a      	str	r2, [r3, #32]
}
 8001d0a:	46c0      	nop			; (mov r8, r8)
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	b006      	add	sp, #24
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	46c0      	nop			; (mov r8, r8)
 8001d14:	40012c00 	.word	0x40012c00
 8001d18:	40014000 	.word	0x40014000
 8001d1c:	40014400 	.word	0x40014400
 8001d20:	40014800 	.word	0x40014800
 8001d24:	fffffeff 	.word	0xfffffeff
 8001d28:	fffffdff 	.word	0xfffffdff

08001d2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b086      	sub	sp, #24
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6a1b      	ldr	r3, [r3, #32]
 8001d3a:	2210      	movs	r2, #16
 8001d3c:	4393      	bics	r3, r2
 8001d3e:	001a      	movs	r2, r3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6a1b      	ldr	r3, [r3, #32]
 8001d48:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	699b      	ldr	r3, [r3, #24]
 8001d54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	4a2e      	ldr	r2, [pc, #184]	; (8001e14 <TIM_OC2_SetConfig+0xe8>)
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	4a2d      	ldr	r2, [pc, #180]	; (8001e18 <TIM_OC2_SetConfig+0xec>)
 8001d62:	4013      	ands	r3, r2
 8001d64:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	021b      	lsls	r3, r3, #8
 8001d6c:	68fa      	ldr	r2, [r7, #12]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	2220      	movs	r2, #32
 8001d76:	4393      	bics	r3, r2
 8001d78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	011b      	lsls	r3, r3, #4
 8001d80:	697a      	ldr	r2, [r7, #20]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4a24      	ldr	r2, [pc, #144]	; (8001e1c <TIM_OC2_SetConfig+0xf0>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d10d      	bne.n	8001daa <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	2280      	movs	r2, #128	; 0x80
 8001d92:	4393      	bics	r3, r2
 8001d94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	68db      	ldr	r3, [r3, #12]
 8001d9a:	011b      	lsls	r3, r3, #4
 8001d9c:	697a      	ldr	r2, [r7, #20]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	2240      	movs	r2, #64	; 0x40
 8001da6:	4393      	bics	r3, r2
 8001da8:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4a1b      	ldr	r2, [pc, #108]	; (8001e1c <TIM_OC2_SetConfig+0xf0>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d00b      	beq.n	8001dca <TIM_OC2_SetConfig+0x9e>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	4a1a      	ldr	r2, [pc, #104]	; (8001e20 <TIM_OC2_SetConfig+0xf4>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d007      	beq.n	8001dca <TIM_OC2_SetConfig+0x9e>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4a19      	ldr	r2, [pc, #100]	; (8001e24 <TIM_OC2_SetConfig+0xf8>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d003      	beq.n	8001dca <TIM_OC2_SetConfig+0x9e>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4a18      	ldr	r2, [pc, #96]	; (8001e28 <TIM_OC2_SetConfig+0xfc>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d113      	bne.n	8001df2 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	4a17      	ldr	r2, [pc, #92]	; (8001e2c <TIM_OC2_SetConfig+0x100>)
 8001dce:	4013      	ands	r3, r2
 8001dd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	4a16      	ldr	r2, [pc, #88]	; (8001e30 <TIM_OC2_SetConfig+0x104>)
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	695b      	ldr	r3, [r3, #20]
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	693a      	ldr	r2, [r7, #16]
 8001de2:	4313      	orrs	r3, r2
 8001de4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	699b      	ldr	r3, [r3, #24]
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	693a      	ldr	r2, [r7, #16]
 8001df6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	68fa      	ldr	r2, [r7, #12]
 8001dfc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	685a      	ldr	r2, [r3, #4]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	697a      	ldr	r2, [r7, #20]
 8001e0a:	621a      	str	r2, [r3, #32]
}
 8001e0c:	46c0      	nop			; (mov r8, r8)
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	b006      	add	sp, #24
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	ffff8fff 	.word	0xffff8fff
 8001e18:	fffffcff 	.word	0xfffffcff
 8001e1c:	40012c00 	.word	0x40012c00
 8001e20:	40014000 	.word	0x40014000
 8001e24:	40014400 	.word	0x40014400
 8001e28:	40014800 	.word	0x40014800
 8001e2c:	fffffbff 	.word	0xfffffbff
 8001e30:	fffff7ff 	.word	0xfffff7ff

08001e34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b086      	sub	sp, #24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6a1b      	ldr	r3, [r3, #32]
 8001e42:	4a35      	ldr	r2, [pc, #212]	; (8001f18 <TIM_OC3_SetConfig+0xe4>)
 8001e44:	401a      	ands	r2, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6a1b      	ldr	r3, [r3, #32]
 8001e4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	69db      	ldr	r3, [r3, #28]
 8001e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2270      	movs	r2, #112	; 0x70
 8001e60:	4393      	bics	r3, r2
 8001e62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2203      	movs	r2, #3
 8001e68:	4393      	bics	r3, r2
 8001e6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	68fa      	ldr	r2, [r7, #12]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	4a28      	ldr	r2, [pc, #160]	; (8001f1c <TIM_OC3_SetConfig+0xe8>)
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	021b      	lsls	r3, r3, #8
 8001e84:	697a      	ldr	r2, [r7, #20]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4a24      	ldr	r2, [pc, #144]	; (8001f20 <TIM_OC3_SetConfig+0xec>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d10d      	bne.n	8001eae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	4a23      	ldr	r2, [pc, #140]	; (8001f24 <TIM_OC3_SetConfig+0xf0>)
 8001e96:	4013      	ands	r3, r2
 8001e98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	68db      	ldr	r3, [r3, #12]
 8001e9e:	021b      	lsls	r3, r3, #8
 8001ea0:	697a      	ldr	r2, [r7, #20]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	4a1f      	ldr	r2, [pc, #124]	; (8001f28 <TIM_OC3_SetConfig+0xf4>)
 8001eaa:	4013      	ands	r3, r2
 8001eac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4a1b      	ldr	r2, [pc, #108]	; (8001f20 <TIM_OC3_SetConfig+0xec>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d00b      	beq.n	8001ece <TIM_OC3_SetConfig+0x9a>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4a1c      	ldr	r2, [pc, #112]	; (8001f2c <TIM_OC3_SetConfig+0xf8>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d007      	beq.n	8001ece <TIM_OC3_SetConfig+0x9a>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4a1b      	ldr	r2, [pc, #108]	; (8001f30 <TIM_OC3_SetConfig+0xfc>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d003      	beq.n	8001ece <TIM_OC3_SetConfig+0x9a>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4a1a      	ldr	r2, [pc, #104]	; (8001f34 <TIM_OC3_SetConfig+0x100>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d113      	bne.n	8001ef6 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	4a19      	ldr	r2, [pc, #100]	; (8001f38 <TIM_OC3_SetConfig+0x104>)
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	4a18      	ldr	r2, [pc, #96]	; (8001f3c <TIM_OC3_SetConfig+0x108>)
 8001eda:	4013      	ands	r3, r2
 8001edc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	695b      	ldr	r3, [r3, #20]
 8001ee2:	011b      	lsls	r3, r3, #4
 8001ee4:	693a      	ldr	r2, [r7, #16]
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	699b      	ldr	r3, [r3, #24]
 8001eee:	011b      	lsls	r3, r3, #4
 8001ef0:	693a      	ldr	r2, [r7, #16]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	693a      	ldr	r2, [r7, #16]
 8001efa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	68fa      	ldr	r2, [r7, #12]
 8001f00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	685a      	ldr	r2, [r3, #4]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	697a      	ldr	r2, [r7, #20]
 8001f0e:	621a      	str	r2, [r3, #32]
}
 8001f10:	46c0      	nop			; (mov r8, r8)
 8001f12:	46bd      	mov	sp, r7
 8001f14:	b006      	add	sp, #24
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	fffffeff 	.word	0xfffffeff
 8001f1c:	fffffdff 	.word	0xfffffdff
 8001f20:	40012c00 	.word	0x40012c00
 8001f24:	fffff7ff 	.word	0xfffff7ff
 8001f28:	fffffbff 	.word	0xfffffbff
 8001f2c:	40014000 	.word	0x40014000
 8001f30:	40014400 	.word	0x40014400
 8001f34:	40014800 	.word	0x40014800
 8001f38:	ffffefff 	.word	0xffffefff
 8001f3c:	ffffdfff 	.word	0xffffdfff

08001f40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b086      	sub	sp, #24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6a1b      	ldr	r3, [r3, #32]
 8001f4e:	4a28      	ldr	r2, [pc, #160]	; (8001ff0 <TIM_OC4_SetConfig+0xb0>)
 8001f50:	401a      	ands	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a1b      	ldr	r3, [r3, #32]
 8001f5a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	69db      	ldr	r3, [r3, #28]
 8001f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	4a22      	ldr	r2, [pc, #136]	; (8001ff4 <TIM_OC4_SetConfig+0xb4>)
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	4a21      	ldr	r2, [pc, #132]	; (8001ff8 <TIM_OC4_SetConfig+0xb8>)
 8001f74:	4013      	ands	r3, r2
 8001f76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	021b      	lsls	r3, r3, #8
 8001f7e:	68fa      	ldr	r2, [r7, #12]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	4a1d      	ldr	r2, [pc, #116]	; (8001ffc <TIM_OC4_SetConfig+0xbc>)
 8001f88:	4013      	ands	r3, r2
 8001f8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	031b      	lsls	r3, r3, #12
 8001f92:	693a      	ldr	r2, [r7, #16]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a19      	ldr	r2, [pc, #100]	; (8002000 <TIM_OC4_SetConfig+0xc0>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d00b      	beq.n	8001fb8 <TIM_OC4_SetConfig+0x78>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	4a18      	ldr	r2, [pc, #96]	; (8002004 <TIM_OC4_SetConfig+0xc4>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d007      	beq.n	8001fb8 <TIM_OC4_SetConfig+0x78>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	4a17      	ldr	r2, [pc, #92]	; (8002008 <TIM_OC4_SetConfig+0xc8>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d003      	beq.n	8001fb8 <TIM_OC4_SetConfig+0x78>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	4a16      	ldr	r2, [pc, #88]	; (800200c <TIM_OC4_SetConfig+0xcc>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d109      	bne.n	8001fcc <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	4a15      	ldr	r2, [pc, #84]	; (8002010 <TIM_OC4_SetConfig+0xd0>)
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	695b      	ldr	r3, [r3, #20]
 8001fc4:	019b      	lsls	r3, r3, #6
 8001fc6:	697a      	ldr	r2, [r7, #20]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	697a      	ldr	r2, [r7, #20]
 8001fd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	68fa      	ldr	r2, [r7, #12]
 8001fd6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685a      	ldr	r2, [r3, #4]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	693a      	ldr	r2, [r7, #16]
 8001fe4:	621a      	str	r2, [r3, #32]
}
 8001fe6:	46c0      	nop			; (mov r8, r8)
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	b006      	add	sp, #24
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	46c0      	nop			; (mov r8, r8)
 8001ff0:	ffffefff 	.word	0xffffefff
 8001ff4:	ffff8fff 	.word	0xffff8fff
 8001ff8:	fffffcff 	.word	0xfffffcff
 8001ffc:	ffffdfff 	.word	0xffffdfff
 8002000:	40012c00 	.word	0x40012c00
 8002004:	40014000 	.word	0x40014000
 8002008:	40014400 	.word	0x40014400
 800200c:	40014800 	.word	0x40014800
 8002010:	ffffbfff 	.word	0xffffbfff

08002014 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b086      	sub	sp, #24
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	6a1b      	ldr	r3, [r3, #32]
 8002024:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	6a1b      	ldr	r3, [r3, #32]
 800202a:	2201      	movs	r2, #1
 800202c:	4393      	bics	r3, r2
 800202e:	001a      	movs	r2, r3
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	699b      	ldr	r3, [r3, #24]
 8002038:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	22f0      	movs	r2, #240	; 0xf0
 800203e:	4393      	bics	r3, r2
 8002040:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	011b      	lsls	r3, r3, #4
 8002046:	693a      	ldr	r2, [r7, #16]
 8002048:	4313      	orrs	r3, r2
 800204a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	220a      	movs	r2, #10
 8002050:	4393      	bics	r3, r2
 8002052:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002054:	697a      	ldr	r2, [r7, #20]
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	4313      	orrs	r3, r2
 800205a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	693a      	ldr	r2, [r7, #16]
 8002060:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	697a      	ldr	r2, [r7, #20]
 8002066:	621a      	str	r2, [r3, #32]
}
 8002068:	46c0      	nop			; (mov r8, r8)
 800206a:	46bd      	mov	sp, r7
 800206c:	b006      	add	sp, #24
 800206e:	bd80      	pop	{r7, pc}

08002070 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b086      	sub	sp, #24
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	6a1b      	ldr	r3, [r3, #32]
 8002080:	2210      	movs	r2, #16
 8002082:	4393      	bics	r3, r2
 8002084:	001a      	movs	r2, r3
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	699b      	ldr	r3, [r3, #24]
 800208e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	6a1b      	ldr	r3, [r3, #32]
 8002094:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	4a0d      	ldr	r2, [pc, #52]	; (80020d0 <TIM_TI2_ConfigInputStage+0x60>)
 800209a:	4013      	ands	r3, r2
 800209c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	031b      	lsls	r3, r3, #12
 80020a2:	697a      	ldr	r2, [r7, #20]
 80020a4:	4313      	orrs	r3, r2
 80020a6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	22a0      	movs	r2, #160	; 0xa0
 80020ac:	4393      	bics	r3, r2
 80020ae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	011b      	lsls	r3, r3, #4
 80020b4:	693a      	ldr	r2, [r7, #16]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	697a      	ldr	r2, [r7, #20]
 80020be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	693a      	ldr	r2, [r7, #16]
 80020c4:	621a      	str	r2, [r3, #32]
}
 80020c6:	46c0      	nop			; (mov r8, r8)
 80020c8:	46bd      	mov	sp, r7
 80020ca:	b006      	add	sp, #24
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	46c0      	nop			; (mov r8, r8)
 80020d0:	ffff0fff 	.word	0xffff0fff

080020d4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2270      	movs	r2, #112	; 0x70
 80020e8:	4393      	bics	r3, r2
 80020ea:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80020ec:	683a      	ldr	r2, [r7, #0]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	2207      	movs	r2, #7
 80020f4:	4313      	orrs	r3, r2
 80020f6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	68fa      	ldr	r2, [r7, #12]
 80020fc:	609a      	str	r2, [r3, #8]
}
 80020fe:	46c0      	nop			; (mov r8, r8)
 8002100:	46bd      	mov	sp, r7
 8002102:	b004      	add	sp, #16
 8002104:	bd80      	pop	{r7, pc}
	...

08002108 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	607a      	str	r2, [r7, #4]
 8002114:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	4a09      	ldr	r2, [pc, #36]	; (8002144 <TIM_ETR_SetConfig+0x3c>)
 8002120:	4013      	ands	r3, r2
 8002122:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	021a      	lsls	r2, r3, #8
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	431a      	orrs	r2, r3
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	4313      	orrs	r3, r2
 8002130:	697a      	ldr	r2, [r7, #20]
 8002132:	4313      	orrs	r3, r2
 8002134:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	697a      	ldr	r2, [r7, #20]
 800213a:	609a      	str	r2, [r3, #8]
}
 800213c:	46c0      	nop			; (mov r8, r8)
 800213e:	46bd      	mov	sp, r7
 8002140:	b006      	add	sp, #24
 8002142:	bd80      	pop	{r7, pc}
 8002144:	ffff00ff 	.word	0xffff00ff

08002148 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b086      	sub	sp, #24
 800214c:	af00      	add	r7, sp, #0
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	60b9      	str	r1, [r7, #8]
 8002152:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	221f      	movs	r2, #31
 8002158:	4013      	ands	r3, r2
 800215a:	2201      	movs	r2, #1
 800215c:	409a      	lsls	r2, r3
 800215e:	0013      	movs	r3, r2
 8002160:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	6a1b      	ldr	r3, [r3, #32]
 8002166:	697a      	ldr	r2, [r7, #20]
 8002168:	43d2      	mvns	r2, r2
 800216a:	401a      	ands	r2, r3
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	6a1a      	ldr	r2, [r3, #32]
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	211f      	movs	r1, #31
 8002178:	400b      	ands	r3, r1
 800217a:	6879      	ldr	r1, [r7, #4]
 800217c:	4099      	lsls	r1, r3
 800217e:	000b      	movs	r3, r1
 8002180:	431a      	orrs	r2, r3
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	621a      	str	r2, [r3, #32]
}
 8002186:	46c0      	nop			; (mov r8, r8)
 8002188:	46bd      	mov	sp, r7
 800218a:	b006      	add	sp, #24
 800218c:	bd80      	pop	{r7, pc}
	...

08002190 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b084      	sub	sp, #16
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	223c      	movs	r2, #60	; 0x3c
 800219e:	5c9b      	ldrb	r3, [r3, r2]
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d101      	bne.n	80021a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80021a4:	2302      	movs	r3, #2
 80021a6:	e041      	b.n	800222c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	223c      	movs	r2, #60	; 0x3c
 80021ac:	2101      	movs	r1, #1
 80021ae:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	223d      	movs	r2, #61	; 0x3d
 80021b4:	2102      	movs	r1, #2
 80021b6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	2270      	movs	r2, #112	; 0x70
 80021cc:	4393      	bics	r3, r2
 80021ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	68fa      	ldr	r2, [r7, #12]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	68fa      	ldr	r2, [r7, #12]
 80021e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a13      	ldr	r2, [pc, #76]	; (8002234 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d009      	beq.n	8002200 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a11      	ldr	r2, [pc, #68]	; (8002238 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d004      	beq.n	8002200 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a10      	ldr	r2, [pc, #64]	; (800223c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d10c      	bne.n	800221a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	2280      	movs	r2, #128	; 0x80
 8002204:	4393      	bics	r3, r2
 8002206:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	68ba      	ldr	r2, [r7, #8]
 800220e:	4313      	orrs	r3, r2
 8002210:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	68ba      	ldr	r2, [r7, #8]
 8002218:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	223d      	movs	r2, #61	; 0x3d
 800221e:	2101      	movs	r1, #1
 8002220:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	223c      	movs	r2, #60	; 0x3c
 8002226:	2100      	movs	r1, #0
 8002228:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800222a:	2300      	movs	r3, #0
}
 800222c:	0018      	movs	r0, r3
 800222e:	46bd      	mov	sp, r7
 8002230:	b004      	add	sp, #16
 8002232:	bd80      	pop	{r7, pc}
 8002234:	40012c00 	.word	0x40012c00
 8002238:	40000400 	.word	0x40000400
 800223c:	40014000 	.word	0x40014000

08002240 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002248:	46c0      	nop			; (mov r8, r8)
 800224a:	46bd      	mov	sp, r7
 800224c:	b002      	add	sp, #8
 800224e:	bd80      	pop	{r7, pc}

08002250 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002258:	46c0      	nop			; (mov r8, r8)
 800225a:	46bd      	mov	sp, r7
 800225c:	b002      	add	sp, #8
 800225e:	bd80      	pop	{r7, pc}

08002260 <__libc_init_array>:
 8002260:	b570      	push	{r4, r5, r6, lr}
 8002262:	2600      	movs	r6, #0
 8002264:	4d0c      	ldr	r5, [pc, #48]	; (8002298 <__libc_init_array+0x38>)
 8002266:	4c0d      	ldr	r4, [pc, #52]	; (800229c <__libc_init_array+0x3c>)
 8002268:	1b64      	subs	r4, r4, r5
 800226a:	10a4      	asrs	r4, r4, #2
 800226c:	42a6      	cmp	r6, r4
 800226e:	d109      	bne.n	8002284 <__libc_init_array+0x24>
 8002270:	2600      	movs	r6, #0
 8002272:	f000 f821 	bl	80022b8 <_init>
 8002276:	4d0a      	ldr	r5, [pc, #40]	; (80022a0 <__libc_init_array+0x40>)
 8002278:	4c0a      	ldr	r4, [pc, #40]	; (80022a4 <__libc_init_array+0x44>)
 800227a:	1b64      	subs	r4, r4, r5
 800227c:	10a4      	asrs	r4, r4, #2
 800227e:	42a6      	cmp	r6, r4
 8002280:	d105      	bne.n	800228e <__libc_init_array+0x2e>
 8002282:	bd70      	pop	{r4, r5, r6, pc}
 8002284:	00b3      	lsls	r3, r6, #2
 8002286:	58eb      	ldr	r3, [r5, r3]
 8002288:	4798      	blx	r3
 800228a:	3601      	adds	r6, #1
 800228c:	e7ee      	b.n	800226c <__libc_init_array+0xc>
 800228e:	00b3      	lsls	r3, r6, #2
 8002290:	58eb      	ldr	r3, [r5, r3]
 8002292:	4798      	blx	r3
 8002294:	3601      	adds	r6, #1
 8002296:	e7f2      	b.n	800227e <__libc_init_array+0x1e>
 8002298:	08002300 	.word	0x08002300
 800229c:	08002300 	.word	0x08002300
 80022a0:	08002300 	.word	0x08002300
 80022a4:	08002304 	.word	0x08002304

080022a8 <memset>:
 80022a8:	0003      	movs	r3, r0
 80022aa:	1812      	adds	r2, r2, r0
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d100      	bne.n	80022b2 <memset+0xa>
 80022b0:	4770      	bx	lr
 80022b2:	7019      	strb	r1, [r3, #0]
 80022b4:	3301      	adds	r3, #1
 80022b6:	e7f9      	b.n	80022ac <memset+0x4>

080022b8 <_init>:
 80022b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022ba:	46c0      	nop			; (mov r8, r8)
 80022bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022be:	bc08      	pop	{r3}
 80022c0:	469e      	mov	lr, r3
 80022c2:	4770      	bx	lr

080022c4 <_fini>:
 80022c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022c6:	46c0      	nop			; (mov r8, r8)
 80022c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022ca:	bc08      	pop	{r3}
 80022cc:	469e      	mov	lr, r3
 80022ce:	4770      	bx	lr
