Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Mar  1 03:44:08 2024
| Host         : DESKTOP-H7U7AK2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_Moving_Image_control_sets_placed.rpt
| Design       : VGA_Moving_Image
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              63 |           16 |
| Yes          | No                    | No                     |              64 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              91 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+---------------------------+---------------------------+------------------+----------------+
|  clka_BUFG     | R_out1                    | Hsync_i_1_n_0             |                1 |              1 |
|  clka_BUFG     | Vsync2_out                | Vsync_i_1_n_0             |                1 |              1 |
|  clk_IBUF_BUFG |                           |                           |                2 |              2 |
|  clka_BUFG     |                           |                           |                2 |              7 |
|  clka_BUFG     | R_out[3]_i_2_n_0          | R_out[3]_i_1_n_0          |                6 |             12 |
|  clka_BUFG     | address                   | VC[0]_i_1_n_0             |                4 |             14 |
|  clk_IBUF_BUFG |                           | clk25                     |                8 |             31 |
|  clka_BUFG     | delay_counter[31]_i_2_n_0 | delay_counter[31]_i_1_n_0 |                8 |             31 |
|  clka_BUFG     |                           | p_1_in                    |                8 |             32 |
|  clka_BUFG     | Img_left                  |                           |               10 |             32 |
|  clka_BUFG     | Img_top[31]_i_1_n_0       |                           |               10 |             32 |
|  clka_BUFG     | p_1_in                    | VC[0]_i_1_n_0             |                8 |             32 |
+----------------+---------------------------+---------------------------+------------------+----------------+


