[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   9447       tick       3419930       1495817       1437495       3419930 
      2   9447       tick       5286311       2421293       2401885       5286311 
      3   9447       tick       5283880       2420444       2401195       5283880 
      4   9447       tick       5277454       2418267       2394868       5277454 
      5   9447       tick       5280271       2419322       2399568       5280271 
      6   9447       tick       5271906       2415778       2398473       5271906 
      7   9447       tick       5292204       2423169       2403342       5292204 
      8   9447       tick       5261512       2414135       2393534       5261512 
      9   9447       tick       5276448       2417622       2400542       5276448 
     10   9447       tick       5285306       2421021       2398787       5285306 
     11   9447       tick       5283616       2420665       2389287       5283616 
     12   9447       tick       5257506       2410780       2381898       5257506 
     13   9447       tick       5267922       2416599       2400094       5267922 
     14   9447       tick       5281242       2419639       2397193       5281242 
     15   9447       tick       5274021       2418519       2395654       5274021 
     16   9447       tick       5279316       2420347       2402896       5279316 
     17   9447       tick       5268549       2415001       2395422       5268549 
     18   9447       tick       5272587       2416485       2396826       5272587 
     19   9447       tick       5275058       2417785       2396117       5275058 
     20   9447       exit        146922         67220         64653        146922 
