// Seed: 1019193426
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input tri1 id_2,
    output tri1 id_3,
    input tri id_4,
    input wor id_5,
    input tri1 id_6,
    input uwire id_7,
    input uwire id_8,
    output tri1 id_9,
    output uwire id_10,
    input tri0 id_11,
    input tri id_12,
    input tri id_13
    , id_23,
    input supply0 id_14,
    input wor id_15,
    input tri0 id_16,
    input supply1 id_17,
    output tri id_18,
    input tri id_19,
    output wor id_20
    , id_24,
    output tri0 id_21
);
  wire id_25;
  assign module_1.type_19 = 0;
  wire id_26;
endmodule
module module_1 #(
    parameter id_16 = 32'd5,
    parameter id_17 = 32'd46
) (
    input wor id_0,
    input tri0 id_1,
    input wor id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wand id_5,
    output wor id_6,
    output wire id_7,
    output wire id_8,
    output wire id_9,
    input wire id_10,
    output tri0 id_11,
    input supply0 id_12,
    output tri1 id_13,
    input tri0 id_14
);
  defparam id_16.id_17 = 1 | id_2;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_3,
      id_11,
      id_1,
      id_5,
      id_0,
      id_12,
      id_2,
      id_7,
      id_9,
      id_14,
      id_10,
      id_0,
      id_1,
      id_12,
      id_2,
      id_2,
      id_6,
      id_0,
      id_8,
      id_7
  );
endmodule
