CHIP_IS_E3,FUNC_0
CHIP_REV_IS_FPGA,FUNC_1
CHIP_REV_IS_SLOW,FUNC_2
DELAY,FUNC_3
ELINK_DEBUG_P1,FUNC_4
ELINK_EXT_PHY1,VAR_0
ELINK_FEATURE_CONFIG_EMUL_DISABLE_BMAC,VAR_1
ELINK_FEATURE_CONFIG_EMUL_DISABLE_XMAC,VAR_2
ELINK_FLAGS_REARM_LATCH_SIGNAL,VAR_3
ELINK_INT_PHY,VAR_4
ELINK_LED_MODE_OFF,VAR_5
ELINK_NIG_LATCH_BC_ENABLE_MI_INT,VAR_6
ELINK_NIG_MASK_MI_INT,VAR_7
ELINK_NIG_MASK_SERDES0_LINK_STATUS,VAR_8
ELINK_NIG_MASK_XGXS0_LINK10G,VAR_9
ELINK_NIG_MASK_XGXS0_LINK_STATUS,VAR_10
ELINK_STATUS_OK,VAR_11
GRCBASE_MISC,VAR_12
GRCBASE_XMAC0,VAR_13
GRCBASE_XMAC1,VAR_14
MISC_REGISTERS_RESET_REG_2_CLEAR,VAR_15
MISC_REGISTERS_RESET_REG_2_RST_BMAC0,VAR_16
MISC_REGISTERS_RESET_REG_2_XMAC,VAR_17
MISC_REG_RESET_REG_2,VAR_18
NIG_REG_BMAC0_IN_EN,VAR_19
NIG_REG_BMAC0_OUT_EN,VAR_20
NIG_REG_EGRESS_DRAIN0_MODE,VAR_21
NIG_REG_EGRESS_EMAC0_OUT_EN,VAR_22
NIG_REG_EMAC0_IN_EN,VAR_23
NIG_REG_LATCH_BC_0,VAR_24
NIG_REG_MASK_INTERRUPT_PORT0,VAR_25
NIG_REG_NIG_EMAC0_EN,VAR_26
REG_RD,FUNC_5
REG_WR,FUNC_6
SHMEM_EEE_ACTIVE_BIT,VAR_27
SHMEM_EEE_LP_ADV_STATUS_MASK,VAR_28
XMAC_CTRL_REG_SOFT_RESET,VAR_29
XMAC_REG_CTRL,VAR_30
elink_bits_dis,FUNC_7
elink_chng_link_count,FUNC_8
elink_rearm_latch_signal,FUNC_9
elink_set_aer_mmd,FUNC_10
elink_set_bmac_rx,FUNC_11
elink_set_led,FUNC_12
elink_set_mdio_emac_per_phy,FUNC_13
elink_set_umac_rxtx,FUNC_14
elink_set_xmac_rxtx,FUNC_15
elink_set_xumac_nig,FUNC_16
elink_update_mng,FUNC_17
elink_update_mng_eee,FUNC_18
stub1,FUNC_19
stub2,FUNC_20
elink_link_reset,FUNC_21
params,VAR_31
vars,VAR_32
reset_ext_phy,VAR_33
sc,VAR_34
phy_index,VAR_35
port,VAR_36
clear_latch_ind,VAR_37
xmac_base,VAR_38
