// Seed: 2270557926
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  assign module_1.id_6 = 0;
  input wire id_1;
  supply0 [1 : 1 'b0] id_4;
  assign id_4 = 1;
  wire [(  -1  ) : 1] id_5;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input uwire id_2,
    input supply0 id_3,
    output wire id_4,
    output supply0 id_5,
    input tri id_6,
    input uwire id_7,
    output uwire id_8,
    input tri1 id_9,
    output supply0 id_10,
    input tri id_11,
    output logic id_12,
    output tri1 id_13,
    input supply1 id_14
    , id_19,
    input tri id_15,
    output wor id_16,
    input supply0 id_17
);
  initial begin : LABEL_0
    id_12 = #1 id_11;
  end
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19
  );
endmodule
