
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000781                       # Number of seconds simulated
sim_ticks                                   780918500                       # Number of ticks simulated
final_tick                               2255222414000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               36363636                       # Simulator instruction rate (inst/s)
host_op_rate                                 36363539                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              289803280                       # Simulator tick rate (ticks/s)
host_mem_usage                                 728972                       # Number of bytes of host memory used
host_seconds                                     2.69                       # Real time elapsed on the host
sim_insts                                    97986787                       # Number of instructions simulated
sim_ops                                      97986787                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       311680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       176960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             488640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       311680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        311680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        63104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           63104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         4870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         2765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           986                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                986                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    399119754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    226604953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             625724708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    399119754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        399119754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        80807408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             80807408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        80807408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    399119754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    226604953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            706532116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7636                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        986                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7636                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      986                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 485376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   61824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  488704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                63104                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     52                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               36                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     780874000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7636                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  986                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.702628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.943692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.608309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1390     48.06%     48.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          853     29.50%     77.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          266      9.20%     86.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          131      4.53%     91.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           73      2.52%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           42      1.45%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           30      1.04%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           27      0.93%     97.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           80      2.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2892                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           57                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     132.385965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    116.924099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.397346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             2      3.51%      3.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             3      5.26%      8.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2      3.51%     12.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             3      5.26%     17.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             4      7.02%     24.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            5      8.77%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9     15.79%     49.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10     17.54%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6     10.53%     77.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      5.26%     82.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      3.51%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      3.51%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      3.51%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      1.75%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      3.51%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      1.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            57                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           57                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.947368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.907714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.186547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               33     57.89%     57.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.75%     59.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17     29.82%     89.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      8.77%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            57                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     91770500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               233970500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   37920000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12100.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30850.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       621.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        79.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    625.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.40                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5205                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     447                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.38                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      90567.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9707040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5296500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                26309400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3719520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             50856000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            482284125                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             44274750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              622447335                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            799.151781                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     71199750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     681897750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 12156480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6633000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                32666400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2540160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             50856000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            507541680                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             22119000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              634512720                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            814.642367                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     33955250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     718943500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                698463000     89.54%     89.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1331500      0.17%     89.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                80247500     10.29%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            780042000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          538374000     69.02%     69.02% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            241661000     30.98%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18280                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              198180                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18280                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.841357                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    29.061237                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   482.938763                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.056760                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.943240                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          428                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1179160                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1179160                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       132125                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          132125                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58536                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58536                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2219                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2219                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       190661                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           190661                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       190661                       # number of overall hits
system.cpu.dcache.overall_hits::total          190661                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26859                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26859                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67710                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67710                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          393                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          393                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        94569                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          94569                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        94569                       # number of overall misses
system.cpu.dcache.overall_misses::total         94569                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    760880000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    760880000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1050615753                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1050615753                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     10646000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     10646000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1811495753                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1811495753                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1811495753                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1811495753                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       158984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       158984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126246                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126246                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285230                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285230                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285230                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285230                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.168942                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.168942                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.536334                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.536334                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.150459                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.150459                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.331553                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.331553                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.331553                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.331553                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 28328.679400                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28328.679400                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15516.404564                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15516.404564                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 27089.058524                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 27089.058524                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 19155.280832                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19155.280832                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 19155.280832                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19155.280832                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41766                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          136                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4194                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.958512                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          136                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13127                       # number of writebacks
system.cpu.dcache.writebacks::total             13127                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17899                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17899                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58606                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58606                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          169                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          169                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        76505                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76505                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        76505                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76505                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8960                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8960                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9104                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          224                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          224                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18064                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18064                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    266339250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    266339250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    143192564                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    143192564                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4818000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4818000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    409531814                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    409531814                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    409531814                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    409531814                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056358                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056358                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.085758                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.085758                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063331                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063331                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063331                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063331                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 29725.362723                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29725.362723                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 15728.532953                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15728.532953                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 21508.928571                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21508.928571                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22671.158880                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22671.158880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22671.158880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22671.158880                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10434                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.891739                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              360548                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10434                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.555108                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    25.381950                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   486.509789                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.049574                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.950214                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          337                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            333123                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           333123                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       148925                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          148925                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       148925                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           148925                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       148925                       # number of overall hits
system.cpu.icache.overall_hits::total          148925                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12416                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12416                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12416                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12416                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12416                       # number of overall misses
system.cpu.icache.overall_misses::total         12416                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    566686236                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    566686236                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    566686236                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    566686236                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    566686236                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    566686236                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161341                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161341                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161341                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161341                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161341                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161341                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.076955                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.076955                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.076955                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.076955                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.076955                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.076955                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 45641.610503                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45641.610503                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 45641.610503                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45641.610503                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 45641.610503                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45641.610503                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1921                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                46                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.760870                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1973                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1973                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1973                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1973                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1973                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1973                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10443                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10443                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    457001258                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    457001258                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    457001258                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    457001258                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    457001258                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    457001258                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.064726                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.064726                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.064726                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.064726                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.064726                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.064726                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 43761.491717                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43761.491717                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 43761.491717                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43761.491717                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 43761.491717                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43761.491717                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      7758                       # number of replacements
system.l2.tags.tagsinuse                 16225.491830                       # Cycle average of tags in use
system.l2.tags.total_refs                       18299                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7758                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.358726                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9818.173708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        980.837933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4064.256885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   923.959150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   438.264154                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.599254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.059866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.248063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.056394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.026750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990325                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16041                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          626                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3693                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4783                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          755                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979065                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    686326                       # Number of tag accesses
system.l2.tags.data_accesses                   686326                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         5558                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         6977                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12535                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13127                       # number of Writeback hits
system.l2.Writeback_hits::total                 13127                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         8538                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8538                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          5558                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         15515                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21073                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         5558                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        15515                       # number of overall hits
system.l2.overall_hits::total                   21073                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         4871                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2204                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7075                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data          562                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 562                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         4871                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2766                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7637                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         4871                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2766                       # number of overall misses
system.l2.overall_misses::total                  7637                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    388057000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    187343750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       575400750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     42651000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      42651000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    388057000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    229994750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        618051750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    388057000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    229994750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       618051750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10429                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9181                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19610                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13127                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13127                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9100                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10429                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18281                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28710                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10429                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18281                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28710                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.467063                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.240061                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.360785                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.714286                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.061758                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.061758                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.467063                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.151305                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266005                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.467063                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.151305                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266005                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79666.803531                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 85001.701452                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81328.727915                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 75891.459075                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75891.459075                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79666.803531                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83150.668836                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80928.604164                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79666.803531                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83150.668836                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80928.604164                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  986                       # number of writebacks
system.l2.writebacks::total                       986                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         4871                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2204                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7075                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          562                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            562                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         4871                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7637                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         4871                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7637                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    327021000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    159786750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    486807750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        90504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        90504                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     35663500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     35663500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    327021000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    195450250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    522471250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    327021000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    195450250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    522471250                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.467063                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.240061                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.360785                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.061758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.061758                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.467063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.151305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.266005                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.467063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.151305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266005                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67136.316978                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72498.525408                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68806.749117                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18100.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18100.800000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 63458.185053                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63458.185053                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67136.316978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70661.695589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68413.153071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67136.316978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70661.695589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68413.153071                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                7075                       # Transaction distribution
system.membus.trans_dist::ReadResp               7072                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback               986                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq               562                       # Transaction distribution
system.membus.trans_dist::ReadExResp              562                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        16266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       551680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       551688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  551688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              8629                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    8629    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8629                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14707500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           40832746                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          240486                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       201349                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        10965                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       172535                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           80644                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     46.740661                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           13845                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          439                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               181546                       # DTB read hits
system.switch_cpus.dtb.read_misses               3146                       # DTB read misses
system.switch_cpus.dtb.read_acv                    22                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            59597                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136166                       # DTB write hits
system.switch_cpus.dtb.write_misses              1211                       # DTB write misses
system.switch_cpus.dtb.write_acv                   55                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25151                       # DTB write accesses
system.switch_cpus.dtb.data_hits               317712                       # DTB hits
system.switch_cpus.dtb.data_misses               4357                       # DTB misses
system.switch_cpus.dtb.data_acv                    77                       # DTB access violations
system.switch_cpus.dtb.data_accesses            84748                       # DTB accesses
system.switch_cpus.itb.fetch_hits               58214                       # ITB hits
system.switch_cpus.itb.fetch_misses               914                       # ITB misses
system.switch_cpus.itb.fetch_acv                   18                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59128                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1561837                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       388215                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1252893                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              240486                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        94489                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                704781                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31664                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          517                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        19161                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161341                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7218                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1128572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.110158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.450241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           895194     79.32%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14677      1.30%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            27618      2.45%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17748      1.57%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45314      4.02%     88.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10332      0.92%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18285      1.62%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8122      0.72%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91282      8.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1128572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.153976                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.802192                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           296611                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        633237                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            150849                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         33359                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14515                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11066                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1347                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1065498                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4297                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14515                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           314484                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          119545                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       384940                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            165809                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        129278                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1011804                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           581                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          19162                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           7989                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          67988                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       676114                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1297355                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1294140                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2798                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493903                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           182209                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31908                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3580                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            217583                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       189424                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       146599                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        37880                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        20034                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             925424                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27122                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            871341                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1561                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       225237                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       128921                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18384                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1128572                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.772074                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.446723                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       776202     68.78%     68.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       134468     11.91%     80.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        71003      6.29%     86.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        61254      5.43%     92.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        45301      4.01%     96.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        20854      1.85%     98.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        12945      1.15%     99.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4399      0.39%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2146      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1128572                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1333      4.49%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15933     53.62%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12448     41.89%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        515784     59.19%     59.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          750      0.09%     59.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1254      0.14%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194163     22.28%     81.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139369     15.99%     97.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         871341                       # Type of FU issued
system.switch_cpus.iq.rate                   0.557895                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               29714                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034101                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2893834                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1174241                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       826464                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8694                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4508                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4124                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         896068                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4527                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7342                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        51051                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          990                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        17790                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16606                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14515                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           69003                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         16750                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       972238                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4158                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        189424                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       146599                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21770                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1145                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         15319                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          990                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3652                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         9985                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13637                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        858358                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        185869                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12982                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19692                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               323670                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117430                       # Number of branches executed
system.switch_cpus.iew.exec_stores             137801                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.549582                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 838095                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                830588                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            401330                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            533319                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.531802                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.752514                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       220626                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12429                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1090066                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.680673                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.665181                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       820840     75.30%     75.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       124300     11.40%     86.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        50954      4.67%     91.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19386      1.78%     93.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        22540      2.07%     95.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7733      0.71%     95.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        10380      0.95%     96.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4956      0.45%     97.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        28977      2.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1090066                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741979                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741979                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267182                       # Number of memory references committed
system.switch_cpus.commit.loads                138373                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98744                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712755                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433629     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142561     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129155     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741979                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         28977                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2006481                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1964120                       # The number of ROB writes
system.switch_cpus.timesIdled                    6221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  433265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727304                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727304                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.147434                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.147434                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.465672                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.465672                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1141433                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          572912                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2697                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25420                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19624                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19621                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13127                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9100                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9100                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       667328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2010056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2677384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              14                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41859                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41859    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41859                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           34057000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16628491                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27879004                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.054660                       # Number of seconds simulated
sim_ticks                                 54660357500                       # Number of ticks simulated
final_tick                               2310597280000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 825008                       # Simulator instruction rate (inst/s)
host_op_rate                                   825008                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              180268405                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734092                       # Number of bytes of host memory used
host_seconds                                   303.22                       # Real time elapsed on the host
sim_insts                                   250156013                       # Number of instructions simulated
sim_ops                                     250156013                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      1252864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     23399552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24652416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1252864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1252864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     23816384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23816384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        19576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       365618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              385194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        372131                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             372131                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     22920889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    428089992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             451010881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     22920889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22920889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       435715848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            435715848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       435715848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     22920889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    428089992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            886726729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      385194                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     413795                       # Number of write requests accepted
system.mem_ctrls.readBursts                    385194                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   413795                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               24594816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   57600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24646848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                24652416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26482880                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    900                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 28680                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          133                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             23321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             23798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             23627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            23281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23720                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        92                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   54660374000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                385194                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               413795                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  122022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   99976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   85536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   76706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    212                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       127335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    386.706561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   217.444062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   379.596694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        45115     35.43%     35.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25363     19.92%     55.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9876      7.76%     63.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4726      3.71%     66.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5389      4.23%     71.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3461      2.72%     73.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5757      4.52%     78.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3639      2.86%     81.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24009     18.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       127335                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21716                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.696307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.944364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          20767     95.63%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           739      3.40%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           126      0.58%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           28      0.13%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           13      0.06%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           13      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            7      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            8      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            5      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21716                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.733791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.650738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     19.064596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         21491     98.96%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            61      0.28%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            16      0.07%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            17      0.08%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            12      0.06%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           12      0.06%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           15      0.07%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            6      0.03%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           16      0.07%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           14      0.06%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           10      0.05%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            2      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            2      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            2      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            1      0.00%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            2      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            4      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            5      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            3      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            1      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           10      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            5      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21716                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  12724325500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             19929838000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1921470000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     33110.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51860.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       449.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       450.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    451.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    484.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.95                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   334485                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  307574                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.87                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      68411.92                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                496132560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                270707250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1529470800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1268764560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           3667734720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          22957757190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          13554433500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            43745000580                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            779.008782                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  22200035000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1825200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   30634240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                506361240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                276288375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1574726400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1237206960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           3667734720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          23071197735                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          13454924250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            43788439680                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            779.782344                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  22092814500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1825200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   30741460500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      142                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      99489                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     7763     44.87%     44.87% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.30%     45.17% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      56      0.32%     45.49% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9432     54.51%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17303                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7762     49.65%     49.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.33%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       56      0.36%     50.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7762     49.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 15632                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              52540967000     96.12%     96.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                40205000      0.07%     96.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                32998000      0.06%     96.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2047157500      3.75%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          54661327500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999871                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.822943                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903427                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.34%      0.34% # number of syscalls executed
system.cpu.kern.syscall::3                        162     55.10%     55.44% # number of syscalls executed
system.cpu.kern.syscall::4                          6      2.04%     57.48% # number of syscalls executed
system.cpu.kern.syscall::6                          2      0.68%     58.16% # number of syscalls executed
system.cpu.kern.syscall::17                       109     37.07%     95.24% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.34%     95.58% # number of syscalls executed
system.cpu.kern.syscall::45                         1      0.34%     95.92% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.34%     96.26% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.34%     96.60% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.34%     96.94% # number of syscalls executed
system.cpu.kern.syscall::71                         6      2.04%     98.98% # number of syscalls executed
system.cpu.kern.syscall::144                        1      0.34%     99.32% # number of syscalls executed
system.cpu.kern.syscall::256                        1      0.34%     99.66% # number of syscalls executed
system.cpu.kern.syscall::257                        1      0.34%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    294                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   194      0.35%      0.35% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.37% # number of callpals executed
system.cpu.kern.callpal::swpipl                 14219     25.78%     26.14% # number of callpals executed
system.cpu.kern.callpal::rdps                     322      0.58%     26.73% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     26.73% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     26.73% # number of callpals executed
system.cpu.kern.callpal::rti                     2976      5.40%     32.13% # number of callpals executed
system.cpu.kern.callpal::callsys                  317      0.57%     32.70% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     32.71% # number of callpals executed
system.cpu.kern.callpal::rdunique               37118     67.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  55160                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              3131                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2905                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  39                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2919                      
system.cpu.kern.mode_good::user                  2905                      
system.cpu.kern.mode_good::idle                    14                      
system.cpu.kern.mode_switch_good::kernel     0.932290                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.358974                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.960988                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        14243809500     26.06%     26.06% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          31470638500     57.57%     83.63% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           8946879500     16.37%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      194                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements            581061                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50666864                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            581061                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.197151                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          271                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         223278513                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        223278513                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data     34806789                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34806789                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     17438974                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17438974                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       101945                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       101945                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       105212                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       105212                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     52245763                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         52245763                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     52245763                       # number of overall hits
system.cpu.dcache.overall_hits::total        52245763                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       301439                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        301439                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2915152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2915152                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         4851                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4851                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      3216591                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3216591                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      3216591                       # number of overall misses
system.cpu.dcache.overall_misses::total       3216591                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  13402321504                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13402321504                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 229302944343                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 229302944343                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     79504499                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     79504499                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 242705265847                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 242705265847                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 242705265847                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 242705265847                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     35108228                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35108228                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     20354126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     20354126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       106796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       106796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       105213                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       105213                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     55462354                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     55462354                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     55462354                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     55462354                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.008586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008586                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.143222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143222                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.045423                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.045423                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000010                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000010                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.057996                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057996                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.057996                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057996                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 44461.139746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44461.139746                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 78659.001089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78659.001089                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 16389.300969                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16389.300969                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 75454.189186                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75454.189186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 75454.189186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75454.189186                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     14522620                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          267                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            183613                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    79.093637                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   133.500000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       520865                       # number of writebacks
system.cpu.dcache.writebacks::total            520865                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       164108                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       164108                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2474025                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2474025                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         2148                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         2148                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2638133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2638133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2638133                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2638133                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       137331                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       137331                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       441127                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       441127                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         2703                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2703                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       578458                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       578458                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       578458                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       578458                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         1131                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1131                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1037                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1037                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         2168                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2168                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   3952149005                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3952149005                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  36790036043                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  36790036043                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     41544751                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     41544751                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  40742185048                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40742185048                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  40742185048                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40742185048                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    229068000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    229068000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    190016500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    190016500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    419084500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    419084500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003912                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003912                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.021673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.025310                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.025310                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000010                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.010430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010430                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.010430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010430                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 28778.272968                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28778.272968                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 83400.100295                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83400.100295                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 15369.867185                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15369.867185                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 70432.399669                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70432.399669                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 70432.399669                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70432.399669                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 202535.809019                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 202535.809019                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 183236.740598                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 183236.740598                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 193304.658672                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 193304.658672                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            118438                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.087982                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22529737                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            118438                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            190.223889                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.087982                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.998219                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998219                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45473516                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45473516                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst     22551359                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22551359                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     22551359                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22551359                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     22551359                       # number of overall hits
system.cpu.icache.overall_hits::total        22551359                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       126137                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        126137                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       126137                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         126137                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       126137                       # number of overall misses
system.cpu.icache.overall_misses::total        126137                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   3233899555                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3233899555                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   3233899555                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3233899555                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   3233899555                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3233899555                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     22677496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22677496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     22677496                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22677496                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     22677496                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22677496                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.005562                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005562                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.005562                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005562                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.005562                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005562                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 25637.993253                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25637.993253                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 25637.993253                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25637.993253                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 25637.993253                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25637.993253                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1752                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                52                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.692308                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         7614                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7614                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         7614                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7614                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         7614                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7614                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       118523                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       118523                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       118523                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       118523                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       118523                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       118523                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2815561081                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2815561081                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2815561081                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2815561081                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2815561081                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2815561081                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.005226                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005226                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.005226                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005226                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.005226                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005226                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 23755.398370                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23755.398370                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 23755.398370                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23755.398370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 23755.398370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23755.398370                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 322                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2666496                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        329                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1226                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1226                       # Transaction distribution
system.iobus.trans_dist::WriteReq               42701                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1037                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        41664                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1888                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4336                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        83518                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        83518                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   87854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3884                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2667256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2667256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2671140                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               324000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               84000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1195000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1560000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           243350362                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3299000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            41874635                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                41759                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                41759                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               375831                       # Number of tag accesses
system.iocache.tags.data_accesses              375831                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           95                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               95                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        41664                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        41664                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           95                       # number of demand (read+write) misses
system.iocache.demand_misses::total                95                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           95                       # number of overall misses
system.iocache.overall_misses::total               95                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     11489458                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     11489458                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   9084956269                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   9084956269                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     11489458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     11489458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     11489458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     11489458                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           95                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             95                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        41664                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        41664                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           95                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              95                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           95                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             95                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120941.663158                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120941.663158                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 218052.905842                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 218052.905842                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120941.663158                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120941.663158                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120941.663158                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120941.663158                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         84922                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                12527                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.779117                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           41664                       # number of writebacks
system.iocache.writebacks::total                41664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           95                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           95                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        41664                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        41664                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           95                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           95                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           95                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           95                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      6506460                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      6506460                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   6918160537                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   6918160537                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      6506460                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      6506460                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      6506460                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      6506460                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68489.052632                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68489.052632                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 166046.479863                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 166046.479863                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68489.052632                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68489.052632                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68489.052632                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68489.052632                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    381788                       # number of replacements
system.l2.tags.tagsinuse                 15589.188689                       # Cycle average of tags in use
system.l2.tags.total_refs                      464221                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    381788                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.215913                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11834.321395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        170.571601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        904.053162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1440.425231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1239.817300                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.722310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.010411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.055179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.087917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.075672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.951489                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16327                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          480                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10956                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1356                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996521                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20354678                       # Number of tag accesses
system.l2.tags.data_accesses                 20354678                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        98814                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       108897                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  207711                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           520865                       # number of Writeback hits
system.l2.Writeback_hits::total                520865                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   24                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       106482                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                106482                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         98814                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        215379                       # number of demand (read+write) hits
system.l2.demand_hits::total                   314193                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        98814                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       215379                       # number of overall hits
system.l2.overall_hits::total                  314193                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        19576                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        31122                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 50698                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 75                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       334561                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              334561                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        19576                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       365683                       # number of demand (read+write) misses
system.l2.demand_misses::total                 385259                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        19576                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       365683                       # number of overall misses
system.l2.overall_misses::total                385259                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1657111250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   2698283500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4355394750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        31499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        31499                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  35156285447                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35156285447                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1657111250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  37854568947                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39511680197                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1657111250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  37854568947                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39511680197                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       118390                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       140019                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              258409                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       520865                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            520865                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           99                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               99                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       441043                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            441043                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       118390                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       581062                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               699452                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       118390                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       581062                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              699452                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.165352                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.222270                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.196193                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.757576                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.757576                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.758568                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.758568                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.165352                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.629336                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.550801                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.165352                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.629336                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.550801                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 84650.145586                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86700.196003                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85908.610793                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data   419.986667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   419.986667                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 105081.839925                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105081.839925                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84650.145586                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 103517.442558                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102558.746705                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84650.145586                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 103517.442558                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102558.746705                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               330467                       # number of writebacks
system.l2.writebacks::total                    330467                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        19576                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        31122                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            50698                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            75                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       334561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         334561                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        19576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       365683                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            385259                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        19576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       365683                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           385259                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         1131                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1131                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1037                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1037                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         2168                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2168                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1411204750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   2310883000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3722087750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      1385066                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1385066                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  31036575053                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31036575053                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1411204750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  33347458053                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  34758662803                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1411204750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  33347458053                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34758662803                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    213234000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    213234000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    176535500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    176535500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    389769500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    389769500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.165352                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.222270                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.196193                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.757576                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.757576                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.758568                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.758568                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.165352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.629336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.550801                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.165352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.629336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.550801                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72088.513997                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74252.393805                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73416.855695                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18467.546667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18467.546667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 92768.060393                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92768.060393                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72088.513997                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 91192.256826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90221.546552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72088.513997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 91192.256826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90221.546552                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 188535.809019                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 188535.809019                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 170236.740598                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 170236.740598                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 179782.979705                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 179782.979705                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               51924                       # Transaction distribution
system.membus.trans_dist::ReadResp              51924                       # Transaction distribution
system.membus.trans_dist::WriteReq               1037                       # Transaction distribution
system.membus.trans_dist::WriteResp              1037                       # Transaction distribution
system.membus.trans_dist::Writeback            372131                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        41664                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        41664                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              133                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             133                       # Transaction distribution
system.membus.trans_dist::ReadExReq            334503                       # Transaction distribution
system.membus.trans_dist::ReadExResp           334503                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       125087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       125087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1101128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1105466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1230553                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5332992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5332992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3884                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     45802368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     45806252                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                51139244                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              101                       # Total snoops (count)
system.membus.snoop_fanout::samples            801484                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  801484    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              801484                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3750500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2562109933                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42294365                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2019379631                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        29630427                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     22039075                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       190377                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     14681976                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        12858725                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     87.581706                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         2676228                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         4709                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             36414769                       # DTB read hits
system.switch_cpus.dtb.read_misses              39575                       # DTB read misses
system.switch_cpus.dtb.read_acv                    34                       # DTB read access violations
system.switch_cpus.dtb.read_accesses         35047059                       # DTB read accesses
system.switch_cpus.dtb.write_hits            21151995                       # DTB write hits
system.switch_cpus.dtb.write_misses            227299                       # DTB write misses
system.switch_cpus.dtb.write_acv                   57                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        18175851                       # DTB write accesses
system.switch_cpus.dtb.data_hits             57566764                       # DTB hits
system.switch_cpus.dtb.data_misses             266874                       # DTB misses
system.switch_cpus.dtb.data_acv                    91                       # DTB access violations
system.switch_cpus.dtb.data_accesses         53222910                       # DTB accesses
system.switch_cpus.itb.fetch_hits            21121317                       # ITB hits
system.switch_cpus.itb.fetch_misses             56517                       # ITB misses
system.switch_cpus.itb.fetch_acv                  376                       # ITB acv
system.switch_cpus.itb.fetch_accesses        21177834                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 91621504                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     25519798                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              180240372                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            29630427                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     15534953                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              60743313                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          689648                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               1611                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         7680                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      2591121                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        22237                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          22677496                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         93560                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples     89230668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.019937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.028567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         55582040     62.29%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          4331571      4.85%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1681900      1.88%     69.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2581908      2.89%     71.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          4109197      4.61%     76.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4377792      4.91%     81.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1818472      2.04%     83.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2419607      2.71%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12328181     13.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     89230668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.323400                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.967228                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         22938063                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      34103040                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          30659582                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1190046                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         339937                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      4336379                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          4924                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      175948530                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         15827                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         339937                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         23469636                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        15672457                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      9772498                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          31310602                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       8665538                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      174135869                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         10975                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         144997                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        1458317                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        5958165                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    113508429                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     224406081                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    223110538                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      1292492                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     106977042                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          6531383                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       903262                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       119997                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           6550043                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     36855747                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     21783909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       678591                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1035767                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          159068646                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       892733                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         157699006                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        48925                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      8508543                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      3693465                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       605813                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     89230668                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.767318                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.167642                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     39778143     44.58%     44.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     12600822     14.12%     58.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     10587629     11.87%     70.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      6582565      7.38%     77.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7012159      7.86%     85.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      5065354      5.68%     91.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      4386690      4.92%     96.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1258763      1.41%     97.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1958543      2.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     89230668                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1455593     26.80%     26.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             12      0.00%     26.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     26.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             2      0.00%     26.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     26.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     26.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult           12      0.00%     26.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv        365475      6.73%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     33.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1580292     29.09%     62.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2030587     37.38%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           77      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      98426369     62.41%     62.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       164042      0.10%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       220889      0.14%     62.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp           50      0.00%     62.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          141      0.00%     62.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult          158      0.00%     62.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       109667      0.07%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     36785219     23.33%     86.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     21418418     13.58%     99.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess       573976      0.36%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      157699006                       # Type of FU issued
system.switch_cpus.iq.rate                   1.721201                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             5431973                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034445                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    405904951                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    165943177                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    155126499                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      4204627                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      2538772                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1642973                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      160799384                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         2331518                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      1193128                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      2067476                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          398                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        12377                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      1320557                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1199                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       141143                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         339937                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         2869503                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      12666581                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    172565517                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        97726                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      36855747                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     21783909                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       761309                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          17306                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      12641268                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        12377                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        96701                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       201251                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       297952                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     157280674                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      36500794                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       418332                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              12604138                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             57880904                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         27125284                       # Number of branches executed
system.switch_cpus.iew.exec_stores           21380110                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.716635                       # Inst execution rate
system.switch_cpus.iew.wb_sent              157115919                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             156769472                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          81523921                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         112954065                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.711055                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.721744                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      8920370                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       286920                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       284979                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     87928685                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.859091                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.643188                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     44901670     51.07%     51.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     11964284     13.61%     64.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      6087415      6.92%     71.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      5501001      6.26%     77.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      5239402      5.96%     83.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2404994      2.74%     86.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1632917      1.86%     88.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1530770      1.74%     90.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      8666232      9.86%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     87928685                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    163467443                       # Number of instructions committed
system.switch_cpus.commit.committedOps      163467443                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               55251622                       # Number of memory references committed
system.switch_cpus.commit.loads              34788270                       # Number of loads committed
system.switch_cpus.commit.membars              116738                       # Number of memory barriers committed
system.switch_cpus.commit.branches           26244068                       # Number of branches committed
system.switch_cpus.commit.fp_insts            1373438                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         148923410                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2573084                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass     12014689      7.35%      7.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     95014711     58.12%     65.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       161590      0.10%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       220620      0.13%     65.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp           36      0.00%     65.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          128      0.00%     65.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult          139      0.00%     65.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       109600      0.07%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     34905008     21.35%     87.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     20466946     12.52%     99.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess       573976      0.35%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    163467443                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       8666232                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads            251073877                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           346081642                       # The number of ROB writes
system.switch_cpus.timesIdled                   64166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2390836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             17699211                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts           151452831                       # Number of Instructions Simulated
system.switch_cpus.committedOps             151452831                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.604951                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.604951                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.653027                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.653027                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        218184442                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       109763067                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           1200941                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1206335                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         3448726                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         491038                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             259768                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            259714                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1037                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1037                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           520865                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        41731                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              99                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            100                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           441043                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          441043                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       236914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1687566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1924480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      7577024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     70529772                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               78106796                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           42000                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1264544                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.033076                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.178835                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1222718     96.69%     96.69% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  41826      3.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1264544                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1132742500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            61500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         181789168                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         909655610                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.993658                       # Number of seconds simulated
sim_ticks                                993658124000                       # Number of ticks simulated
final_tick                               3304255404000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 488322                       # Simulator instruction rate (inst/s)
host_op_rate                                   488322                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              152111743                       # Simulator tick rate (ticks/s)
host_mem_usage                                 737164                       # Number of bytes of host memory used
host_seconds                                  6532.42                       # Real time elapsed on the host
sim_insts                                  3189926189                       # Number of instructions simulated
sim_ops                                    3189926189                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     13632512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    106211584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          119844096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     13632512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13632512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     54685184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54685184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       213008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1659556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1872564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        854456                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             854456                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     13719519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    106889464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             120608983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     13719519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13719519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        55034204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             55034204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        55034204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     13719519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    106889464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            175643187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1872564                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     854456                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1872564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   854456                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              119597376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  246720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                54676864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               119844096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54685184                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3855                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   141                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          600                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            140249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            102591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            142750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            107480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             98840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            107290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            103454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            114796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            140604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            120798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           115418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           137259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           108872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           109162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            97280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           121866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             50696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             55665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             51826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             53375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             49539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             55878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             47343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             54915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             53886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            46139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            63727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            49358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            55886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            63818                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  993658128000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1872564                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               854456                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1179783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  424060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  200432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   62167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  49684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  51136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  51386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  54851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  59528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  52623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1110045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    156.997628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   108.970091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   187.317010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       638905     57.56%     57.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       288967     26.03%     83.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        78036      7.03%     90.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        36083      3.25%     93.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19529      1.76%     95.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10945      0.99%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10007      0.90%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6076      0.55%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21497      1.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1110045                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        50955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.674340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.926872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1660      3.26%      3.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         24506     48.09%     51.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         14230     27.93%     79.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          5741     11.27%     90.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          2408      4.73%     95.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          1143      2.24%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          644      1.26%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          339      0.67%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          166      0.33%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           63      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           32      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           15      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         50955                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        50955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.766284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.730696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.119886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            33167     65.09%     65.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              807      1.58%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            13842     27.17%     93.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2357      4.63%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              575      1.13%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              142      0.28%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               32      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         50955                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  31076647000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             66114940750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 9343545000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16630.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35380.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       120.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        55.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    120.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     55.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1277833                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  335158                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                39.23                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     364375.08                       # Average gap between requests
system.mem_ctrls.pageHitRate                    59.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4560207120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2488208250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              8685596400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3985362000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          68568636240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         364436803125                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         310206130500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           762930943635                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            726.730630                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 491389414000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   33180420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  469088489250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4834151280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2637681750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              8994546600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4056538320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          68568636240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         354278942280                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         319116534750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           762487031220                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            726.307780                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 506433568000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   33180420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  454043878250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    4454938                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    18492     35.26%     35.26% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    1017      1.94%     37.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32938     62.80%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                52447                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     18492     48.66%     48.66% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     1017      2.68%     51.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    18492     48.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 38001                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             978515563000     98.48%     98.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               687287000      0.07%     98.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             14454700000      1.45%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         993657550000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.561418                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.724560                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         32     26.02%     26.02% # number of syscalls executed
system.cpu.kern.syscall::71                        32     26.02%     52.03% # number of syscalls executed
system.cpu.kern.syscall::73                        27     21.95%     73.98% # number of syscalls executed
system.cpu.kern.syscall::74                        32     26.02%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    123                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  2816      0.07%      0.07% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.07% # number of callpals executed
system.cpu.kern.callpal::swpipl                 44829      1.04%      1.10% # number of callpals executed
system.cpu.kern.callpal::rdps                    2067      0.05%      1.15% # number of callpals executed
system.cpu.kern.callpal::rti                     6601      0.15%      1.30% # number of callpals executed
system.cpu.kern.callpal::callsys                 5004      0.12%      1.42% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%      1.42% # number of callpals executed
system.cpu.kern.callpal::rdunique             4257420     98.58%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                4318739                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              9417                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6579                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                6579                      
system.cpu.kern.mode_good::user                  6579                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.698630                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.822581                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        24814762500      2.50%      2.50% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         968842787500     97.50%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     2816                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           2907734                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           948893541                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2907734                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            326.334369                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3829673978                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3829673978                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    720512500                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       720512500                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    209774395                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      209774395                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      8289140                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      8289140                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      8541624                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      8541624                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    930286895                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        930286895                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    930286895                       # number of overall hits
system.cpu.dcache.overall_hits::total       930286895                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      7088968                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7088968                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2211888                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2211888                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data       273044                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total       273044                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      9300856                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9300856                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      9300856                       # number of overall misses
system.cpu.dcache.overall_misses::total       9300856                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 382274580574                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 382274580574                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 165149336838                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 165149336838                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data  11196904246                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total  11196904246                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        46501                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        46501                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 547423917412                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 547423917412                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 547423917412                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 547423917412                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    727601468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    727601468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    211986283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    211986283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      8562184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      8562184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      8541626                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      8541626                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    939587751                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    939587751                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    939587751                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    939587751                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.009743                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009743                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.010434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010434                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.031890                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.031890                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.009899                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009899                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.009899                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009899                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 53925.279473                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53925.279473                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 74664.421001                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74664.421001                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 41007.691969                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 41007.691969                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 23250.500000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 23250.500000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 58857.369409                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58857.369409                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 58857.369409                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58857.369409                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     11307975                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       101927                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            176304                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1016                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.139072                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   100.321850                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1548263                       # number of writebacks
system.cpu.dcache.writebacks::total           1548263                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      4651663                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4651663                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1796885                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1796885                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data       216979                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total       216979                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      6448548                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6448548                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      6448548                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6448548                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2437305                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2437305                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       415003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       415003                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        56065                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        56065                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2852308                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2852308                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2852308                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2852308                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1017                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1017                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         1017                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1017                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 125147983332                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 125147983332                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  31711134775                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  31711134775                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data   2106015504                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   2106015504                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        43499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        43499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 156859118107                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 156859118107                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 156859118107                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 156859118107                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    227516500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    227516500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    227516500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    227516500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003350                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003350                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001958                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001958                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.006548                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006548                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003036                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003036                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003036                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003036                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 51346.870142                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51346.870142                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 76411.820577                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76411.820577                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 37563.818853                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37563.818853                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 21749.500000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 21749.500000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 54993.751764                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54993.751764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 54993.751764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54993.751764                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223713.372665                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223713.372665                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 223713.372665                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 223713.372665                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            386986                       # number of replacements
system.cpu.icache.tags.tagsinuse           495.368302                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           568969983                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            386986                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1470.259862                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   495.368302                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.967516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.967516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1146954045                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1146954045                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    572861842                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       572861842                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    572861842                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        572861842                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    572861842                       # number of overall hits
system.cpu.icache.overall_hits::total       572861842                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       421313                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        421313                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       421313                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         421313                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       421313                       # number of overall misses
system.cpu.icache.overall_misses::total        421313                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  22551522444                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  22551522444                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  22551522444                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  22551522444                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  22551522444                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  22551522444                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    573283155                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    573283155                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    573283155                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    573283155                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    573283155                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    573283155                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000735                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000735                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000735                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000735                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000735                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000735                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 53526.766190                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53526.766190                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 53526.766190                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53526.766190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 53526.766190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53526.766190                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2004                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                52                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.538462                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        33577                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        33577                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        33577                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        33577                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        33577                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        33577                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       387736                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       387736                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       387736                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       387736                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       387736                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       387736                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  20041703026                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20041703026                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  20041703026                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20041703026                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  20041703026                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20041703026                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000676                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000676                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000676                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000676                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 51689.043643                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51689.043643                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 51689.043643                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51689.043643                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 51689.043643                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51689.043643                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                1017                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1017                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2034                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2034                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2034                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         8136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     8136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2034000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1017000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1976107                       # number of replacements
system.l2.tags.tagsinuse                 16359.699595                       # Cycle average of tags in use
system.l2.tags.total_refs                     2227773                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1976107                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.127354                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2605.127223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.004060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          0.238657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   159.047040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 13595.282615                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.159004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.009707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.829790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998517                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16370                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1041                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4065                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1706                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9408                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999146                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  79884074                       # Number of tag accesses
system.l2.tags.data_accesses                 79884074                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       173654                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      1160781                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1334435                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1548263                       # number of Writeback hits
system.l2.Writeback_hits::total               1548263                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           55                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   55                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        87379                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 87379                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        173654                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1248160                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1421814                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       173654                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1248160                       # number of overall hits
system.l2.overall_hits::total                 1421814                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       213008                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      1332103                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1545111                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data          581                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                581                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       327477                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              327477                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       213008                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1659580                       # number of demand (read+write) misses
system.l2.demand_misses::total                1872588                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       213008                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1659580                       # number of overall misses
system.l2.overall_misses::total               1872588                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  17824014000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 112379422750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    130203436750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data      5148841                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5148841                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  30351568482                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30351568482                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  17824014000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 142730991232                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     160555005232                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  17824014000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 142730991232                       # number of overall miss cycles
system.l2.overall_miss_latency::total    160555005232                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       386662                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      2492884                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2879546                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1548263                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1548263                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          636                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              636                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       414856                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            414856                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       386662                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2907740                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3294402                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       386662                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2907740                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3294402                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.550889                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.534362                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.536581                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.913522                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.913522                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.789375                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.789375                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.550889                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.570746                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.568415                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.550889                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.570746                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.568415                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83677.674078                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 84362.412479                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84268.014887                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  8862.032702                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8862.032702                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 92683.054022                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92683.054022                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83677.674078                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86004.284959                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85739.631586                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83677.674078                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86004.284959                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85739.631586                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               854456                       # number of writebacks
system.l2.writebacks::total                    854456                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst       213008                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      1332103                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1545111                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          581                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           581                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       327477                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         327477                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       213008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1659580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1872588                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       213008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1659580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1872588                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1017                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1017                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         1017                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1017                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  15145757500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  95835539750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 110981297250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data     10485526                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     10485526                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  26294992018                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26294992018                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  15145757500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 122130531768                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 137276289268                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  15145757500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 122130531768                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 137276289268                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    214295500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    214295500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    214295500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    214295500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.550889                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.534362                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.536581                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.913522                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.913522                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.789375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.789375                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.550889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.570746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.568415                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.550889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.570746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.568415                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71104.172144                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71943.040253                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71827.394440                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18047.376936                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18047.376936                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 80295.691050                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80295.691050                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71104.172144                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 73591.228966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73308.324772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71104.172144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 73591.228966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73308.324772                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210713.372665                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210713.372665                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210713.372665                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210713.372665                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             1545111                       # Transaction distribution
system.membus.trans_dist::ReadResp            1545105                       # Transaction distribution
system.membus.trans_dist::WriteReq               1017                       # Transaction distribution
system.membus.trans_dist::WriteResp              1017                       # Transaction distribution
system.membus.trans_dist::Writeback            854456                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              599                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             600                       # Transaction distribution
system.membus.trans_dist::ReadExReq            327459                       # Transaction distribution
system.membus.trans_dist::ReadExResp           327459                       # Transaction distribution
system.membus.trans_dist::BadAddressError            6                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4600784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4602830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4602830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         8136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    174529280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    174537416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               174537416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           2728643                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 2728643    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2728643                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2179000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6662433003                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         9920099202                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       793783863                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    721295199                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     17698330                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    372891843                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       258176624                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     69.236329                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        18646106                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        14949                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            916015895                       # DTB read hits
system.switch_cpus.dtb.read_misses            5212397                       # DTB read misses
system.switch_cpus.dtb.read_acv                    25                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        918242346                       # DTB read accesses
system.switch_cpus.dtb.write_hits           230444248                       # DTB write hits
system.switch_cpus.dtb.write_misses             95740                       # DTB write misses
system.switch_cpus.dtb.write_acv                   15                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       228156519                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1146460143                       # DTB hits
system.switch_cpus.dtb.data_misses            5308137                       # DTB misses
system.switch_cpus.dtb.data_acv                    40                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1146398865                       # DTB accesses
system.switch_cpus.itb.fetch_hits           571166103                       # ITB hits
system.switch_cpus.itb.fetch_misses             16362                       # ITB misses
system.switch_cpus.itb.fetch_acv                 2316                       # ITB acv
system.switch_cpus.itb.fetch_accesses       571182465                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1987316309                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    596235003                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             4462290647                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           793783863                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    276822730                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1343982222                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        44737918                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                365                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        41109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       654499                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         573283156                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      10144898                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1963282196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.272873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.214524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1190614293     60.64%     60.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         34142293      1.74%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        102378723      5.21%     67.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         10837943      0.55%     68.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        141159074      7.19%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         38129204      1.94%     77.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         59701437      3.04%     80.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         13167691      0.67%     80.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        373151538     19.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1963282196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.399425                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.245385                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        474158844                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     786332948                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         642117031                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      38315654                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       22357719                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     34580340                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         11579                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     4173705723                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         16595                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       22357719                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        503221264                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       118578208                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    584200644                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         649238759                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      85685602                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     4043108968                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1426661                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        7126514                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       39765893                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       10554014                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   2856200866                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4961714685                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3854160794                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1107544502                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2284829860                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        571371005                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     28812657                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      8784579                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         209099438                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    951241056                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    241650163                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    249313791                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     92113613                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         3473240480                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded     76263805                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        3338875986                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2358198                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    609734109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    325867712                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     54817115                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1963282196                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.700660                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.969235                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    818892642     41.71%     41.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    275139826     14.01%     55.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    278253244     14.17%     69.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    271493080     13.83%     83.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    111438401      5.68%     89.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     82604473      4.21%     93.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     64067439      3.26%     96.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     41574899      2.12%     98.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     19818192      1.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1963282196                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2500702      2.66%      2.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          11096      0.01%      2.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      2.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        748085      0.80%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp           444      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     18214816     19.37%     22.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv      23603753     25.09%     47.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt       306332      0.33%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     48.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       34290618     36.46%     84.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      14384268     15.29%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1698109861     50.86%     50.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2245084      0.07%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    269565667      8.07%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     37033360      1.11%     60.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     60.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    136182651      4.08%     64.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      8028838      0.24%     64.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      2415410      0.07%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    947004501     28.36%     92.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    232372904      6.96%     99.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      5917710      0.18%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3338875986                       # Type of FU issued
system.switch_cpus.iq.rate                   1.680093                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            94060114                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.028171                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   7053089568                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3033274297                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2490112927                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1684362912                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   1126054410                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    766529396                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2560279090                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       872657010                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads    183597624                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    151917969                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        29872                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        92765                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     21114623                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           50                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       618047                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       22357719                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        95314640                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      16254918                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   3928217174                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1103808                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     951241056                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    241650163                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     67675194                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         263405                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      15871153                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        92765                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      9110090                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     14579713                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     23689803                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    3297241465                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     925527314                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     41634521                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             378712889                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1156076843                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        465054043                       # Number of branches executed
system.switch_cpus.iew.exec_stores          230549529                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.659143                       # Inst execution rate
system.switch_cpus.iew.wb_sent             3275054121                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            3256642323                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2213441706                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2715965709                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.638714                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.814974                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    647624199                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls     21446690                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     22142028                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1870594581                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.752698                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.567017                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    937525632     50.12%     50.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    317756778     16.99%     67.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    183616298      9.82%     76.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     49768074      2.66%     79.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     74577670      3.99%     83.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     53207343      2.84%     86.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     41019710      2.19%     88.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     71156797      3.80%     92.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    141966279      7.59%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1870594581                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   3278587062                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3278587062                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             1019858628                       # Number of memory references committed
system.switch_cpus.commit.loads             799323088                       # Number of loads committed
system.switch_cpus.commit.membars             8565551                       # Number of memory barriers committed
system.switch_cpus.commit.branches          438075844                       # Number of branches committed
system.switch_cpus.commit.fp_insts          677156138                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        2496749435                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     16708438                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    338816886     10.33%     10.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1491923638     45.51%     55.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      2107085      0.06%     55.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    242144232      7.39%     63.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     35387825      1.08%     64.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult    124010095      3.78%     68.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      7984530      0.24%     68.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt      1863375      0.06%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    807888639     24.64%     93.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    220543098      6.73%     99.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      5917659      0.18%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3278587062                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     141966279                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           5653067834                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7945359632                       # The number of ROB writes
system.switch_cpus.timesIdled                  316707                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                24034113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2939770176                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2939770176                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.676011                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.676011                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.479266                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.479266                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3604592317                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1861635811                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         885432812                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        718388031                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads      1126471464                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       22094803                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            2880620                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2880613                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1017                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1017                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1548263                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             636                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            638                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           414856                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          414856                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            6                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       774397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7367053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8141450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     24746304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    285191944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              309938248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1074                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4845394                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4845394    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4845394                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3971469997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         623235474                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4574107942                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037752                       # Number of seconds simulated
sim_ticks                                 37752203000                       # Number of ticks simulated
final_tick                               3342007607000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               15268450                       # Simulator instruction rate (inst/s)
host_op_rate                                 15268450                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              175123999                       # Simulator tick rate (ticks/s)
host_mem_usage                                 739212                       # Number of bytes of host memory used
host_seconds                                   215.57                       # Real time elapsed on the host
sim_insts                                  3291482622                       # Number of instructions simulated
sim_ops                                    3291482622                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      1414080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     20640832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22054912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1414080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1414080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17273344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17273344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        22095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       322513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              344608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        269896                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             269896                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     37456887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    546745100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             584201987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     37456887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         37456887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       457545325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            457545325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       457545325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     37456887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    546745100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1041747312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      344608                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     271240                       # Number of write requests accepted
system.mem_ctrls.readBursts                    344608                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   271240                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               22024960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   29952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17300608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22054912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17359360                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    468                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   910                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             20274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             21116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             21491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             21371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             21923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            21728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16519                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   37752140500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                344608                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               271240                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  177280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   75815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   71508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     15                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       132413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    296.986912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.357805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.621947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        52527     39.67%     39.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30700     23.19%     62.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12605      9.52%     72.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6872      5.19%     77.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5307      4.01%     81.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4039      3.05%     84.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4348      3.28%     87.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5462      4.12%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10553      7.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       132413                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.736005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.578263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           4574     27.56%     27.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         10604     63.90%     91.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           641      3.86%     95.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           369      2.22%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           201      1.21%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            90      0.54%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           54      0.33%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           19      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            5      0.03%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           14      0.08%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            5      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            7      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            4      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            3      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16595                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.289364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.265696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.264960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         16492     99.38%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            99      0.60%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16595                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   7739217500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             14191842500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1720700000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22488.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41238.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       583.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       458.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    584.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    459.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   295043                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  187003                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.18                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      61301.07                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5053731480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2757492375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              9997837200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4860648000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          71034135120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         383660710335                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         315991698000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           793356252510                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            729.482541                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   9447369500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1260480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   27039433500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5341495320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2914506375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             10366098600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4932938880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          71034135120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         373232398455                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         325139340000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           792960912750                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            729.119031                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   9837532000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1260480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   26649728000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       14                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      25371                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     8711     48.04%     48.04% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      14      0.08%     48.12% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      39      0.22%     48.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9368     51.67%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                18132                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8709     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       14      0.08%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       39      0.22%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8709     49.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17471                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              36202219000     95.90%     95.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                14838500      0.04%     95.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                26778000      0.07%     96.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1507855000      3.99%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          37751690500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999770                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.929654                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.963545                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.52%      0.52% # number of syscalls executed
system.cpu.kern.syscall::3                          2      1.04%      1.55% # number of syscalls executed
system.cpu.kern.syscall::4                          6      3.11%      4.66% # number of syscalls executed
system.cpu.kern.syscall::6                          3      1.55%      6.22% # number of syscalls executed
system.cpu.kern.syscall::17                         1      0.52%      6.74% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.52%      7.25% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.52%      7.77% # number of syscalls executed
system.cpu.kern.syscall::45                         4      2.07%      9.84% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.52%     10.36% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.52%     10.88% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.52%     11.40% # number of syscalls executed
system.cpu.kern.syscall::71                         5      2.59%     13.99% # number of syscalls executed
system.cpu.kern.syscall::73                         5      2.59%     16.58% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.52%     17.10% # number of syscalls executed
system.cpu.kern.syscall::121                      160     82.90%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    193                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   131      0.67%      0.67% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.03%      0.70% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17660     90.30%     91.01% # number of callpals executed
system.cpu.kern.callpal::rdps                     748      3.82%     94.83% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.01%     94.84% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.01%     94.84% # number of callpals executed
system.cpu.kern.callpal::rti                      419      2.14%     96.98% # number of callpals executed
system.cpu.kern.callpal::callsys                  209      1.07%     98.05% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.05%     98.10% # number of callpals executed
system.cpu.kern.callpal::rdunique                 372      1.90%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  19556                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               547                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 400                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   3                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 401                      
system.cpu.kern.mode_good::user                   400                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.733090                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.844211                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         4730628000     12.53%     12.53% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          32819401500     86.93%     99.47% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            201661000      0.53%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements            387982                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34795393                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            388494                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             89.564814                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         144503942                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        144503942                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data     20437342                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20437342                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     14134401                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14134401                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        97425                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        97425                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        97916                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        97916                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     34571743                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34571743                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     34571743                       # number of overall hits
system.cpu.dcache.overall_hits::total        34571743                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       994133                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        994133                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       265671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       265671                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         2096                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2096                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            6                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      1259804                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1259804                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      1259804                       # number of overall misses
system.cpu.dcache.overall_misses::total       1259804                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  77247728492                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  77247728492                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  16517478047                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16517478047                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     70105997                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     70105997                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        98501                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        98501                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  93765206539                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  93765206539                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  93765206539                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  93765206539                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     21431475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     14400072                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14400072                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        99521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        99521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        97922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        97922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     35831547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35831547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     35831547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35831547                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.046387                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046387                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.018449                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018449                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.021061                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.021061                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000061                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000061                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.035159                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035159                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.035159                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035159                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 77703.615605                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77703.615605                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 62172.679920                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62172.679920                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 33447.517653                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33447.517653                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 16416.833333                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 16416.833333                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 74428.408339                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74428.408339                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 74428.408339                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74428.408339                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8088875                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          641                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            143341                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.430993                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          641                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       314177                       # number of writebacks
system.cpu.dcache.writebacks::total            314177                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       648198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       648198                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       225162                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       225162                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          538                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          538                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       873360                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       873360                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       873360                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       873360                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       345935                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       345935                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        40509                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40509                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         1558                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1558                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            6                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       386444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       386444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       386444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       386444                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          541                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          541                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          316                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          316                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          857                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          857                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  28154991008                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  28154991008                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   2676993508                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2676993508                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     46382503                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     46382503                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        89499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        89499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  30831984516                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  30831984516                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  30831984516                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30831984516                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    119112000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    119112000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     66467000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     66467000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    185579000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    185579000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.016141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.002813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.015655                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.015655                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000061                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.010785                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010785                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.010785                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010785                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 81388.096053                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81388.096053                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 66083.919820                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66083.919820                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 29770.541078                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29770.541078                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 14916.500000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 14916.500000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 79783.835474                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79783.835474                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 79783.835474                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79783.835474                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 220170.055453                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 220170.055453                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210338.607595                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 210338.607595                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 216544.924154                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 216544.924154                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             73963                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.354073                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22349213                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             74475                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            300.090138                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.354073                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.998738                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998738                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          37036900                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         37036900                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst     18401353                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18401353                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     18401353                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18401353                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     18401353                       # number of overall hits
system.cpu.icache.overall_hits::total        18401353                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        80102                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         80102                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        80102                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          80102                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        80102                       # number of overall misses
system.cpu.icache.overall_misses::total         80102                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   2859252623                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2859252623                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   2859252623                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2859252623                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   2859252623                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2859252623                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     18481455                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18481455                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     18481455                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18481455                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     18481455                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18481455                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.004334                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004334                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.004334                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004334                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.004334                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004334                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 35695.146476                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35695.146476                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 35695.146476                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35695.146476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 35695.146476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35695.146476                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4264                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                65                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    65.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         6113                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6113                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         6113                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6113                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         6113                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6113                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        73989                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        73989                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        73989                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        73989                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        73989                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        73989                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2477166816                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2477166816                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2477166816                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2477166816                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2477166816                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2477166816                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.004003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.004003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.004003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 33480.204030                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33480.204030                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 33480.204030                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33480.204030                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 33480.204030                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33480.204030                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    86016                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         12                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  547                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 547                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1660                       # Transaction distribution
system.iobus.trans_dist::WriteResp                316                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1344                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1714                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2700                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2700                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          654                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        86064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        86064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    87472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               108000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 9000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              830000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              156000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             7780557                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1398000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1358505                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1350                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1366                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                12150                       # Number of tag accesses
system.iocache.tags.data_accesses               12150                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            6                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                6                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1344                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1344                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            6                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 6                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            6                       # number of overall misses
system.iocache.overall_misses::total                6                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       717496                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       717496                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    294991556                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    294991556                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       717496                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       717496                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       717496                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       717496                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            6                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              6                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1344                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1344                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            6                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               6                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            6                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              6                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119582.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119582.666667                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 219487.764881                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 219487.764881                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 119582.666667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119582.666667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 119582.666667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119582.666667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2578                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  409                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.303178                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1344                       # number of writebacks
system.iocache.writebacks::total                 1344                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            6                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1344                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1344                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            6                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            6                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       400496                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       400496                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    225093566                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    225093566                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       400496                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       400496                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       400496                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       400496                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 66749.333333                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66749.333333                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 167480.331845                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 167480.331845                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66749.333333                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66749.333333                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66749.333333                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66749.333333                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    349236                       # number of replacements
system.l2.tags.tagsinuse                 16304.082844                       # Cycle average of tags in use
system.l2.tags.total_refs                      741914                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    365321                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.030855                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2324.688815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   520.995041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 13458.398988                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.141888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.031799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.821435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995122                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16085                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3763                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5044                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7015                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.981750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12807834                       # Number of tag accesses
system.l2.tags.data_accesses                 12807834                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        51867                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        52906                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  104773                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           314177                       # number of Writeback hits
system.l2.Writeback_hits::total                314177                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        12561                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12561                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         51867                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         65467                       # number of demand (read+write) hits
system.l2.demand_hits::total                   117334                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        51867                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        65467                       # number of overall hits
system.l2.overall_hits::total                  117334                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        22095                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       294584                       # number of ReadReq misses
system.l2.ReadReq_misses::total                316679                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        27935                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27935                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        22095                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       322519                       # number of demand (read+write) misses
system.l2.demand_misses::total                 344614                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        22095                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       322519                       # number of overall misses
system.l2.overall_misses::total                344614                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1856965000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  27254926000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     29111891000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        62498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        62498                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus.data        30999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30999                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   2500065998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2500065998                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1856965000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  29754991998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31611956998                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1856965000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  29754991998                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31611956998                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        73962                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       347490                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              421452                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       314177                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            314177                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               16                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        40496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40496                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        73962                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       387986                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               461948                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        73962                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       387986                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              461948                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.298734                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.847748                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.751400                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.312500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.312500                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.689821                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.689821                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.298734                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.831265                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.746002                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.298734                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.831265                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.746002                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 84044.580222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 92520.048611                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 91928.706987                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 12499.600000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12499.600000                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus.data        30999                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        30999                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 89495.829533                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89495.829533                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84044.580222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 92258.105718                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91731.493781                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84044.580222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 92258.105718                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91731.493781                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               268552                       # number of writebacks
system.l2.writebacks::total                    268552                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        22095                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       294584                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           316679                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        27935                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27935                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        22095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       322519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            344614                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        22095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       322519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           344614                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          541                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          541                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          316                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          316                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          857                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          857                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1579510000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  23596756500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  25176266500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        88505                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        88505                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2152944502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2152944502                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1579510000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  25749701002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  27329211002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1579510000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  25749701002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27329211002                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    111538000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    111538000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     62359000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     62359000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    173897000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    173897000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.298734                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.847748                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.751400                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.312500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.312500                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.689821                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.689821                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.298734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.831265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.746002                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.298734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.831265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.746002                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71487.214302                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 80101.962428                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 79500.903123                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17701                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17701                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 77069.787077                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77069.787077                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71487.214302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 79839.330402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79303.832700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71487.214302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 79839.330402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79303.832700                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 206170.055453                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 206170.055453                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 197338.607595                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 197338.607595                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 202913.652275                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 202913.652275                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              317226                       # Transaction distribution
system.membus.trans_dist::ReadResp             317222                       # Transaction distribution
system.membus.trans_dist::WriteReq                316                       # Transaction distribution
system.membus.trans_dist::WriteResp               316                       # Transaction distribution
system.membus.trans_dist::Writeback            269896                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1344                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1344                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               8                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27933                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27933                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         4038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         4038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       957784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       959506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 963544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       172032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       172032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     39242240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     39243648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39415680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoop_fanout::samples            616729                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  616729    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              616729                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1374500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1791708172                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                5500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1381495                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1810953492                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        21210916                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     12244875                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        66860                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     14222089                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        10605101                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     74.567815                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         3919670                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         2930                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             24142092                       # DTB read hits
system.switch_cpus.dtb.read_misses              17390                       # DTB read misses
system.switch_cpus.dtb.read_acv                    48                       # DTB read access violations
system.switch_cpus.dtb.read_accesses         23191832                       # DTB read accesses
system.switch_cpus.dtb.write_hits            14577788                       # DTB write hits
system.switch_cpus.dtb.write_misses              6678                       # DTB write misses
system.switch_cpus.dtb.write_acv                   47                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        13864529                       # DTB write accesses
system.switch_cpus.dtb.data_hits             38719880                       # DTB hits
system.switch_cpus.dtb.data_misses              24068                       # DTB misses
system.switch_cpus.dtb.data_acv                    95                       # DTB access violations
system.switch_cpus.dtb.data_accesses         37056361                       # DTB accesses
system.switch_cpus.itb.fetch_hits            17468165                       # ITB hits
system.switch_cpus.itb.fetch_misses              1661                       # ITB misses
system.switch_cpus.itb.fetch_acv                 1078                       # ITB acv
system.switch_cpus.itb.fetch_accesses        17469826                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 75161611                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     20343003                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              117254037                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            21210916                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     14524771                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              52268402                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          213866                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 88                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         5125                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        58156                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         1714                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          150                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          18481457                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         37641                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     72783571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.610996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.620715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         46597698     64.02%     64.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3454664      4.75%     68.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          4576566      6.29%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2522879      3.47%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          3519662      4.84%     83.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          3082566      4.24%     87.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1400205      1.92%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1849752      2.54%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5779579      7.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     72783571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.282204                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.560026                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         18123354                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      29669740                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          24249593                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        639384                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         101500                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      4299390                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          5485                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      115734654                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         17826                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         101500                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         18420700                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         8896669                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     15416336                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          24528194                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       5420172                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      115273018                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        435658                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1155828                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        3790289                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         844028                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     72621140                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     136141502                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    136137536                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         3297                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      71128997                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          1492140                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       295164                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       104308                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           3481815                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     23722528                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     14695217                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       944892                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       771845                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          103062356                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       435226                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         103276356                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         7012                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      1941151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       979959                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       200295                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     72783571                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.418951                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.915863                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     36038109     49.51%     49.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     12220394     16.79%     66.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      7475609     10.27%     76.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      5461719      7.50%     84.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      4006395      5.50%     89.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3739904      5.14%     94.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2511854      3.45%     98.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       713333      0.98%     99.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       616254      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     72783571                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           76467      5.28%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1247220     86.09%     91.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        124969      8.63%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          493      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      64218694     62.18%     62.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14761      0.01%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1699      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            3      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     24304674     23.53%     85.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     14602518     14.14%     99.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess       133266      0.13%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      103276356                       # Type of FU issued
system.switch_cpus.iq.rate                   1.374057                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             1448656                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014027                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    280780909                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    105442958                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    102469846                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        11041                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         5748                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         5225                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      104718759                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            5760                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      2047096                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       385955                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1306                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        10211                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       196488                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3318                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       663438                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         101500                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         2777668                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       5525921                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    114863424                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        59643                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      23722528                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     14695217                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       311740                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          22519                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       5489571                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        10211                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        33117                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        58689                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        91806                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     103129866                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      24162775                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       146489                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              11365842                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             38747779                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         19865227                       # Number of branches executed
system.switch_cpus.iew.exec_stores           14585004                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.372108                       # Inst execution rate
system.switch_cpus.iew.wb_sent              102517788                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             102475071                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          45462635                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          62186110                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.363396                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.731074                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      1971191                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       234931                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        86798                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     72467881                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.557046                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.591221                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     42779648     59.03%     59.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      9973682     13.76%     72.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3508994      4.84%     77.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      3729006      5.15%     82.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2268465      3.13%     85.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       694901      0.96%     86.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1069471      1.48%     88.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1857761      2.56%     90.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      6585953      9.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     72467881                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    112835830                       # Number of instructions committed
system.switch_cpus.commit.committedOps      112835830                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               37835302                       # Number of memory references committed
system.switch_cpus.commit.loads              23336573                       # Number of loads committed
system.switch_cpus.commit.membars              115785                       # Number of memory barriers committed
system.switch_cpus.commit.branches           19708337                       # Number of branches committed
system.switch_cpus.commit.fp_insts               4914                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         100300280                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      3870007                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass     11279889     10.00%     10.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     63455040     56.24%     66.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        13817      0.01%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1679      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            1      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            2      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     23452358     20.78%     87.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     14499532     12.85%     99.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess       133266      0.12%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    112835830                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       6585953                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads            180613301                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           229930342                       # The number of ROB writes
system.switch_cpus.timesIdled                   48228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2378040                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles               342795                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts           101556433                       # Number of Instructions Simulated
system.switch_cpus.committedOps             101556433                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.740097                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.740097                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.351174                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.351174                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        135237044                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        71844977                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              3177                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2849                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          334189                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         261808                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             422026                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            422022                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               316                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              316                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           314177                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1346                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              16                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             22                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40496                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            4                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       147952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1091912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1239864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4733632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     44939904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49673536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1384                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           778383                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.001737                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041640                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 777031     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1352      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             778383                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          702850500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         115372182                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         639713997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
