C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1   -part GW1N_4B  -package LQFP144  -grade -6    -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\synlog\report\FRE_premap.xml -merge_inferred_clocks 0  -top_level_module  top_freq  -implementation  rev_1  -ovm  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\FRE.vm  -conchk_prepass  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\FRE_cck.rpt   -autoconstraint  -freq 100.000   J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\synwork\FRE_mult.srs  -flow prepass  -gcc_prepass  -osrd  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\synwork\FRE_prem.srd  -qsap  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\FRE.sap  -devicelib  C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\generic\gw1n.v  -ologparam  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\syntmp\FRE.plg  -osyn  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\synwork\FRE_prem.srd  -prjdir  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\  -prjname  FRE  -log  J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course15_FRE\FRE\impl\synthesize\rev_1\synlog\FRE_premap.srr  -sn  2019.03  -jobname  "premap" 
relcom:C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW1N_4B -package LQFP144 -grade -6 -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\FRE_premap.xml -merge_inferred_clocks 0 -top_level_module top_freq -implementation rev_1 -ovm ..\FRE.vm -conchk_prepass ..\FRE_cck.rpt -autoconstraint -freq 100.000 ..\synwork\FRE_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\FRE_prem.srd -qsap ..\FRE.sap -devicelib C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\generic\gw1n.v -ologparam FRE.plg -osyn ..\synwork\FRE_prem.srd -prjdir ..\..\ -prjname FRE -log ..\synlog\FRE_premap.srr -sn 2019.03 -jobname "premap"
rc:1 success:1 runtime:3
file:..\FRE.vm|io:o|time:1583822736|size:75214|exec:0|csum:
file:..\FRE_cck.rpt|io:o|time:1594347492|size:3316|exec:0|csum:
file:..\synwork\FRE_mult.srs|io:i|time:1594347489|size:4021|exec:0|csum:9C82124EF12C6D5EC77BFA696715112A
file:..\synwork\FRE_prem.srd|io:o|time:1594347492|size:24069|exec:0|csum:
file:..\FRE.sap|io:o|time:1594347492|size:1452|exec:0|csum:
file:C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\lib\generic\gw1n.v|io:i|time:1569433952|size:120208|exec:0|csum:6A30DD570B0F44118E5DE3BFDC7E191D
file:FRE.plg|io:o|time:1594347490|size:0|exec:0|csum:
file:..\synwork\FRE_prem.srd|io:o|time:1594347492|size:24069|exec:0|csum:
file:..\synlog\FRE_premap.srr|io:o|time:1594347492|size:8540|exec:0|csum:
file:C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1569429982|size:39923200|exec:1|csum:D32AC8F00088465E04798584717DB37D
