{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669882115621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669882115621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 16:08:35 2022 " "Processing started: Thu Dec 01 16:08:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669882115621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669882115621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW3 -c HW3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW3 -c HW3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669882115621 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669882115916 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HW3.v(87) " "Verilog HDL information at HW3.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1669882115954 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HW3.v(171) " "Verilog HDL information at HW3.v(171): always construct contains both blocking and non-blocking assignments" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1669882115954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk HW3.v(8) " "Verilog HDL Declaration information at HW3.v(8): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1669882115954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3.v 3 3 " "Found 3 design units, including 3 entities, in source file hw3.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW3 " "Found entity 1: HW3" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669882115955 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_Decoder " "Found entity 2: LED_Decoder" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669882115955 ""} { "Info" "ISGN_ENTITY_NAME" "3 Debounce " "Found entity 3: Debounce" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669882115955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669882115955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HW3 " "Elaborating entity \"HW3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669882115982 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag HW3.v(29) " "Verilog HDL or VHDL warning at HW3.v(29): object \"flag\" assigned a value but never read" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1669882115983 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW3.v(67) " "Verilog HDL assignment warning at HW3.v(67): truncated value with size 32 to match size of target (4)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669882115984 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 HW3.v(100) " "Verilog HDL assignment warning at HW3.v(100): truncated value with size 32 to match size of target (18)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669882115984 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW3.v(192) " "Verilog HDL assignment warning at HW3.v(192): truncated value with size 32 to match size of target (4)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669882115986 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW3.v(193) " "Verilog HDL assignment warning at HW3.v(193): truncated value with size 32 to match size of target (4)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669882115986 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW3.v(194) " "Verilog HDL assignment warning at HW3.v(194): truncated value with size 32 to match size of target (4)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669882115986 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW3.v(195) " "Verilog HDL assignment warning at HW3.v(195): truncated value with size 32 to match size of target (4)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669882115986 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW3.v(198) " "Verilog HDL assignment warning at HW3.v(198): truncated value with size 32 to match size of target (4)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669882115986 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW3.v(199) " "Verilog HDL assignment warning at HW3.v(199): truncated value with size 32 to match size of target (4)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669882115986 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW3.v(200) " "Verilog HDL assignment warning at HW3.v(200): truncated value with size 32 to match size of target (4)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669882115986 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HW3.v(201) " "Verilog HDL assignment warning at HW3.v(201): truncated value with size 32 to match size of target (4)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669882115987 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A HW3.v(171) " "Verilog HDL Always Construct warning at HW3.v(171): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669882115987 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B HW3.v(171) " "Verilog HDL Always Construct warning at HW3.v(171): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669882115987 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "guess HW3.v(171) " "Verilog HDL Always Construct warning at HW3.v(171): inferring latch(es) for variable \"guess\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669882115987 "|HW3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "answer HW3.v(171) " "Verilog HDL Always Construct warning at HW3.v(171): inferring latch(es) for variable \"answer\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669882115987 "|HW3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7\] HW3.v(23) " "Output port \"LEDG\[7\]\" at HW3.v(23) has no driver" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1669882115988 "|HW3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5..3\] HW3.v(23) " "Output port \"LEDG\[5..3\]\" at HW3.v(23) has no driver" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1669882115988 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[0\] HW3.v(171) " "Inferred latch for \"answer\[0\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115989 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[1\] HW3.v(171) " "Inferred latch for \"answer\[1\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115989 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[2\] HW3.v(171) " "Inferred latch for \"answer\[2\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115989 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[3\] HW3.v(171) " "Inferred latch for \"answer\[3\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115989 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[4\] HW3.v(171) " "Inferred latch for \"answer\[4\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115989 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[5\] HW3.v(171) " "Inferred latch for \"answer\[5\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115990 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[6\] HW3.v(171) " "Inferred latch for \"answer\[6\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115990 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[7\] HW3.v(171) " "Inferred latch for \"answer\[7\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115990 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[8\] HW3.v(171) " "Inferred latch for \"answer\[8\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115990 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[9\] HW3.v(171) " "Inferred latch for \"answer\[9\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115990 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[10\] HW3.v(171) " "Inferred latch for \"answer\[10\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115990 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[11\] HW3.v(171) " "Inferred latch for \"answer\[11\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115990 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[12\] HW3.v(171) " "Inferred latch for \"answer\[12\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115990 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[13\] HW3.v(171) " "Inferred latch for \"answer\[13\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115990 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[14\] HW3.v(171) " "Inferred latch for \"answer\[14\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115990 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[15\] HW3.v(171) " "Inferred latch for \"answer\[15\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115990 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[16\] HW3.v(171) " "Inferred latch for \"answer\[16\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115990 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[17\] HW3.v(171) " "Inferred latch for \"answer\[17\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115990 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[0\] HW3.v(171) " "Inferred latch for \"guess\[0\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115990 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[1\] HW3.v(171) " "Inferred latch for \"guess\[1\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115990 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[2\] HW3.v(171) " "Inferred latch for \"guess\[2\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115991 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[3\] HW3.v(171) " "Inferred latch for \"guess\[3\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115991 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[4\] HW3.v(171) " "Inferred latch for \"guess\[4\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115991 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[5\] HW3.v(171) " "Inferred latch for \"guess\[5\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115991 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[6\] HW3.v(171) " "Inferred latch for \"guess\[6\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115991 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[7\] HW3.v(171) " "Inferred latch for \"guess\[7\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115991 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[8\] HW3.v(171) " "Inferred latch for \"guess\[8\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115991 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[9\] HW3.v(171) " "Inferred latch for \"guess\[9\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115991 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[10\] HW3.v(171) " "Inferred latch for \"guess\[10\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115991 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[11\] HW3.v(171) " "Inferred latch for \"guess\[11\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115991 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[12\] HW3.v(171) " "Inferred latch for \"guess\[12\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115991 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[13\] HW3.v(171) " "Inferred latch for \"guess\[13\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115991 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[14\] HW3.v(171) " "Inferred latch for \"guess\[14\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115991 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[15\] HW3.v(171) " "Inferred latch for \"guess\[15\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115991 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[16\] HW3.v(171) " "Inferred latch for \"guess\[16\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115991 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guess\[17\] HW3.v(171) " "Inferred latch for \"guess\[17\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115991 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] HW3.v(171) " "Inferred latch for \"B\[0\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115991 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] HW3.v(171) " "Inferred latch for \"B\[1\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115991 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] HW3.v(171) " "Inferred latch for \"B\[2\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115992 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] HW3.v(171) " "Inferred latch for \"B\[3\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115992 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] HW3.v(171) " "Inferred latch for \"A\[0\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115992 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] HW3.v(171) " "Inferred latch for \"A\[1\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115992 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] HW3.v(171) " "Inferred latch for \"A\[2\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115992 "|HW3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] HW3.v(171) " "Inferred latch for \"A\[3\]\" at HW3.v(171)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882115992 "|HW3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Decoder LED_Decoder:U0 " "Elaborating entity \"LED_Decoder\" for hierarchy \"LED_Decoder:U0\"" {  } { { "HW3.v" "U0" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669882116013 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out HW3.v(223) " "Verilog HDL Always Construct warning at HW3.v(223): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669882116015 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] HW3.v(223) " "Inferred latch for \"out\[0\]\" at HW3.v(223)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882116015 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] HW3.v(223) " "Inferred latch for \"out\[1\]\" at HW3.v(223)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882116015 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] HW3.v(223) " "Inferred latch for \"out\[2\]\" at HW3.v(223)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882116016 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] HW3.v(223) " "Inferred latch for \"out\[3\]\" at HW3.v(223)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882116016 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] HW3.v(223) " "Inferred latch for \"out\[4\]\" at HW3.v(223)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882116016 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] HW3.v(223) " "Inferred latch for \"out\[5\]\" at HW3.v(223)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882116016 "|HW3|LED_Decoder:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] HW3.v(223) " "Inferred latch for \"out\[6\]\" at HW3.v(223)" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669882116016 "|HW3|LED_Decoder:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:U8 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:U8\"" {  } { { "HW3.v" "U8" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669882116031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[2\] " "LATCH primitive \"LED_Decoder:U7\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116281 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[1\] " "LATCH primitive \"LED_Decoder:U7\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[0\] " "LATCH primitive \"LED_Decoder:U7\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[4\] " "LATCH primitive \"LED_Decoder:U7\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[5\] " "LATCH primitive \"LED_Decoder:U7\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[6\] " "LATCH primitive \"LED_Decoder:U7\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U7\|out\[3\] " "LATCH primitive \"LED_Decoder:U7\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[2\] " "LATCH primitive \"LED_Decoder:U6\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[1\] " "LATCH primitive \"LED_Decoder:U6\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[0\] " "LATCH primitive \"LED_Decoder:U6\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[4\] " "LATCH primitive \"LED_Decoder:U6\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[5\] " "LATCH primitive \"LED_Decoder:U6\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[6\] " "LATCH primitive \"LED_Decoder:U6\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U6\|out\[3\] " "LATCH primitive \"LED_Decoder:U6\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[2\] " "LATCH primitive \"LED_Decoder:U5\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[1\] " "LATCH primitive \"LED_Decoder:U5\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[0\] " "LATCH primitive \"LED_Decoder:U5\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[4\] " "LATCH primitive \"LED_Decoder:U5\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[5\] " "LATCH primitive \"LED_Decoder:U5\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[6\] " "LATCH primitive \"LED_Decoder:U5\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U5\|out\[3\] " "LATCH primitive \"LED_Decoder:U5\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[2\] " "LATCH primitive \"LED_Decoder:U4\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[1\] " "LATCH primitive \"LED_Decoder:U4\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[0\] " "LATCH primitive \"LED_Decoder:U4\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[4\] " "LATCH primitive \"LED_Decoder:U4\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[5\] " "LATCH primitive \"LED_Decoder:U4\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[6\] " "LATCH primitive \"LED_Decoder:U4\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U4\|out\[3\] " "LATCH primitive \"LED_Decoder:U4\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[2\] " "LATCH primitive \"LED_Decoder:U3\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[1\] " "LATCH primitive \"LED_Decoder:U3\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[0\] " "LATCH primitive \"LED_Decoder:U3\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[4\] " "LATCH primitive \"LED_Decoder:U3\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[5\] " "LATCH primitive \"LED_Decoder:U3\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[6\] " "LATCH primitive \"LED_Decoder:U3\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U3\|out\[3\] " "LATCH primitive \"LED_Decoder:U3\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[2\] " "LATCH primitive \"LED_Decoder:U2\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[1\] " "LATCH primitive \"LED_Decoder:U2\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[0\] " "LATCH primitive \"LED_Decoder:U2\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[4\] " "LATCH primitive \"LED_Decoder:U2\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[5\] " "LATCH primitive \"LED_Decoder:U2\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[6\] " "LATCH primitive \"LED_Decoder:U2\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U2\|out\[3\] " "LATCH primitive \"LED_Decoder:U2\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[2\] " "LATCH primitive \"LED_Decoder:U1\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[1\] " "LATCH primitive \"LED_Decoder:U1\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[0\] " "LATCH primitive \"LED_Decoder:U1\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[4\] " "LATCH primitive \"LED_Decoder:U1\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[5\] " "LATCH primitive \"LED_Decoder:U1\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[6\] " "LATCH primitive \"LED_Decoder:U1\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U1\|out\[3\] " "LATCH primitive \"LED_Decoder:U1\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[2\] " "LATCH primitive \"LED_Decoder:U0\|out\[2\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[1\] " "LATCH primitive \"LED_Decoder:U0\|out\[1\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[0\] " "LATCH primitive \"LED_Decoder:U0\|out\[0\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[4\] " "LATCH primitive \"LED_Decoder:U0\|out\[4\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[5\] " "LATCH primitive \"LED_Decoder:U0\|out\[5\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[6\] " "LATCH primitive \"LED_Decoder:U0\|out\[6\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LED_Decoder:U0\|out\[3\] " "LATCH primitive \"LED_Decoder:U0\|out\[3\]\" is permanently enabled" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 223 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1669882116284 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "A\[3\] B\[3\] " "Duplicate LATCH primitive \"A\[3\]\" merged with LATCH primitive \"B\[3\]\"" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669882116940 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1669882116940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B\[0\] " "Latch B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116941 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B\[1\] " "Latch B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116941 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B\[2\] " "Latch B\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116941 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B\[3\] " "Latch B\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116941 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A\[0\] " "Latch A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116941 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A\[1\] " "Latch A\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116941 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A\[2\] " "Latch A\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116941 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[0\] " "Latch guess\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116941 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[1\] " "Latch guess\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116941 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[2\] " "Latch guess\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116941 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[3\] " "Latch guess\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116942 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[4\] " "Latch guess\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116942 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[5\] " "Latch guess\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116942 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[6\] " "Latch guess\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116942 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[7\] " "Latch guess\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116942 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[8\] " "Latch guess\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116942 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[9\] " "Latch guess\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116942 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[10\] " "Latch guess\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116942 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[11\] " "Latch guess\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116942 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[12\] " "Latch guess\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116942 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[13\] " "Latch guess\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116942 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[14\] " "Latch guess\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116943 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guess\[15\] " "Latch guess\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1669882116943 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1669882116943 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669882117185 "|HW3|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669882117185 "|HW3|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669882117185 "|HW3|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669882117185 "|HW3|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1669882117185 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1669882117328 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/output_files/HW3.map.smsg " "Generated suppressed messages file C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/output_files/HW3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1669882118297 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1669882118388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669882118388 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669882118448 "|HW3|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669882118448 "|HW3|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1669882118448 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "591 " "Implemented 591 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1669882118448 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1669882118448 ""} { "Info" "ICUT_CUT_TM_LCELLS" "486 " "Implemented 486 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1669882118448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1669882118448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 129 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669882118470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 16:08:38 2022 " "Processing ended: Thu Dec 01 16:08:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669882118470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669882118470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669882118470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669882118470 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669882119462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669882119462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 16:08:39 2022 " "Processing started: Thu Dec 01 16:08:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669882119462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669882119462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HW3 -c HW3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HW3 -c HW3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669882119462 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669882119556 ""}
{ "Info" "0" "" "Project  = HW3" {  } {  } 0 0 "Project  = HW3" 0 0 "Fitter" 0 0 1669882119556 ""}
{ "Info" "0" "" "Revision = HW3" {  } {  } 0 0 "Revision = HW3" 0 0 "Fitter" 0 0 1669882119556 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1669882119608 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HW3 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"HW3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669882119617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669882119665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669882119665 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669882119764 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669882119772 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1669882120159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1669882120159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1669882120159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1669882120159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1669882120159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1669882120159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1669882120159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1669882120159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1669882120159 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1669882120159 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 1196 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1669882120161 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 1198 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1669882120161 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 1200 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1669882120161 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 1202 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1669882120161 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 1204 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1669882120161 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1669882120161 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669882120163 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "TimeQuest Timing Analyzer is analyzing 38 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1669882121636 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HW3.sdc " "Synopsys Design Constraints File file not found: 'HW3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669882121637 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669882121637 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669882121641 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1669882121642 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1669882121642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669882121665 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 1174 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669882121665 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Debounce:U9\|out  " "Automatically promoted node Debounce:U9\|out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669882121665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NextState\[1\]~0 " "Destination node NextState\[1\]~0" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 117 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NextState[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669882121665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux2~0 " "Destination node Mux2~0" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 702 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669882121665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Debounce:U9\|out~0 " "Destination node Debounce:U9\|out~0" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 268 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debounce:U9|out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 750 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669882121665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux6~0 " "Destination node Mux6~0" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 764 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669882121665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux25~0 " "Destination node Mux25~0" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 117 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux25~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 785 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669882121665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NextState\[1\]~3 " "Destination node NextState\[1\]~3" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 117 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NextState[1]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 786 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669882121665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Debounce:U9\|count\[25\]~54 " "Destination node Debounce:U9\|count\[25\]~54" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 272 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debounce:U9|count[25]~54 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 885 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669882121665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[6\]~output " "Destination node LEDG\[6\]~output" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[6]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 1171 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669882121665 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1669882121665 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 268 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debounce:U9|out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669882121665 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_5HZ  " "Automatically promoted node CLK_5HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669882121666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "State\[1\] " "Destination node State\[1\]" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 81 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { State[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669882121666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_5HZ~0 " "Destination node CLK_5HZ~0" {  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_5HZ~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 761 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669882121666 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1669882121666 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_5HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669882121666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder0~2  " "Automatically promoted node Decoder0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669882121666 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 762 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669882121666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux6~0  " "Automatically promoted node Mux6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669882121666 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 764 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669882121666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux2~0  " "Automatically promoted node Mux2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669882121666 ""}  } { { "HW3.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/HW3.v" 171 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 0 { 0 ""} 0 702 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669882121666 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669882122023 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669882122024 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669882122024 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669882122025 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669882122026 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669882122026 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669882122027 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669882122027 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669882122047 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1669882122048 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669882122048 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1669882122107 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst " "Node \"rst\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1669882122107 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1669882122107 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669882122107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669882126469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669882126691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669882126702 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669882129248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669882129248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669882129671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X92_Y12 X103_Y23 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23" {  } { { "loc" "" { Generic "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23"} 92 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1669882132356 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669882132356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669882135003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1669882135005 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669882135005 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1669882135064 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669882135128 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669882135495 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669882135540 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669882135870 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669882136244 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1669882137108 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/output_files/HW3.fit.smsg " "Generated suppressed messages file C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/1124/HW3/output_files/HW3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669882137245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5087 " "Peak virtual memory: 5087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669882137604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 16:08:57 2022 " "Processing ended: Thu Dec 01 16:08:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669882137604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669882137604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669882137604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669882137604 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1669882138445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669882138446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 16:08:58 2022 " "Processing started: Thu Dec 01 16:08:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669882138446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1669882138446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HW3 -c HW3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HW3 -c HW3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1669882138446 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1669882141073 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1669882141152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4570 " "Peak virtual memory: 4570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669882141984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 16:09:01 2022 " "Processing ended: Thu Dec 01 16:09:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669882141984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669882141984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669882141984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1669882141984 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1669882142588 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1669882142973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669882142973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 16:09:02 2022 " "Processing started: Thu Dec 01 16:09:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669882142973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669882142973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HW3 -c HW3 " "Command: quartus_sta HW3 -c HW3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669882142974 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1669882143077 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669882143205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1669882143258 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1669882143259 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "TimeQuest Timing Analyzer is analyzing 38 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1669882143505 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HW3.sdc " "Synopsys Design Constraints File file not found: 'HW3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1669882143564 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1669882143565 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_5HZ CLK_5HZ " "create_clock -period 1.000 -name CLK_5HZ CLK_5HZ" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143566 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Debounce:U9\|out Debounce:U9\|out " "create_clock -period 1.000 -name Debounce:U9\|out Debounce:U9\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143566 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143566 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name State\[0\] State\[0\] " "create_clock -period 1.000 -name State\[0\] State\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143566 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143566 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1669882143865 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143866 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1669882143867 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1669882143878 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1669882143906 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1669882143906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.102 " "Worst-case setup slack is -5.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.102       -93.916 Debounce:U9\|out  " "   -5.102       -93.916 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.781       -25.283 State\[0\]  " "   -4.781       -25.283 State\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.434       -57.173 CLK_5HZ  " "   -4.434       -57.173 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.367      -292.869 clk  " "   -3.367      -292.869 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669882143909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.114 " "Worst-case hold slack is -3.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.114       -42.437 State\[0\]  " "   -3.114       -42.437 State\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.848      -120.833 Debounce:U9\|out  " "   -2.848      -120.833 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.635       -16.905 CLK_5HZ  " "   -1.635       -16.905 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.176        -4.616 clk  " "   -0.176        -4.616 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669882143914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.683 " "Worst-case recovery slack is -2.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.683        -6.068 CLK_5HZ  " "   -2.683        -6.068 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669882143917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.274 " "Worst-case removal slack is 1.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.274         0.000 CLK_5HZ  " "    1.274         0.000 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669882143920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -130.215 clk  " "   -3.000      -130.215 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -64.250 Debounce:U9\|out  " "   -1.285       -64.250 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -29.555 CLK_5HZ  " "   -1.285       -29.555 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 State\[0\]  " "    0.457         0.000 State\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882143923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669882143923 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1669882144067 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1669882144088 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1669882144553 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144625 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1669882144637 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1669882144637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.671 " "Worst-case setup slack is -4.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.671       -79.486 Debounce:U9\|out  " "   -4.671       -79.486 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.448       -23.407 State\[0\]  " "   -4.448       -23.407 State\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.955       -49.881 CLK_5HZ  " "   -3.955       -49.881 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.013      -262.298 clk  " "   -3.013      -262.298 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669882144644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.753 " "Worst-case hold slack is -2.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.753       -37.522 State\[0\]  " "   -2.753       -37.522 State\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.521      -103.954 Debounce:U9\|out  " "   -2.521      -103.954 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.443       -13.481 CLK_5HZ  " "   -1.443       -13.481 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.118        -2.807 clk  " "   -0.118        -2.807 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669882144653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.342 " "Worst-case recovery slack is -2.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.342        -5.332 CLK_5HZ  " "   -2.342        -5.332 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669882144659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.126 " "Worst-case removal slack is 1.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.126         0.000 CLK_5HZ  " "    1.126         0.000 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669882144666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -130.215 clk  " "   -3.000      -130.215 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -64.250 Debounce:U9\|out  " "   -1.285       -64.250 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -29.555 CLK_5HZ  " "   -1.285       -29.555 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336         0.000 State\[0\]  " "    0.336         0.000 State\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882144673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669882144673 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1669882144862 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145021 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1669882145024 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1669882145024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.149 " "Worst-case setup slack is -2.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.149       -22.469 Debounce:U9\|out  " "   -2.149       -22.469 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.016       -10.219 State\[0\]  " "   -2.016       -10.219 State\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.923       -20.896 CLK_5HZ  " "   -1.923       -20.896 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.150       -89.693 clk  " "   -1.150       -89.693 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669882145033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.755 " "Worst-case hold slack is -1.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.755       -26.479 State\[0\]  " "   -1.755       -26.479 State\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.638       -71.565 Debounce:U9\|out  " "   -1.638       -71.565 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.963       -11.970 CLK_5HZ  " "   -0.963       -11.970 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.300        -8.754 clk  " "   -0.300        -8.754 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669882145045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.016 " "Worst-case recovery slack is -1.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.016        -1.525 CLK_5HZ  " "   -1.016        -1.525 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669882145054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.601 " "Worst-case removal slack is 0.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601         0.000 CLK_5HZ  " "    0.601         0.000 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669882145063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -108.339 clk  " "   -3.000      -108.339 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -50.000 Debounce:U9\|out  " "   -1.000       -50.000 Debounce:U9\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -23.000 CLK_5HZ  " "   -1.000       -23.000 CLK_5HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240         0.000 State\[0\]  " "    0.240         0.000 State\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1669882145072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1669882145072 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1669882145700 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1669882145700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669882145837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 16:09:05 2022 " "Processing ended: Thu Dec 01 16:09:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669882145837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669882145837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669882145837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669882145837 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 144 s " "Quartus II Full Compilation was successful. 0 errors, 144 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669882146582 ""}
