verilog work "../../../../project_ipbus_extphy_xpr.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" 

verilog work "glbl.v"

nosort
