{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722372032329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722372032331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 30 17:40:32 2024 " "Processing started: Tue Jul 30 17:40:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722372032331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722372032331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map ula -c ula --generate_functional_sim_netlist " "Command: quartus_map ula -c ula --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722372032332 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1722372032471 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.vhd 2 1 " "Using design file ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ula " "Found design unit 1: ula-ula" {  } { { "ula.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/ula/ula.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722372032870 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/ula/ula.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722372032870 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1722372032870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1722372032875 ""}
{ "Warning" "WSGN_SEARCH_FILE" "abext.vhd 2 1 " "Using design file abext.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 abext-abext " "Found design unit 1: abext-abext" {  } { { "abext.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/ula/abext.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722372032888 ""} { "Info" "ISGN_ENTITY_NAME" "1 abext " "Found entity 1: abext" {  } { { "abext.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/ula/abext.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722372032888 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1722372032888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abext abext:a0 " "Elaborating entity \"abext\" for hierarchy \"abext:a0\"" {  } { { "ula.vhd" "a0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/ula/ula.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722372032889 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cinext.vhd 2 1 " "Using design file cinext.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cinext-cinext " "Found design unit 1: cinext-cinext" {  } { { "cinext.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/ula/cinext.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722372032895 ""} { "Info" "ISGN_ENTITY_NAME" "1 cinext " "Found entity 1: cinext" {  } { { "cinext.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/ula/cinext.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722372032895 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1722372032895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinext cinext:c0 " "Elaborating entity \"cinext\" for hierarchy \"cinext:c0\"" {  } { { "ula.vhd" "c0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/ula/ula.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722372032896 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somador.vhd 2 1 " "Using design file somador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-behavioral " "Found design unit 1: somador-behavioral" {  } { { "somador.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/ula/somador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722372032899 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/ula/somador.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722372032899 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1722372032899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:som0 " "Elaborating entity \"somador\" for hierarchy \"somador:som0\"" {  } { { "ula.vhd" "som0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/ula/ula.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722372032900 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg6.vhd 2 1 " "Using design file reg6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg6-behav " "Found design unit 1: reg6-behav" {  } { { "reg6.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/ula/reg6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722372032905 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg6 " "Found entity 1: reg6" {  } { { "reg6.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/ula/reg6.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722372032905 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1722372032905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg6 reg6:r " "Elaborating entity \"reg6\" for hierarchy \"reg6:r\"" {  } { { "ula.vhd" "r" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/ula/ula.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722372032906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722372033005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 30 17:40:33 2024 " "Processing ended: Tue Jul 30 17:40:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722372033005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722372033005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722372033005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722372033005 ""}
