#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar 12 11:35:07 2019
# Process ID: 27955
# Current directory: /home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex
# Command line: vivado -notrace -source /home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_ZCU104/.Xil/v_hdmi_rx_ss_0/tmp_v_hdmi_rx_ss_0.srcs/sources_1/ip/v_hdmi_rx_ss_0/v_hdmi_rx_ss_0_ex.tcl
# Log file: /home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/vivado.log
# Journal file: /home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/vision/Documents/Vivado/2018.2_Projects/mainVideoProcessing_ZCU104/.Xil/v_hdmi_rx_ss_0/tmp_v_hdmi_rx_ss_0.srcs/sources_1/ip/v_hdmi_rx_ss_0/v_hdmi_rx_ss_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Sourcing example extension scripts ...
create_ip: Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 7315.758 ; gain = 628.348 ; free physical = 2207 ; free virtual = 57525
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'proc_sys_reset_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'proc_sys_reset_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'proc_sys_reset_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'proc_sys_reset_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'proc_sys_reset_0'...
Wrote  : </home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/exdes.bd> 
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
create_bd_cell: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 7473.777 ; gain = 68.871 ; free physical = 2044 ; free virtual = 57364
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_resetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_resetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_audio_in' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_audio_in' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_audio_out' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_audio_out' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aud_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axis_audio_in'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3153] Bus Interface 'aud_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aud_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3153] Bus Interface 'aud_clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'hdmi_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [BD 5-235] No pins matched 'get_bd_pins TX_CLKSEL_OUT'
</v_hdmi_rx_ss/S_AXI_CPU_IN/Reg> is being mapped into </zynq_us_ss_0/zynq_us/Data> at <0x80000000 [ 64K ]>
</v_hdmi_tx_ss/S_AXI_CPU_IN/Reg> is being mapped into </zynq_us_ss_0/zynq_us/Data> at <0x80020000 [ 128K ]>
</audio_ss_0/aud_pat_gen/axi/reg0> is being mapped into </zynq_us_ss_0/zynq_us/Data> at <0x90000000 [ 256M ]>
</audio_ss_0/clk_wiz/s_axi_lite/Reg> is being mapped into </zynq_us_ss_0/zynq_us/Data> at <0x80010000 [ 64K ]>
</audio_ss_0/hdmi_acr_ctrl/axi/reg0> is being mapped into </zynq_us_ss_0/zynq_us/Data> at <0x88000000 [ 128M ]>
</v_tpg_ss_0/axi_gpio/S_AXI/Reg> is being mapped into </zynq_us_ss_0/zynq_us/Data> at <0x80040000 [ 4K ]>
</v_tpg_ss_0/v_tpg/s_axi_CTRL/Reg> is being mapped into </zynq_us_ss_0/zynq_us/Data> at <0x80050000 [ 64K ]>
</vid_phy_controller/vid_phy_axi4lite/Reg> is being mapped into </zynq_us_ss_0/zynq_us/Data> at <0x80060000 [ 64K ]>
</zynq_us_ss_0/fmch_axi_iic/S_AXI/Reg> is being mapped into </zynq_us_ss_0/zynq_us/Data> at <0x80041000 [ 4K ]>
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m00_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m00_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m01_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m01_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m02_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m02_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m04_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/xbar/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m04_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/xbar/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /audio_ss_0/axi_interconnect/s00_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/xbar/M06_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /audio_ss_0/axi_interconnect/s00_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/xbar/M06_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m05_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/m05_couplers/auto_cc/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m05_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/m05_couplers/auto_cc/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m08_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/m08_couplers/auto_cc/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m08_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/m08_couplers/auto_cc/M_AXI(16)
Wrote  : </home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/exdes.bd> 
Wrote  : </home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ui/bd_1328df.ui> 
VHDL Output written to : /home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/synth/exdes.v
VHDL Output written to : /home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/sim/exdes.v
VHDL Output written to : /home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/hdl/exdes_wrapper.v
make_wrapper: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 7735.195 ; gain = 10.188 ; free physical = 1744 ; free virtual = 57096
</v_hdmi_rx_ss/S_AXI_CPU_IN/Reg> is being mapped into </zynq_us_ss_0/zynq_us/Data> at <0x80000000 [ 64K ]>
</v_hdmi_tx_ss/S_AXI_CPU_IN/Reg> is being mapped into </zynq_us_ss_0/zynq_us/Data> at <0x80020000 [ 128K ]>
</audio_ss_0/aud_pat_gen/axi/reg0> is being mapped into </zynq_us_ss_0/zynq_us/Data> at <0x90000000 [ 256M ]>
</audio_ss_0/clk_wiz/s_axi_lite/Reg> is being mapped into </zynq_us_ss_0/zynq_us/Data> at <0x80010000 [ 64K ]>
</audio_ss_0/hdmi_acr_ctrl/axi/reg0> is being mapped into </zynq_us_ss_0/zynq_us/Data> at <0x88000000 [ 128M ]>
</v_tpg_ss_0/axi_gpio/S_AXI/Reg> is being mapped into </zynq_us_ss_0/zynq_us/Data> at <0x80040000 [ 4K ]>
</v_tpg_ss_0/v_tpg/s_axi_CTRL/Reg> is being mapped into </zynq_us_ss_0/zynq_us/Data> at <0x80050000 [ 64K ]>
</vid_phy_controller/vid_phy_axi4lite/Reg> is being mapped into </zynq_us_ss_0/zynq_us/Data> at <0x80060000 [ 64K ]>
</zynq_us_ss_0/fmch_axi_iic/S_AXI/Reg> is being mapped into </zynq_us_ss_0/zynq_us/Data> at <0x80041000 [ 4K ]>
INFO: [open_example_project] Rebuilding all the top level IPs ...
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m00_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m00_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m01_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m01_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m02_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m02_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m04_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/xbar/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m04_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/xbar/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /audio_ss_0/axi_interconnect/s00_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/xbar/M06_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /audio_ss_0/axi_interconnect/s00_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/xbar/M06_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m05_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/m05_couplers/auto_cc/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m05_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/m05_couplers/auto_cc/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m08_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/m08_couplers/auto_cc/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_us_ss_0/axi_interconnect/m08_couplers/auto_pc/S_AXI(0) and /zynq_us_ss_0/axi_interconnect/m08_couplers/auto_cc/M_AXI(16)
Wrote  : </home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/exdes.bd> 
Wrote  : </home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ui/bd_1328df.ui> 
VHDL Output written to : /home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/synth/exdes.v
VHDL Output written to : /home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/sim/exdes.v
VHDL Output written to : /home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/hdl/exdes_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vid_phy_controller .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcc_const .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_video_axis_reg_slice .
Exporting to file /home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/hw_handoff/exdes_v_hdmi_tx_ss_0.hwh
Generated Block Design Tcl file /home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/hw_handoff/exdes_v_hdmi_tx_ss_0_bd.tcl
Generated Hardware Definition File /home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/synth/exdes_v_hdmi_tx_ss_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_hdmi_tx_ss .
Exporting to file /home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/hw_handoff/exdes_v_hdmi_rx_ss_0.hwh
Generated Block Design Tcl file /home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/hw_handoff/exdes_v_hdmi_rx_ss_0_bd.tcl
Generated Hardware Definition File /home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/exdes_v_hdmi_rx_ss_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_hdmi_rx_ss .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_video_axis_reg_slice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dru_ibufds_gt_odiv2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gt_refclk_buf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcc_const0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_us_ss_0/xlconcat0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] exdes_zynq_us_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_us_ss_0/zynq_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_us_ss_0/fmch_axi_iic .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_us_ss_0/rst_processor_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_us_ss_0/rst_processor_1_300M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_us_ss_0/axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_ss_0/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_ss_0/aud_pat_gen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_ss_0/hdmi_acr_ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_ss_0/axi_interconnect/xbar .
WARNING: [IP_Flow 19-1971] File named "sim/exdes_v_tpg_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tpg_ss_0/v_tpg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tpg_ss_0/axi_gpio .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_auto_cc_1/exdes_auto_cc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_us_ss_0/axi_interconnect/m08_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_auto_pc_6/exdes_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_us_ss_0/axi_interconnect/m08_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_auto_cc_0/exdes_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_us_ss_0/axi_interconnect/m05_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_auto_pc_5/exdes_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_us_ss_0/axi_interconnect/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_auto_pc_4/exdes_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_us_ss_0/axi_interconnect/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_auto_pc_3/exdes_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_us_ss_0/axi_interconnect/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_auto_pc_2/exdes_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_us_ss_0/axi_interconnect/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_auto_pc_1/exdes_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_us_ss_0/axi_interconnect/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_auto_pc_0/exdes_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_ss_0/axi_interconnect/s00_couplers/auto_pc .
Exporting to file /home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/hw_handoff/exdes.hwh
Generated Block Design Tcl file /home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/hw_handoff/exdes_bd.tcl
Generated Hardware Definition File /home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/synth/exdes.hwdef
generate_target: Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 7989.070 ; gain = 0.000 ; free physical = 1559 ; free virtual = 56978
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/exdes.sh'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/xlconstant_v1_1.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/exdes_vcc_const_0.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/xlconstant_v1_1.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/exdes_vcc_const0_0.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/zynq_ultra_ps_e_tlm.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/xilinx_zynqmp.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/xilinx_zynqmp.cpp'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/libps8.so'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/libps8.dll'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/libremoteport.so'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/libremoteport.dll'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/exdes_zynq_us_0.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/exdes_zynq_us_0.cpp'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/psu_init.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/psu_init_gpl.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/psu_init.tcl'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/hls_commands.txt'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/v_tpg_config.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/v_tpg.cpp'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/v_tpg.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xsim/v_tpg_zoneplate.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/exdes.sh'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/xlconstant_v1_1.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/exdes_vcc_const_0.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/xlconstant_v1_1.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/exdes_vcc_const0_0.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/zynq_ultra_ps_e_tlm.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/xilinx_zynqmp.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/xilinx_zynqmp.cpp'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/libps8.so'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/libps8.dll'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/libremoteport.so'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/libremoteport.dll'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/exdes_zynq_us_0.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/exdes_zynq_us_0.cpp'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/psu_init.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/psu_init_gpl.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/psu_init.tcl'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/hls_commands.txt'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/v_tpg_config.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/v_tpg.cpp'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/v_tpg.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/modelsim/v_tpg_zoneplate.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/exdes.sh'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/xlconstant_v1_1.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/exdes_vcc_const_0.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/xlconstant_v1_1.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/exdes_vcc_const0_0.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/zynq_ultra_ps_e_tlm.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/xilinx_zynqmp.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/xilinx_zynqmp.cpp'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/libps8.so'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/libps8.dll'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/libremoteport.so'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/libremoteport.dll'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/exdes_zynq_us_0.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/exdes_zynq_us_0.cpp'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/psu_init.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/psu_init_gpl.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/psu_init.tcl'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/hls_commands.txt'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/v_tpg_config.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/v_tpg.cpp'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/v_tpg.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/questa/v_tpg_zoneplate.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/exdes.sh'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/xlconstant_v1_1.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/exdes_vcc_const_0.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/xlconstant_v1_1.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/exdes_vcc_const0_0.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/zynq_ultra_ps_e_tlm.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/xilinx_zynqmp.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/xilinx_zynqmp.cpp'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/libps8.so'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/libps8.dll'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/libremoteport.so'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/libremoteport.dll'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/exdes_zynq_us_0.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/exdes_zynq_us_0.cpp'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/psu_init.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/psu_init_gpl.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/psu_init.tcl'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/hls_commands.txt'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/v_tpg_config.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/v_tpg.cpp'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/v_tpg.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/ies/v_tpg_zoneplate.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/vcs/exdes.sh'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/vcs/xlconstant_v1_1.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/vcs/exdes_vcc_const_0.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/vcs/xlconstant_v1_1.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/vcs/exdes_vcc_const0_0.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/vcs/zynq_ultra_ps_e_tlm.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/vcs/xilinx_zynqmp.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/vcs/xilinx_zynqmp.cpp'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/vcs/libps8.so'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/vcs/libps8.dll'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/vcs/libremoteport.so'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/vcs/libremoteport.dll'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/vcs/exdes_zynq_us_0.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/vcs/exdes_zynq_us_0.cpp'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/vcs/psu_init.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/vcs/psu_init_gpl.h'
INFO: [SIM-utils-43] Exported '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/vcs/psu_init.tcl'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/riviera/exdes.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/activehdl/exdes.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/vision/Documents/Vivado/2018.2_Projects/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.ip_user_files/sim_scripts/exdes/xcelium/exdes.sh'
export_ip_user_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8238.281 ; gain = 249.211 ; free physical = 1498 ; free virtual = 56973
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 12 11:38:57 2019...
