

================================================================
== Vitis HLS Report for 'au_merge_Pipeline_VITIS_LOOP_157_1'
================================================================
* Date:           Wed Sep  3 20:05:50 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.342 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |    max    | min |     max    |   Type  |
    +---------+------------+----------+-----------+-----+------------+---------+
    |        2|  1073741840|  8.000 ns|  4.295 sec|    2|  1073741840|       no|
    +---------+------------+----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |                    |   Latency (cycles)   | Iteration|  Initiation Interval  |      Trip      |          |
        |      Loop Name     |   min   |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +--------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |- VITIS_LOOP_157_1  |        0|  1073741838|        17|          1|          1|  0 ~ 1073741823|       yes|
        +--------------------+---------+------------+----------+-----------+-----------+----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamA38, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamB39, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln194_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %zext_ln194" [src/spmm_device_fpga.cpp:183]   --->   Operation 23 'read' 'zext_ln194_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_8 = load i16 %i" [src/spmm_device_fpga.cpp:157]   --->   Operation 26 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_cast1 = zext i16 %i_8" [src/spmm_device_fpga.cpp:157]   --->   Operation 27 'zext' 'i_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.83ns)   --->   "%icmp_ln157 = icmp_ult  i30 %i_cast1, i30 %zext_ln194_read" [src/spmm_device_fpga.cpp:157]   --->   Operation 29 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 1073741823, i64 0"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.78ns)   --->   "%add_ln157 = add i16 %i_8, i16 1" [src/spmm_device_fpga.cpp:157]   --->   Operation 31 'add' 'add_ln157' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %if.end19.loopexit52.exitStub, void %for.inc.i.split" [src/spmm_device_fpga.cpp:157]   --->   Operation 32 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln157 = store i16 %add_ln157, i16 %i" [src/spmm_device_fpga.cpp:157]   --->   Operation 33 'store' 'store_ln157' <Predicate = (icmp_ln157)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 34 [1/1] (1.19ns)   --->   "%streamA38_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %streamA38" [src/spmm_device_fpga.cpp:158]   --->   Operation 34 'read' 'streamA38_read' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 61278> <FIFO>
ST_2 : Operation 35 [1/1] (1.19ns)   --->   "%streamB39_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %streamB39" [src/spmm_device_fpga.cpp:158]   --->   Operation 35 'read' 'streamB39_read' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 61278> <FIFO>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln158 = bitcast i32 %streamA38_read" [src/spmm_device_fpga.cpp:158]   --->   Operation 36 'bitcast' 'bitcast_ln158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln158_1 = bitcast i32 %streamB39_read" [src/spmm_device_fpga.cpp:158]   --->   Operation 37 'bitcast' 'bitcast_ln158_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [7/7] (2.34ns)   --->   "%add_i = fadd i32 %bitcast_ln158, i32 %bitcast_ln158_1" [src/spmm_device_fpga.cpp:158]   --->   Operation 38 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 39 [6/7] (2.34ns)   --->   "%add_i = fadd i32 %bitcast_ln158, i32 %bitcast_ln158_1" [src/spmm_device_fpga.cpp:158]   --->   Operation 39 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 40 [5/7] (2.34ns)   --->   "%add_i = fadd i32 %bitcast_ln158, i32 %bitcast_ln158_1" [src/spmm_device_fpga.cpp:158]   --->   Operation 40 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 41 [4/7] (2.34ns)   --->   "%add_i = fadd i32 %bitcast_ln158, i32 %bitcast_ln158_1" [src/spmm_device_fpga.cpp:158]   --->   Operation 41 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 42 [3/7] (2.34ns)   --->   "%add_i = fadd i32 %bitcast_ln158, i32 %bitcast_ln158_1" [src/spmm_device_fpga.cpp:158]   --->   Operation 42 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%i_cast3 = zext i16 %i_8" [src/spmm_device_fpga.cpp:157]   --->   Operation 43 'zext' 'i_cast3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [2/7] (2.34ns)   --->   "%add_i = fadd i32 %bitcast_ln158, i32 %bitcast_ln158_1" [src/spmm_device_fpga.cpp:158]   --->   Operation 44 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%AU0_addr = getelementptr i32 %AU0, i64 0, i64 %i_cast3" [src/spmm_device_fpga.cpp:158]   --->   Operation 45 'getelementptr' 'AU0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [2/2] (1.24ns)   --->   "%AU0_load = load i16 %AU0_addr" [src/spmm_device_fpga.cpp:158]   --->   Operation 46 'load' 'AU0_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 47 [1/7] (2.34ns)   --->   "%add_i = fadd i32 %bitcast_ln158, i32 %bitcast_ln158_1" [src/spmm_device_fpga.cpp:158]   --->   Operation 47 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 48 [1/2] (1.24ns)   --->   "%AU0_load = load i16 %AU0_addr" [src/spmm_device_fpga.cpp:158]   --->   Operation 48 'load' 'AU0_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 49 [7/7] (2.34ns)   --->   "%add2_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:158]   --->   Operation 49 'fadd' 'add2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 50 [6/7] (2.34ns)   --->   "%add2_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:158]   --->   Operation 50 'fadd' 'add2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 51 [5/7] (2.34ns)   --->   "%add2_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:158]   --->   Operation 51 'fadd' 'add2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 52 [4/7] (2.34ns)   --->   "%add2_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:158]   --->   Operation 52 'fadd' 'add2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 53 [3/7] (2.34ns)   --->   "%add2_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:158]   --->   Operation 53 'fadd' 'add2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 54 [2/7] (2.34ns)   --->   "%add2_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:158]   --->   Operation 54 'fadd' 'add2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 55 [1/7] (2.34ns)   --->   "%add2_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:158]   --->   Operation 55 'fadd' 'add2_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (!icmp_ln157)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.24>
ST_17 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/spmm_device_fpga.cpp:157]   --->   Operation 56 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 57 [1/1] (1.24ns)   --->   "%store_ln158 = store i32 %add2_i, i16 %AU0_addr" [src/spmm_device_fpga.cpp:158]   --->   Operation 57 'store' 'store_ln158' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_17 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc.i" [src/spmm_device_fpga.cpp:157]   --->   Operation 58 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln194]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ streamA38]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ streamB39]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AU0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
zext_ln194_read    (read             ) [ 000000000000000000]
store_ln0          (store            ) [ 000000000000000000]
br_ln0             (br               ) [ 000000000000000000]
i_8                (load             ) [ 011111111000000000]
i_cast1            (zext             ) [ 000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000]
icmp_ln157         (icmp             ) [ 011111111111111110]
empty              (speclooptripcount) [ 000000000000000000]
add_ln157          (add              ) [ 000000000000000000]
br_ln157           (br               ) [ 000000000000000000]
store_ln157        (store            ) [ 000000000000000000]
streamA38_read     (read             ) [ 010100000000000000]
streamB39_read     (read             ) [ 010100000000000000]
bitcast_ln158      (bitcast          ) [ 010011111100000000]
bitcast_ln158_1    (bitcast          ) [ 010011111100000000]
i_cast3            (zext             ) [ 000000000000000000]
AU0_addr           (getelementptr    ) [ 010000000111111111]
add_i              (fadd             ) [ 010000000011111110]
AU0_load           (load             ) [ 010000000011111110]
add2_i             (fadd             ) [ 010000000000000001]
specloopname_ln157 (specloopname     ) [ 000000000000000000]
store_ln158        (store            ) [ 000000000000000000]
br_ln157           (br               ) [ 000000000000000000]
ret_ln0            (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln194">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln194"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="streamA38">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamA38"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="streamB39">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamB39"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AU0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AU0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="zext_ln194_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="30" slack="0"/>
<pin id="48" dir="0" index="1" bw="30" slack="0"/>
<pin id="49" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln194_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="streamA38_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="streamA38_read/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="streamB39_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="streamB39_read/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="AU0_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="16" slack="0"/>
<pin id="68" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AU0_addr/8 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="9"/>
<pin id="73" dir="0" index="1" bw="32" slack="1"/>
<pin id="74" dir="0" index="2" bw="0" slack="0"/>
<pin id="76" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="77" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="79" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AU0_load/8 store_ln158/17 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="0" index="1" bw="32" slack="1"/>
<pin id="88" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add2_i/10 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_8_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_cast1_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln157_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="0"/>
<pin id="103" dir="0" index="1" bw="30" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="add_ln157_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln157_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="bitcast_ln158_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln158/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="bitcast_ln158_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln158_1/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_cast3_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="7"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast3/8 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_8_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="7"/>
<pin id="139" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="142" class="1005" name="icmp_ln157_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="15"/>
<pin id="144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="146" class="1005" name="streamA38_read_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="streamA38_read "/>
</bind>
</comp>

<comp id="151" class="1005" name="streamB39_read_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="streamB39_read "/>
</bind>
</comp>

<comp id="156" class="1005" name="bitcast_ln158_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln158 "/>
</bind>
</comp>

<comp id="161" class="1005" name="bitcast_ln158_1_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln158_1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="AU0_addr_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="1"/>
<pin id="168" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="AU0_addr "/>
</bind>
</comp>

<comp id="172" class="1005" name="add_i_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i "/>
</bind>
</comp>

<comp id="177" class="1005" name="AU0_load_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AU0_load "/>
</bind>
</comp>

<comp id="182" class="1005" name="add2_i_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add2_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="20" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="36" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="36" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="30" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="80"><net_src comp="64" pin="3"/><net_sink comp="71" pin=2"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="94" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="46" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="94" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="118" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="125"><net_src comp="122" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="129"><net_src comp="126" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="133"><net_src comp="42" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="136"><net_src comp="130" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="140"><net_src comp="94" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="145"><net_src comp="101" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="52" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="154"><net_src comp="58" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="159"><net_src comp="118" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="164"><net_src comp="122" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="169"><net_src comp="64" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="175"><net_src comp="81" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="180"><net_src comp="71" pin="7"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="185"><net_src comp="85" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="71" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AU0 | {17 }
 - Input state : 
	Port: au_merge_Pipeline_VITIS_LOOP_157_1 : zext_ln194 | {1 }
	Port: au_merge_Pipeline_VITIS_LOOP_157_1 : streamA38 | {2 }
	Port: au_merge_Pipeline_VITIS_LOOP_157_1 : streamB39 | {2 }
	Port: au_merge_Pipeline_VITIS_LOOP_157_1 : AU0 | {8 9 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_8 : 1
		i_cast1 : 2
		icmp_ln157 : 3
		add_ln157 : 2
		br_ln157 : 4
		store_ln157 : 3
	State 2
	State 3
		add_i : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		AU0_addr : 1
		AU0_load : 2
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_81         |    2    |   318   |   198   |
|          |          grp_fu_85         |    2    |   318   |   198   |
|----------|----------------------------|---------|---------|---------|
|    add   |      add_ln157_fu_107      |    0    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln157_fu_101     |    0    |    0    |    19   |
|----------|----------------------------|---------|---------|---------|
|          | zext_ln194_read_read_fu_46 |    0    |    0    |    0    |
|   read   |  streamA38_read_read_fu_52 |    0    |    0    |    0    |
|          |  streamB39_read_read_fu_58 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |        i_cast1_fu_97       |    0    |    0    |    0    |
|          |       i_cast3_fu_126       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    4    |   636   |   438   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    AU0_addr_reg_166   |   16   |
|    AU0_load_reg_177   |   32   |
|     add2_i_reg_182    |   32   |
|     add_i_reg_172     |   32   |
|bitcast_ln158_1_reg_161|   32   |
| bitcast_ln158_reg_156 |   32   |
|      i_8_reg_137      |   16   |
|       i_reg_130       |   16   |
|   icmp_ln157_reg_142  |    1   |
| streamA38_read_reg_146|   32   |
| streamB39_read_reg_151|   32   |
+-----------------------+--------+
|         Total         |   273  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_81    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_81    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||  1.161  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   636  |   438  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   273  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   909  |   465  |
+-----------+--------+--------+--------+--------+
