aag 307 20 41 1 246
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42 417
44 423
46 429
48 435
50 441
52 447
54 453
56 459
58 465
60 471
62 477
64 483
66 489
68 495
70 501
72 507
74 513
76 519
78 525
80 531
82 535
84 539
86 543
88 547
90 551
92 555
94 559
96 563
98 567
100 571
102 575
104 579
106 583
108 587
110 591
112 595
114 599
116 603
118 607
120 611
122 612
615
124 75 80
126 74 81
128 125 127
130 3 5
132 7 9
134 11 13
136 15 17
138 19 21
140 23 25
142 27 29
144 31 33
146 35 37
148 39 41
150 130 132
152 134 136
154 138 140
156 142 144
158 146 148
160 150 152
162 154 156
164 160 162
166 158 164
168 83 85
170 87 89
172 91 93
174 95 97
176 99 101
178 103 105
180 107 109
182 111 113
184 115 117
186 119 121
188 168 170
190 172 174
192 176 178
194 180 182
196 184 186
198 188 190
200 192 194
202 198 200
204 196 202
206 82 129
208 83 128
210 207 209
212 42 84
214 43 85
216 213 215
218 44 86
220 45 87
222 219 221
224 46 88
226 47 89
228 225 227
230 48 90
232 49 91
234 231 233
236 50 92
238 51 93
240 237 239
242 52 94
244 53 95
246 243 245
248 54 96
250 55 97
252 249 251
254 56 98
256 57 99
258 255 257
260 58 100
262 59 101
264 261 263
266 60 102
268 61 103
270 267 269
272 62 104
274 63 105
276 273 275
278 64 106
280 65 107
282 279 281
284 66 108
286 67 109
288 285 287
290 68 110
292 69 111
294 291 293
296 70 112
298 71 113
300 297 299
302 72 114
304 73 115
306 303 305
308 74 116
310 75 117
312 309 311
314 76 118
316 77 119
318 315 317
320 78 120
322 79 121
324 321 323
326 211 217
328 223 229
330 235 241
332 247 253
334 259 265
336 271 277
338 283 289
340 295 301
342 307 313
344 319 325
346 326 328
348 330 332
350 334 336
352 338 340
354 342 344
356 346 348
358 350 352
360 356 358
362 354 360
364 205 362
366 122 364
368 166 366
370 43 128
372 45 47
374 49 51
376 53 55
378 57 59
380 61 63
382 65 67
384 69 71
386 73 75
388 77 79
390 370 372
392 374 376
394 378 380
396 382 384
398 386 388
400 390 392
402 394 396
404 400 402
406 398 404
408 205 406
410 166 365
412 2 167
414 129 166
416 413 415
418 4 167
420 42 166
422 419 421
424 6 167
426 44 166
428 425 427
430 8 167
432 46 166
434 431 433
436 10 167
438 48 166
440 437 439
442 12 167
444 50 166
446 443 445
448 14 167
450 52 166
452 449 451
454 16 167
456 54 166
458 455 457
460 18 167
462 56 166
464 461 463
466 20 167
468 58 166
470 467 469
472 22 167
474 60 166
476 473 475
478 24 167
480 62 166
482 479 481
484 26 167
486 64 166
488 485 487
490 28 167
492 66 166
494 491 493
496 30 167
498 68 166
500 497 499
502 32 167
504 70 166
506 503 505
508 34 167
510 72 166
512 509 511
514 36 167
516 74 166
518 515 517
520 38 167
522 76 166
524 521 523
526 40 167
528 78 166
530 527 529
532 82 166
534 413 533
536 84 166
538 419 537
540 86 166
542 425 541
544 88 166
546 431 545
548 90 166
550 437 549
552 92 166
554 443 553
556 94 166
558 449 557
560 96 166
562 455 561
564 98 166
566 461 565
568 100 166
570 467 569
572 102 166
574 473 573
576 104 166
578 479 577
580 106 166
582 485 581
584 108 166
586 491 585
588 110 166
590 497 589
592 112 166
594 503 593
596 114 166
598 509 597
600 116 166
602 515 601
604 118 166
606 521 605
608 120 166
610 527 609
612 123 410
614 369 409
i0 input_0
i1 input_1
i2 input_2
i3 input_3
i4 input_4
i5 input_5
i6 input_6
i7 input_7
i8 input_8
i9 input_9
i10 input_10
i11 input_11
i12 input_12
i13 input_13
i14 input_14
i15 input_15
i16 input_16
i17 input_17
i18 input_18
i19 input_19
l0 register_bit_0
l1 register_bit_1
l2 register_bit_2
l3 register_bit_3
l4 register_bit_4
l5 register_bit_5
l6 register_bit_6
l7 register_bit_7
l8 register_bit_8
l9 register_bit_9
l10 register_bit_10
l11 register_bit_11
l12 register_bit_12
l13 register_bit_13
l14 register_bit_14
l15 register_bit_15
l16 register_bit_16
l17 register_bit_17
l18 register_bit_18
l19 register_bit_19
l20 copy_bit_0
l21 copy_bit_1
l22 copy_bit_2
l23 copy_bit_3
l24 copy_bit_4
l25 copy_bit_5
l26 copy_bit_6
l27 copy_bit_7
l28 copy_bit_8
l29 copy_bit_9
l30 copy_bit_10
l31 copy_bit_11
l32 copy_bit_12
l33 copy_bit_13
l34 copy_bit_14
l35 copy_bit_15
l36 copy_bit_16
l37 copy_bit_17
l38 copy_bit_18
l39 copy_bit_19
l40 counter_bit_0
o0 bad_state_detector
c
--------------------------------------------------------------------------------
This circuit computes the period (modulo 2) of a Fibonacci linear feedback shift
register with 20 bits and taps 0x90000, corresponding to the feedback polynomial
x^20 + x^17 + 1 with period 1,048,575.
---
The circuit has 20 input bits. If any of them are set, the computation is
(re)started: the value of the input bits is copied into the 20-bit LFSR and into
a second 20-bit register that acts as an immutable copy of the initial value.
Otherwise, the register performs its regular operation and increments the period
(modulo 2) in each step. Once the register value reaches the initial value,
which is stored in the second register, the period is reset to zero. Setting any
input to one starts a new computation.
---
The output bit is set if one of the following conditions is true, neither of
which is possible:
* the register value becomes zero during its regular operation, or
* the register value reaches the initial value again, but the period is even.
--------------------------------------------------------------------------------
This file is part of https://github.com/tniessen/aiger-safety-properties.
---
The output variable is UNSATISFIABLE.
