# CommentsOnSV
some comments to help people better understand SystemVerilog

# Content
1.comments on SystemVerilog standard <br />

2.list the differences between SystemVerilog standard and EDA tools

# What can you do?
1.add your comments and questions <br />

2.donate, your donation will be used to buy cloud host to run the EDA tools
