library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library grlib;
use grlib.amba.all;
use grlib.stdlib.all;
use grlib.devices.all;
library gaisler;
use gaisler.misc.all;
library UNISIM;
use UNISIM.VComponents.all;

-- ENTITY FOR THE STATE MACHINE
ENTITY state_machine IS
  PORT(
    
-- clock and reset
    clkm : in std_logic;
    rstn : in std_logic;
    
-- AHB Master records --------------
    dmai : out ahb_dma_in_type;
    dmao : in ahb_dma_out_type;
    
-- ARM Cortex-M0 AHB-Lite signals -- 
    HADDR : in std_logic_vector (31 downto 0); -- AHB transaction address
    HSIZE : in std_logic_vector (2 downto 0); -- AHB size: byte, half-word or word
    HTRANS : in std_logic_vector (1 downto 0); -- AHB transfer: non-sequential only
    HWDATA : in std_logic_vector (31 downto 0); -- AHB write-data
    HWRITE : in std_logic; -- AHB write control
    HREADY : out std_logic -- AHB stall signal
    
  );
END state_machine;

-- ARCHITECTURE FOR THE STATE MACHINE
ARCHITECTURE behavioral OF state_machine IS
  
  TYPE state_type IS (IDLE, ADDRESS, DATA);
  SIGNAL currentState, nextState: state_type;

BEGIN
  
  --dmai signals connected directly from the CortexM0
  dmai.address <= HADDR;
  dmai.size <= HSIZE;
  dmai.wdata <= HWDATA;
  dmai.write <= HWRITE;
  
  -- dmai signals connected to the ground/not connected
  dmai.busy <= '0';
  dmai.irq <= '0';
  dmai.burst <= '0';
    
  next_state_logic: PROCESS(currentState, HTRANS, dmao.ready)
  BEGIN
  CASE currentState IS 
      WHEN IDLE =>        
        IF (HTRANS = "10") THEN
          nextState <= ADDRESS;
        ELSE
          nextState <= IDLE;
        END IF;
        
      WHEN ADDRESS =>
        nextState <= DATA;
        
      WHEN DATA =>
        IF dmao.ready = '1' THEN
          nextState <= IDLE;
        ELSE
          nextState <= DATA;
        END IF;
        
      WHEN OTHERS => 
        nextState <= IDLE;
    END CASE;
  END PROCESS;
  
  output_logic: PROCESS(currentState, HTRANS, dmao.ready)
  BEGIN

    CASE currentState IS 
         
      WHEN IDLE =>
        HREADY <= '1';
        dmai.start <= '0';
        
        IF(HTRANS = "10") THEN dmai.start <= '1';
        ELSE dmai.start <= '0';
        END IF;
        
      WHEN ADDRESS =>
        HREADY <= '0';
        dmai.start <= '0';
        
      WHEN DATA =>
        dmai.start <= '0';
        
        IF dmao.ready = '1' THEN HREADY <= '1';
        ELSE HREADY <= '0';
        END IF;
        
      WHEN OTHERS => 
        HREADY <= '1';
        dmai.start <= '0';
    
    END CASE;
    
  END PROCESS;

  stateReg: PROCESS(rstn,clkm)
  BEGIN
    IF rstn = '0'  THEN
      currentState <= IDLE;
    ELSIF rising_edge(clkm) THEN
      currentState <= nextState;
    END IF;
  END PROCESS;
  
END behavioral;
