

================================================================
== Vitis HLS Report for 'insert'
================================================================
* Date:           Sun Nov 12 20:22:04 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        final_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.812 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  80.004 ns|  80.004 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 2, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.12>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%key_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %key" [Server/LZW_new.cpp:158]   --->   Operation 14 'read' 'key_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i20 %key_read" [Server/LZW_new.cpp:158]   --->   Operation 15 'trunc' 'trunc_ln158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln158_1 = trunc i20 %key_read" [Server/LZW_new.cpp:158]   --->   Operation 16 'trunc' 'trunc_ln158_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i5.i1.i3.i1, i1 %trunc_ln158_1, i5 0, i1 %trunc_ln158_1, i3 0, i1 %trunc_ln158_1" [Server/LZW_new.cpp:25]   --->   Operation 17 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i11 %or_ln" [Server/LZW_new.cpp:23]   --->   Operation 18 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 1" [Server/LZW_new.cpp:23]   --->   Operation 19 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i1 %tmp" [Server/LZW_new.cpp:23]   --->   Operation 20 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.94ns)   --->   "%add_ln23 = add i12 %zext_ln23_1, i12 %zext_ln23" [Server/LZW_new.cpp:23]   --->   Operation 21 'add' 'add_ln23' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i12 %add_ln23" [Server/LZW_new.cpp:24]   --->   Operation 22 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %add_ln23, i10 0" [Server/LZW_new.cpp:24]   --->   Operation 23 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.08ns)   --->   "%add_ln24 = add i22 %shl_ln, i22 %zext_ln24" [Server/LZW_new.cpp:24]   --->   Operation 24 'add' 'add_ln24' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_1)   --->   "%lshr_ln = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln24, i32 6, i32 21" [Server/LZW_new.cpp:25]   --->   Operation 25 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_1)   --->   "%zext_ln25 = zext i16 %lshr_ln" [Server/LZW_new.cpp:25]   --->   Operation 26 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_1)   --->   "%xor_ln25 = xor i22 %zext_ln25, i22 %add_ln24" [Server/LZW_new.cpp:25]   --->   Operation 27 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_1)   --->   "%zext_ln23_2 = zext i22 %xor_ln25" [Server/LZW_new.cpp:23]   --->   Operation 28 'zext' 'zext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 2" [Server/LZW_new.cpp:23]   --->   Operation 29 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_1)   --->   "%zext_ln23_3 = zext i1 %tmp_1" [Server/LZW_new.cpp:23]   --->   Operation 30 'zext' 'zext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln23_1 = add i23 %zext_ln23_3, i23 %zext_ln23_2" [Server/LZW_new.cpp:23]   --->   Operation 31 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i23 %add_ln23_1" [Server/LZW_new.cpp:24]   --->   Operation 32 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln24_17 = trunc i23 %add_ln23_1" [Server/LZW_new.cpp:24]   --->   Operation 33 'trunc' 'trunc_ln24_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i23 %add_ln23_1" [Server/LZW_new.cpp:25]   --->   Operation 34 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln25_2 = trunc i23 %add_ln23_1" [Server/LZW_new.cpp:25]   --->   Operation 35 'trunc' 'trunc_ln25_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_2, i10 0" [Server/LZW_new.cpp:25]   --->   Operation 36 'bitconcatenate' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 3" [Server/LZW_new.cpp:23]   --->   Operation 37 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%add_ln23_19 = add i15 %trunc_ln25_1, i15 %trunc_ln25" [Server/LZW_new.cpp:23]   --->   Operation 38 'add' 'add_ln23_19' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 4" [Server/LZW_new.cpp:23]   --->   Operation 39 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 5" [Server/LZW_new.cpp:23]   --->   Operation 40 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 6" [Server/LZW_new.cpp:23]   --->   Operation 41 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 7" [Server/LZW_new.cpp:23]   --->   Operation 42 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 8" [Server/LZW_new.cpp:23]   --->   Operation 43 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = partselect i9 @_ssdm_op_PartSelect.i9.i20.i32.i32, i20 %key_read, i32 9, i32 17" [Server/LZW_new.cpp:23]   --->   Operation 44 'partselect' 'trunc_ln23_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 9" [Server/LZW_new.cpp:23]   --->   Operation 45 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 10" [Server/LZW_new.cpp:23]   --->   Operation 46 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 11" [Server/LZW_new.cpp:23]   --->   Operation 47 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 12" [Server/LZW_new.cpp:23]   --->   Operation 48 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 13" [Server/LZW_new.cpp:23]   --->   Operation 49 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 14" [Server/LZW_new.cpp:23]   --->   Operation 50 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 15" [Server/LZW_new.cpp:23]   --->   Operation 51 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 16" [Server/LZW_new.cpp:23]   --->   Operation 52 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 17" [Server/LZW_new.cpp:23]   --->   Operation 53 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 18" [Server/LZW_new.cpp:23]   --->   Operation 54 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %key_read, i32 19" [Server/LZW_new.cpp:23]   --->   Operation 55 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.81>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%value_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %value_r" [Server/LZW_new.cpp:158]   --->   Operation 56 'read' 'value_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%mem_fill_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mem_fill_read" [Server/LZW_new.cpp:158]   --->   Operation 57 'read' 'mem_fill_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%mem_fill_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mem_fill_read_5" [Server/LZW_new.cpp:158]   --->   Operation 58 'read' 'mem_fill_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i23 %add_ln23_1" [Server/LZW_new.cpp:24]   --->   Operation 59 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln24_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln24, i10 0" [Server/LZW_new.cpp:24]   --->   Operation 60 'bitconcatenate' 'shl_ln24_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i23 %add_ln23_1" [Server/LZW_new.cpp:24]   --->   Operation 61 'zext' 'zext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_17, i10 0" [Server/LZW_new.cpp:24]   --->   Operation 62 'bitconcatenate' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.20ns)   --->   "%add_ln24_1 = add i32 %shl_ln24_1, i32 %zext_ln24_1" [Server/LZW_new.cpp:24]   --->   Operation 63 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%lshr_ln25_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_1, i32 6, i32 31" [Server/LZW_new.cpp:25]   --->   Operation 64 'partselect' 'lshr_ln25_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_2)   --->   "%zext_ln25_1 = zext i26 %lshr_ln25_1" [Server/LZW_new.cpp:25]   --->   Operation 65 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.13ns)   --->   "%add_ln25 = add i26 %trunc_ln1, i26 %zext_ln24_2" [Server/LZW_new.cpp:25]   --->   Operation 66 'add' 'add_ln25' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_2)   --->   "%xor_ln25_1 = xor i32 %zext_ln25_1, i32 %add_ln24_1" [Server/LZW_new.cpp:25]   --->   Operation 67 'xor' 'xor_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_2)   --->   "%zext_ln23_4 = zext i1 %tmp_2" [Server/LZW_new.cpp:23]   --->   Operation 68 'zext' 'zext_ln23_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln23_3 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_1, i32 6, i32 20" [Server/LZW_new.cpp:23]   --->   Operation 69 'partselect' 'trunc_ln23_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.33ns)   --->   "%xor_ln23 = xor i26 %lshr_ln25_1, i26 %add_ln25" [Server/LZW_new.cpp:23]   --->   Operation 70 'xor' 'xor_ln23' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i1 %tmp_2" [Server/LZW_new.cpp:23]   --->   Operation 71 'zext' 'zext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln23_2 = add i32 %zext_ln23_4, i32 %xor_ln25_1" [Server/LZW_new.cpp:23]   --->   Operation 72 'add' 'add_ln23_2' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_2)   --->   "%shl_ln24 = shl i32 %add_ln23_2, i32 10" [Server/LZW_new.cpp:24]   --->   Operation 73 'shl' 'shl_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.42ns)   --->   "%xor_ln24 = xor i15 %trunc_ln23_3, i15 %add_ln23_19" [Server/LZW_new.cpp:24]   --->   Operation 74 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i1 %tmp_2" [Server/LZW_new.cpp:24]   --->   Operation 75 'zext' 'zext_ln24_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_19 = add i26 %zext_ln23_5, i26 %xor_ln23" [Server/LZW_new.cpp:24]   --->   Operation 76 'add' 'add_ln24_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln24_18 = trunc i32 %add_ln23_2" [Server/LZW_new.cpp:24]   --->   Operation 77 'trunc' 'trunc_ln24_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_18, i10 0" [Server/LZW_new.cpp:24]   --->   Operation 78 'bitconcatenate' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln24_2 = add i32 %shl_ln24, i32 %add_ln23_2" [Server/LZW_new.cpp:24]   --->   Operation 79 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%lshr_ln25_2 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_2, i32 6, i32 31" [Server/LZW_new.cpp:25]   --->   Operation 80 'partselect' 'lshr_ln25_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_3)   --->   "%zext_ln25_2 = zext i26 %lshr_ln25_2" [Server/LZW_new.cpp:25]   --->   Operation 81 'zext' 'zext_ln25_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_1 = add i15 %zext_ln24_3, i15 %xor_ln24" [Server/LZW_new.cpp:25]   --->   Operation 82 'add' 'add_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln25_4 = trunc i32 %add_ln23_2" [Server/LZW_new.cpp:25]   --->   Operation 83 'trunc' 'trunc_ln25_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln25_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_4, i10 0" [Server/LZW_new.cpp:25]   --->   Operation 84 'bitconcatenate' 'trunc_ln25_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln25_2 = add i26 %trunc_ln24_1, i26 %add_ln24_19" [Server/LZW_new.cpp:25]   --->   Operation 85 'add' 'add_ln25_2' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_3)   --->   "%xor_ln25_2 = xor i32 %zext_ln25_2, i32 %add_ln24_2" [Server/LZW_new.cpp:25]   --->   Operation 86 'xor' 'xor_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_3)   --->   "%zext_ln23_6 = zext i1 %tmp_3" [Server/LZW_new.cpp:23]   --->   Operation 87 'zext' 'zext_ln23_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln23_20 = add i15 %trunc_ln25_3, i15 %add_ln25_1" [Server/LZW_new.cpp:23]   --->   Operation 88 'add' 'add_ln23_20' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln23_5 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_2, i32 6, i32 20" [Server/LZW_new.cpp:23]   --->   Operation 89 'partselect' 'trunc_ln23_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.33ns)   --->   "%xor_ln23_1 = xor i26 %lshr_ln25_2, i26 %add_ln25_2" [Server/LZW_new.cpp:23]   --->   Operation 90 'xor' 'xor_ln23_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln23_3 = add i32 %zext_ln23_6, i32 %xor_ln25_2" [Server/LZW_new.cpp:23]   --->   Operation 91 'add' 'add_ln23_3' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.42ns)   --->   "%xor_ln24_1 = xor i15 %trunc_ln23_5, i15 %add_ln23_20" [Server/LZW_new.cpp:24]   --->   Operation 92 'xor' 'xor_ln24_1' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln24_19 = trunc i32 %add_ln23_3" [Server/LZW_new.cpp:24]   --->   Operation 93 'trunc' 'trunc_ln24_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln25_6 = trunc i32 %add_ln23_3" [Server/LZW_new.cpp:25]   --->   Operation 94 'trunc' 'trunc_ln25_6' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.81>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i1 %tmp_3" [Server/LZW_new.cpp:23]   --->   Operation 95 'zext' 'zext_ln23_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_3)   --->   "%shl_ln24_2 = shl i32 %add_ln23_3, i32 10" [Server/LZW_new.cpp:24]   --->   Operation 96 'shl' 'shl_ln24_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i1 %tmp_3" [Server/LZW_new.cpp:24]   --->   Operation 97 'zext' 'zext_ln24_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_20 = add i26 %zext_ln23_7, i26 %xor_ln23_1" [Server/LZW_new.cpp:24]   --->   Operation 98 'add' 'add_ln24_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln24_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_19, i10 0" [Server/LZW_new.cpp:24]   --->   Operation 99 'bitconcatenate' 'trunc_ln24_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln24_3 = add i32 %shl_ln24_2, i32 %add_ln23_3" [Server/LZW_new.cpp:24]   --->   Operation 100 'add' 'add_ln24_3' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%lshr_ln25_3 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_3, i32 6, i32 31" [Server/LZW_new.cpp:25]   --->   Operation 101 'partselect' 'lshr_ln25_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_4)   --->   "%zext_ln25_3 = zext i26 %lshr_ln25_3" [Server/LZW_new.cpp:25]   --->   Operation 102 'zext' 'zext_ln25_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_3 = add i15 %zext_ln24_4, i15 %xor_ln24_1" [Server/LZW_new.cpp:25]   --->   Operation 103 'add' 'add_ln25_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln25_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_6, i10 0" [Server/LZW_new.cpp:25]   --->   Operation 104 'bitconcatenate' 'trunc_ln25_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln25_4 = add i26 %trunc_ln24_2, i26 %add_ln24_20" [Server/LZW_new.cpp:25]   --->   Operation 105 'add' 'add_ln25_4' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_4)   --->   "%xor_ln25_3 = xor i32 %zext_ln25_3, i32 %add_ln24_3" [Server/LZW_new.cpp:25]   --->   Operation 106 'xor' 'xor_ln25_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_4)   --->   "%zext_ln23_8 = zext i1 %tmp_4" [Server/LZW_new.cpp:23]   --->   Operation 107 'zext' 'zext_ln23_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln23_21 = add i15 %trunc_ln25_5, i15 %add_ln25_3" [Server/LZW_new.cpp:23]   --->   Operation 108 'add' 'add_ln23_21' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln23_7 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_3, i32 6, i32 20" [Server/LZW_new.cpp:23]   --->   Operation 109 'partselect' 'trunc_ln23_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.33ns)   --->   "%xor_ln23_2 = xor i26 %lshr_ln25_3, i26 %add_ln25_4" [Server/LZW_new.cpp:23]   --->   Operation 110 'xor' 'xor_ln23_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i1 %tmp_4" [Server/LZW_new.cpp:23]   --->   Operation 111 'zext' 'zext_ln23_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln23_4 = add i32 %zext_ln23_8, i32 %xor_ln25_3" [Server/LZW_new.cpp:23]   --->   Operation 112 'add' 'add_ln23_4' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_4)   --->   "%shl_ln24_3 = shl i32 %add_ln23_4, i32 10" [Server/LZW_new.cpp:24]   --->   Operation 113 'shl' 'shl_ln24_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.42ns)   --->   "%xor_ln24_2 = xor i15 %trunc_ln23_7, i15 %add_ln23_21" [Server/LZW_new.cpp:24]   --->   Operation 114 'xor' 'xor_ln24_2' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i1 %tmp_4" [Server/LZW_new.cpp:24]   --->   Operation 115 'zext' 'zext_ln24_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_21 = add i26 %zext_ln23_9, i26 %xor_ln23_2" [Server/LZW_new.cpp:24]   --->   Operation 116 'add' 'add_ln24_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln24_20 = trunc i32 %add_ln23_4" [Server/LZW_new.cpp:24]   --->   Operation 117 'trunc' 'trunc_ln24_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln24_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_20, i10 0" [Server/LZW_new.cpp:24]   --->   Operation 118 'bitconcatenate' 'trunc_ln24_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln24_4 = add i32 %shl_ln24_3, i32 %add_ln23_4" [Server/LZW_new.cpp:24]   --->   Operation 119 'add' 'add_ln24_4' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%lshr_ln25_4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_4, i32 6, i32 31" [Server/LZW_new.cpp:25]   --->   Operation 120 'partselect' 'lshr_ln25_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_5)   --->   "%zext_ln25_4 = zext i26 %lshr_ln25_4" [Server/LZW_new.cpp:25]   --->   Operation 121 'zext' 'zext_ln25_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_5 = add i15 %zext_ln24_5, i15 %xor_ln24_2" [Server/LZW_new.cpp:25]   --->   Operation 122 'add' 'add_ln25_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln25_8 = trunc i32 %add_ln23_4" [Server/LZW_new.cpp:25]   --->   Operation 123 'trunc' 'trunc_ln25_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln25_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_8, i10 0" [Server/LZW_new.cpp:25]   --->   Operation 124 'bitconcatenate' 'trunc_ln25_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln25_6 = add i26 %trunc_ln24_3, i26 %add_ln24_21" [Server/LZW_new.cpp:25]   --->   Operation 125 'add' 'add_ln25_6' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_5)   --->   "%xor_ln25_4 = xor i32 %zext_ln25_4, i32 %add_ln24_4" [Server/LZW_new.cpp:25]   --->   Operation 126 'xor' 'xor_ln25_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_5)   --->   "%zext_ln23_10 = zext i1 %tmp_5" [Server/LZW_new.cpp:23]   --->   Operation 127 'zext' 'zext_ln23_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln23_22 = add i15 %trunc_ln25_7, i15 %add_ln25_5" [Server/LZW_new.cpp:23]   --->   Operation 128 'add' 'add_ln23_22' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln23_9 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_4, i32 6, i32 20" [Server/LZW_new.cpp:23]   --->   Operation 129 'partselect' 'trunc_ln23_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.33ns)   --->   "%xor_ln23_3 = xor i26 %lshr_ln25_4, i26 %add_ln25_6" [Server/LZW_new.cpp:23]   --->   Operation 130 'xor' 'xor_ln23_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln23_5 = add i32 %zext_ln23_10, i32 %xor_ln25_4" [Server/LZW_new.cpp:23]   --->   Operation 131 'add' 'add_ln23_5' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.42ns)   --->   "%xor_ln24_3 = xor i15 %trunc_ln23_9, i15 %add_ln23_22" [Server/LZW_new.cpp:24]   --->   Operation 132 'xor' 'xor_ln24_3' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln24_21 = trunc i32 %add_ln23_5" [Server/LZW_new.cpp:24]   --->   Operation 133 'trunc' 'trunc_ln24_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln25_11 = trunc i32 %add_ln23_5" [Server/LZW_new.cpp:25]   --->   Operation 134 'trunc' 'trunc_ln25_11' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.81>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln23_11 = zext i1 %tmp_5" [Server/LZW_new.cpp:23]   --->   Operation 135 'zext' 'zext_ln23_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%shl_ln24_4 = shl i32 %add_ln23_5, i32 10" [Server/LZW_new.cpp:24]   --->   Operation 136 'shl' 'shl_ln24_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln24_6 = zext i1 %tmp_5" [Server/LZW_new.cpp:24]   --->   Operation 137 'zext' 'zext_ln24_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_22 = add i26 %zext_ln23_11, i26 %xor_ln23_3" [Server/LZW_new.cpp:24]   --->   Operation 138 'add' 'add_ln24_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln24_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_21, i10 0" [Server/LZW_new.cpp:24]   --->   Operation 139 'bitconcatenate' 'trunc_ln24_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln24_5 = add i32 %shl_ln24_4, i32 %add_ln23_5" [Server/LZW_new.cpp:24]   --->   Operation 140 'add' 'add_ln24_5' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%lshr_ln25_5 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_5, i32 6, i32 31" [Server/LZW_new.cpp:25]   --->   Operation 141 'partselect' 'lshr_ln25_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_6)   --->   "%zext_ln25_5 = zext i26 %lshr_ln25_5" [Server/LZW_new.cpp:25]   --->   Operation 142 'zext' 'zext_ln25_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_7 = add i15 %zext_ln24_6, i15 %xor_ln24_3" [Server/LZW_new.cpp:25]   --->   Operation 143 'add' 'add_ln25_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln25_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_11, i10 0" [Server/LZW_new.cpp:25]   --->   Operation 144 'bitconcatenate' 'trunc_ln25_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln25_8 = add i26 %trunc_ln24_4, i26 %add_ln24_22" [Server/LZW_new.cpp:25]   --->   Operation 145 'add' 'add_ln25_8' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_6)   --->   "%xor_ln25_5 = xor i32 %zext_ln25_5, i32 %add_ln24_5" [Server/LZW_new.cpp:25]   --->   Operation 146 'xor' 'xor_ln25_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_6)   --->   "%zext_ln23_12 = zext i1 %tmp_6" [Server/LZW_new.cpp:23]   --->   Operation 147 'zext' 'zext_ln23_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln23_23 = add i15 %trunc_ln25_9, i15 %add_ln25_7" [Server/LZW_new.cpp:23]   --->   Operation 148 'add' 'add_ln23_23' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln23_s = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_5, i32 6, i32 20" [Server/LZW_new.cpp:23]   --->   Operation 149 'partselect' 'trunc_ln23_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.33ns)   --->   "%xor_ln23_4 = xor i26 %lshr_ln25_5, i26 %add_ln25_8" [Server/LZW_new.cpp:23]   --->   Operation 150 'xor' 'xor_ln23_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln23_13 = zext i1 %tmp_6" [Server/LZW_new.cpp:23]   --->   Operation 151 'zext' 'zext_ln23_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln23_6 = add i32 %zext_ln23_12, i32 %xor_ln25_5" [Server/LZW_new.cpp:23]   --->   Operation 152 'add' 'add_ln23_6' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_6)   --->   "%shl_ln24_5 = shl i32 %add_ln23_6, i32 10" [Server/LZW_new.cpp:24]   --->   Operation 153 'shl' 'shl_ln24_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.42ns)   --->   "%xor_ln24_4 = xor i15 %trunc_ln23_s, i15 %add_ln23_23" [Server/LZW_new.cpp:24]   --->   Operation 154 'xor' 'xor_ln24_4' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln24_7 = zext i1 %tmp_6" [Server/LZW_new.cpp:24]   --->   Operation 155 'zext' 'zext_ln24_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_23 = add i26 %zext_ln23_13, i26 %xor_ln23_4" [Server/LZW_new.cpp:24]   --->   Operation 156 'add' 'add_ln24_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln24_22 = trunc i32 %add_ln23_6" [Server/LZW_new.cpp:24]   --->   Operation 157 'trunc' 'trunc_ln24_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln24_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_22, i10 0" [Server/LZW_new.cpp:24]   --->   Operation 158 'bitconcatenate' 'trunc_ln24_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln24_6 = add i32 %shl_ln24_5, i32 %add_ln23_6" [Server/LZW_new.cpp:24]   --->   Operation 159 'add' 'add_ln24_6' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%lshr_ln25_6 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_6, i32 6, i32 31" [Server/LZW_new.cpp:25]   --->   Operation 160 'partselect' 'lshr_ln25_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_7)   --->   "%zext_ln25_6 = zext i26 %lshr_ln25_6" [Server/LZW_new.cpp:25]   --->   Operation 161 'zext' 'zext_ln25_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_9 = add i15 %zext_ln24_7, i15 %xor_ln24_4" [Server/LZW_new.cpp:25]   --->   Operation 162 'add' 'add_ln25_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln25_13 = trunc i32 %add_ln23_6" [Server/LZW_new.cpp:25]   --->   Operation 163 'trunc' 'trunc_ln25_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln25_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_13, i10 0" [Server/LZW_new.cpp:25]   --->   Operation 164 'bitconcatenate' 'trunc_ln25_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln25_10 = add i26 %trunc_ln24_5, i26 %add_ln24_23" [Server/LZW_new.cpp:25]   --->   Operation 165 'add' 'add_ln25_10' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_7)   --->   "%xor_ln25_6 = xor i32 %zext_ln25_6, i32 %add_ln24_6" [Server/LZW_new.cpp:25]   --->   Operation 166 'xor' 'xor_ln25_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_7)   --->   "%zext_ln23_14 = zext i1 %tmp_7" [Server/LZW_new.cpp:23]   --->   Operation 167 'zext' 'zext_ln23_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln23_24 = add i15 %trunc_ln25_s, i15 %add_ln25_9" [Server/LZW_new.cpp:23]   --->   Operation 168 'add' 'add_ln23_24' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_6, i32 6, i32 20" [Server/LZW_new.cpp:23]   --->   Operation 169 'partselect' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.33ns)   --->   "%xor_ln23_5 = xor i26 %lshr_ln25_6, i26 %add_ln25_10" [Server/LZW_new.cpp:23]   --->   Operation 170 'xor' 'xor_ln23_5' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln23_7 = add i32 %zext_ln23_14, i32 %xor_ln25_6" [Server/LZW_new.cpp:23]   --->   Operation 171 'add' 'add_ln23_7' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.42ns)   --->   "%xor_ln24_5 = xor i15 %trunc_ln23_1, i15 %add_ln23_24" [Server/LZW_new.cpp:24]   --->   Operation 172 'xor' 'xor_ln24_5' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln24_23 = trunc i32 %add_ln23_7" [Server/LZW_new.cpp:24]   --->   Operation 173 'trunc' 'trunc_ln24_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln25_15 = trunc i32 %add_ln23_7" [Server/LZW_new.cpp:25]   --->   Operation 174 'trunc' 'trunc_ln25_15' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.81>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln23_15 = zext i1 %tmp_7" [Server/LZW_new.cpp:23]   --->   Operation 175 'zext' 'zext_ln23_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_7)   --->   "%shl_ln24_6 = shl i32 %add_ln23_7, i32 10" [Server/LZW_new.cpp:24]   --->   Operation 176 'shl' 'shl_ln24_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln24_8 = zext i1 %tmp_7" [Server/LZW_new.cpp:24]   --->   Operation 177 'zext' 'zext_ln24_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_24 = add i26 %zext_ln23_15, i26 %xor_ln23_5" [Server/LZW_new.cpp:24]   --->   Operation 178 'add' 'add_ln24_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln24_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_23, i10 0" [Server/LZW_new.cpp:24]   --->   Operation 179 'bitconcatenate' 'trunc_ln24_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln24_7 = add i32 %shl_ln24_6, i32 %add_ln23_7" [Server/LZW_new.cpp:24]   --->   Operation 180 'add' 'add_ln24_7' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%lshr_ln25_7 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_7, i32 6, i32 31" [Server/LZW_new.cpp:25]   --->   Operation 181 'partselect' 'lshr_ln25_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_8)   --->   "%zext_ln25_7 = zext i26 %lshr_ln25_7" [Server/LZW_new.cpp:25]   --->   Operation 182 'zext' 'zext_ln25_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_11 = add i15 %zext_ln24_8, i15 %xor_ln24_5" [Server/LZW_new.cpp:25]   --->   Operation 183 'add' 'add_ln25_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln25_10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_15, i10 0" [Server/LZW_new.cpp:25]   --->   Operation 184 'bitconcatenate' 'trunc_ln25_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln25_12 = add i26 %trunc_ln24_6, i26 %add_ln24_24" [Server/LZW_new.cpp:25]   --->   Operation 185 'add' 'add_ln25_12' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_8)   --->   "%xor_ln25_7 = xor i32 %zext_ln25_7, i32 %add_ln24_7" [Server/LZW_new.cpp:25]   --->   Operation 186 'xor' 'xor_ln25_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_8)   --->   "%zext_ln23_16 = zext i1 %tmp_8" [Server/LZW_new.cpp:23]   --->   Operation 187 'zext' 'zext_ln23_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln23_25 = add i15 %trunc_ln25_10, i15 %add_ln25_11" [Server/LZW_new.cpp:23]   --->   Operation 188 'add' 'add_ln23_25' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln23_4 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_7, i32 6, i32 20" [Server/LZW_new.cpp:23]   --->   Operation 189 'partselect' 'trunc_ln23_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.33ns)   --->   "%xor_ln23_6 = xor i26 %lshr_ln25_7, i26 %add_ln25_12" [Server/LZW_new.cpp:23]   --->   Operation 190 'xor' 'xor_ln23_6' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln23_17 = zext i1 %tmp_8" [Server/LZW_new.cpp:23]   --->   Operation 191 'zext' 'zext_ln23_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln23_8 = add i32 %zext_ln23_16, i32 %xor_ln25_7" [Server/LZW_new.cpp:23]   --->   Operation 192 'add' 'add_ln23_8' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_8)   --->   "%shl_ln24_7 = shl i32 %add_ln23_8, i32 10" [Server/LZW_new.cpp:24]   --->   Operation 193 'shl' 'shl_ln24_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.42ns)   --->   "%xor_ln24_6 = xor i15 %trunc_ln23_4, i15 %add_ln23_25" [Server/LZW_new.cpp:24]   --->   Operation 194 'xor' 'xor_ln24_6' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln24_9 = zext i1 %tmp_8" [Server/LZW_new.cpp:24]   --->   Operation 195 'zext' 'zext_ln24_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_25 = add i26 %zext_ln23_17, i26 %xor_ln23_6" [Server/LZW_new.cpp:24]   --->   Operation 196 'add' 'add_ln24_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln24_24 = trunc i32 %add_ln23_8" [Server/LZW_new.cpp:24]   --->   Operation 197 'trunc' 'trunc_ln24_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln24_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_24, i10 0" [Server/LZW_new.cpp:24]   --->   Operation 198 'bitconcatenate' 'trunc_ln24_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln24_8 = add i32 %shl_ln24_7, i32 %add_ln23_8" [Server/LZW_new.cpp:24]   --->   Operation 199 'add' 'add_ln24_8' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%lshr_ln25_8 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_8, i32 6, i32 31" [Server/LZW_new.cpp:25]   --->   Operation 200 'partselect' 'lshr_ln25_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_9)   --->   "%zext_ln25_8 = zext i26 %lshr_ln25_8" [Server/LZW_new.cpp:25]   --->   Operation 201 'zext' 'zext_ln25_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_13 = add i15 %zext_ln24_9, i15 %xor_ln24_6" [Server/LZW_new.cpp:25]   --->   Operation 202 'add' 'add_ln25_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln25_17 = trunc i32 %add_ln23_8" [Server/LZW_new.cpp:25]   --->   Operation 203 'trunc' 'trunc_ln25_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln25_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_17, i10 0" [Server/LZW_new.cpp:25]   --->   Operation 204 'bitconcatenate' 'trunc_ln25_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln25_14 = add i26 %trunc_ln24_7, i26 %add_ln24_25" [Server/LZW_new.cpp:25]   --->   Operation 205 'add' 'add_ln25_14' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_9)   --->   "%xor_ln25_8 = xor i32 %zext_ln25_8, i32 %add_ln24_8" [Server/LZW_new.cpp:25]   --->   Operation 206 'xor' 'xor_ln25_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_9)   --->   "%zext_ln23_18 = zext i1 %tmp_9" [Server/LZW_new.cpp:23]   --->   Operation 207 'zext' 'zext_ln23_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln23_26 = add i15 %trunc_ln25_12, i15 %add_ln25_13" [Server/LZW_new.cpp:23]   --->   Operation 208 'add' 'add_ln23_26' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln23_6 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_8, i32 6, i32 20" [Server/LZW_new.cpp:23]   --->   Operation 209 'partselect' 'trunc_ln23_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.33ns)   --->   "%xor_ln23_7 = xor i26 %lshr_ln25_8, i26 %add_ln25_14" [Server/LZW_new.cpp:23]   --->   Operation 210 'xor' 'xor_ln23_7' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln23_9 = add i32 %zext_ln23_18, i32 %xor_ln25_8" [Server/LZW_new.cpp:23]   --->   Operation 211 'add' 'add_ln23_9' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.42ns)   --->   "%xor_ln24_7 = xor i15 %trunc_ln23_6, i15 %add_ln23_26" [Server/LZW_new.cpp:24]   --->   Operation 212 'xor' 'xor_ln24_7' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln24_25 = trunc i32 %add_ln23_9" [Server/LZW_new.cpp:24]   --->   Operation 213 'trunc' 'trunc_ln24_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln25_19 = trunc i32 %add_ln23_9" [Server/LZW_new.cpp:25]   --->   Operation 214 'trunc' 'trunc_ln25_19' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.81>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln23_19 = zext i1 %tmp_9" [Server/LZW_new.cpp:23]   --->   Operation 215 'zext' 'zext_ln23_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_9)   --->   "%shl_ln24_8 = shl i32 %add_ln23_9, i32 10" [Server/LZW_new.cpp:24]   --->   Operation 216 'shl' 'shl_ln24_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln24_10 = zext i1 %tmp_9" [Server/LZW_new.cpp:24]   --->   Operation 217 'zext' 'zext_ln24_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_26 = add i26 %zext_ln23_19, i26 %xor_ln23_7" [Server/LZW_new.cpp:24]   --->   Operation 218 'add' 'add_ln24_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln24_8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_25, i10 0" [Server/LZW_new.cpp:24]   --->   Operation 219 'bitconcatenate' 'trunc_ln24_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln24_9 = add i32 %shl_ln24_8, i32 %add_ln23_9" [Server/LZW_new.cpp:24]   --->   Operation 220 'add' 'add_ln24_9' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%lshr_ln25_9 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_9, i32 6, i32 31" [Server/LZW_new.cpp:25]   --->   Operation 221 'partselect' 'lshr_ln25_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_10)   --->   "%zext_ln25_9 = zext i26 %lshr_ln25_9" [Server/LZW_new.cpp:25]   --->   Operation 222 'zext' 'zext_ln25_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_15 = add i15 %zext_ln24_10, i15 %xor_ln24_7" [Server/LZW_new.cpp:25]   --->   Operation 223 'add' 'add_ln25_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln25_14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_19, i10 0" [Server/LZW_new.cpp:25]   --->   Operation 224 'bitconcatenate' 'trunc_ln25_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln25_16 = add i26 %trunc_ln24_8, i26 %add_ln24_26" [Server/LZW_new.cpp:25]   --->   Operation 225 'add' 'add_ln25_16' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_10)   --->   "%xor_ln25_9 = xor i32 %zext_ln25_9, i32 %add_ln24_9" [Server/LZW_new.cpp:25]   --->   Operation 226 'xor' 'xor_ln25_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_10)   --->   "%zext_ln23_20 = zext i1 %tmp_10" [Server/LZW_new.cpp:23]   --->   Operation 227 'zext' 'zext_ln23_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln23_27 = add i15 %trunc_ln25_14, i15 %add_ln25_15" [Server/LZW_new.cpp:23]   --->   Operation 228 'add' 'add_ln23_27' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln23_8 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_9, i32 6, i32 20" [Server/LZW_new.cpp:23]   --->   Operation 229 'partselect' 'trunc_ln23_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.33ns)   --->   "%xor_ln23_8 = xor i26 %lshr_ln25_9, i26 %add_ln25_16" [Server/LZW_new.cpp:23]   --->   Operation 230 'xor' 'xor_ln23_8' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln23_21 = zext i1 %tmp_10" [Server/LZW_new.cpp:23]   --->   Operation 231 'zext' 'zext_ln23_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln23_10 = add i32 %zext_ln23_20, i32 %xor_ln25_9" [Server/LZW_new.cpp:23]   --->   Operation 232 'add' 'add_ln23_10' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_10)   --->   "%shl_ln24_9 = shl i32 %add_ln23_10, i32 10" [Server/LZW_new.cpp:24]   --->   Operation 233 'shl' 'shl_ln24_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.42ns)   --->   "%xor_ln24_8 = xor i15 %trunc_ln23_8, i15 %add_ln23_27" [Server/LZW_new.cpp:24]   --->   Operation 234 'xor' 'xor_ln24_8' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln24_11 = zext i1 %tmp_10" [Server/LZW_new.cpp:24]   --->   Operation 235 'zext' 'zext_ln24_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_27 = add i26 %zext_ln23_21, i26 %xor_ln23_8" [Server/LZW_new.cpp:24]   --->   Operation 236 'add' 'add_ln24_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln24_26 = trunc i32 %add_ln23_10" [Server/LZW_new.cpp:24]   --->   Operation 237 'trunc' 'trunc_ln24_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln24_9 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_26, i10 0" [Server/LZW_new.cpp:24]   --->   Operation 238 'bitconcatenate' 'trunc_ln24_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln24_10 = add i32 %shl_ln24_9, i32 %add_ln23_10" [Server/LZW_new.cpp:24]   --->   Operation 239 'add' 'add_ln24_10' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%lshr_ln25_s = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_10, i32 6, i32 31" [Server/LZW_new.cpp:25]   --->   Operation 240 'partselect' 'lshr_ln25_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_11)   --->   "%zext_ln25_10 = zext i26 %lshr_ln25_s" [Server/LZW_new.cpp:25]   --->   Operation 241 'zext' 'zext_ln25_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_17 = add i15 %zext_ln24_11, i15 %xor_ln24_8" [Server/LZW_new.cpp:25]   --->   Operation 242 'add' 'add_ln25_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln25_21 = trunc i32 %add_ln23_10" [Server/LZW_new.cpp:25]   --->   Operation 243 'trunc' 'trunc_ln25_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln25_16 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_21, i10 0" [Server/LZW_new.cpp:25]   --->   Operation 244 'bitconcatenate' 'trunc_ln25_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln25_18 = add i26 %trunc_ln24_9, i26 %add_ln24_27" [Server/LZW_new.cpp:25]   --->   Operation 245 'add' 'add_ln25_18' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_11)   --->   "%xor_ln25_10 = xor i32 %zext_ln25_10, i32 %add_ln24_10" [Server/LZW_new.cpp:25]   --->   Operation 246 'xor' 'xor_ln25_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_11)   --->   "%zext_ln23_22 = zext i1 %tmp_11" [Server/LZW_new.cpp:23]   --->   Operation 247 'zext' 'zext_ln23_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln23_28 = add i15 %trunc_ln25_16, i15 %add_ln25_17" [Server/LZW_new.cpp:23]   --->   Operation 248 'add' 'add_ln23_28' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln23_10 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_10, i32 6, i32 20" [Server/LZW_new.cpp:23]   --->   Operation 249 'partselect' 'trunc_ln23_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.33ns)   --->   "%xor_ln23_9 = xor i26 %lshr_ln25_s, i26 %add_ln25_18" [Server/LZW_new.cpp:23]   --->   Operation 250 'xor' 'xor_ln23_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln23_11 = add i32 %zext_ln23_22, i32 %xor_ln25_10" [Server/LZW_new.cpp:23]   --->   Operation 251 'add' 'add_ln23_11' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.42ns)   --->   "%xor_ln24_9 = xor i15 %trunc_ln23_10, i15 %add_ln23_28" [Server/LZW_new.cpp:24]   --->   Operation 252 'xor' 'xor_ln24_9' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln24_27 = trunc i32 %add_ln23_11" [Server/LZW_new.cpp:24]   --->   Operation 253 'trunc' 'trunc_ln24_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln25_23 = trunc i32 %add_ln23_11" [Server/LZW_new.cpp:25]   --->   Operation 254 'trunc' 'trunc_ln25_23' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.81>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln23_23 = zext i1 %tmp_11" [Server/LZW_new.cpp:23]   --->   Operation 255 'zext' 'zext_ln23_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_11)   --->   "%shl_ln24_10 = shl i32 %add_ln23_11, i32 10" [Server/LZW_new.cpp:24]   --->   Operation 256 'shl' 'shl_ln24_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln24_12 = zext i1 %tmp_11" [Server/LZW_new.cpp:24]   --->   Operation 257 'zext' 'zext_ln24_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_28 = add i26 %zext_ln23_23, i26 %xor_ln23_9" [Server/LZW_new.cpp:24]   --->   Operation 258 'add' 'add_ln24_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln24_s = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_27, i10 0" [Server/LZW_new.cpp:24]   --->   Operation 259 'bitconcatenate' 'trunc_ln24_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln24_11 = add i32 %shl_ln24_10, i32 %add_ln23_11" [Server/LZW_new.cpp:24]   --->   Operation 260 'add' 'add_ln24_11' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%lshr_ln25_10 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_11, i32 6, i32 31" [Server/LZW_new.cpp:25]   --->   Operation 261 'partselect' 'lshr_ln25_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_12)   --->   "%zext_ln25_11 = zext i26 %lshr_ln25_10" [Server/LZW_new.cpp:25]   --->   Operation 262 'zext' 'zext_ln25_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_19 = add i15 %zext_ln24_12, i15 %xor_ln24_9" [Server/LZW_new.cpp:25]   --->   Operation 263 'add' 'add_ln25_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln25_18 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_23, i10 0" [Server/LZW_new.cpp:25]   --->   Operation 264 'bitconcatenate' 'trunc_ln25_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln25_20 = add i26 %trunc_ln24_s, i26 %add_ln24_28" [Server/LZW_new.cpp:25]   --->   Operation 265 'add' 'add_ln25_20' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_12)   --->   "%xor_ln25_11 = xor i32 %zext_ln25_11, i32 %add_ln24_11" [Server/LZW_new.cpp:25]   --->   Operation 266 'xor' 'xor_ln25_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_12)   --->   "%zext_ln23_24 = zext i1 %tmp_12" [Server/LZW_new.cpp:23]   --->   Operation 267 'zext' 'zext_ln23_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln23_29 = add i15 %trunc_ln25_18, i15 %add_ln25_19" [Server/LZW_new.cpp:23]   --->   Operation 268 'add' 'add_ln23_29' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln23_11 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_11, i32 6, i32 20" [Server/LZW_new.cpp:23]   --->   Operation 269 'partselect' 'trunc_ln23_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.33ns)   --->   "%xor_ln23_10 = xor i26 %lshr_ln25_10, i26 %add_ln25_20" [Server/LZW_new.cpp:23]   --->   Operation 270 'xor' 'xor_ln23_10' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln23_25 = zext i1 %tmp_12" [Server/LZW_new.cpp:23]   --->   Operation 271 'zext' 'zext_ln23_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln23_12 = add i32 %zext_ln23_24, i32 %xor_ln25_11" [Server/LZW_new.cpp:23]   --->   Operation 272 'add' 'add_ln23_12' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_12)   --->   "%shl_ln24_11 = shl i32 %add_ln23_12, i32 10" [Server/LZW_new.cpp:24]   --->   Operation 273 'shl' 'shl_ln24_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.42ns)   --->   "%xor_ln24_10 = xor i15 %trunc_ln23_11, i15 %add_ln23_29" [Server/LZW_new.cpp:24]   --->   Operation 274 'xor' 'xor_ln24_10' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln24_13 = zext i1 %tmp_12" [Server/LZW_new.cpp:24]   --->   Operation 275 'zext' 'zext_ln24_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_29 = add i26 %zext_ln23_25, i26 %xor_ln23_10" [Server/LZW_new.cpp:24]   --->   Operation 276 'add' 'add_ln24_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln24_28 = trunc i32 %add_ln23_12" [Server/LZW_new.cpp:24]   --->   Operation 277 'trunc' 'trunc_ln24_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln24_10 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_28, i10 0" [Server/LZW_new.cpp:24]   --->   Operation 278 'bitconcatenate' 'trunc_ln24_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln24_12 = add i32 %shl_ln24_11, i32 %add_ln23_12" [Server/LZW_new.cpp:24]   --->   Operation 279 'add' 'add_ln24_12' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%lshr_ln25_11 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_12, i32 6, i32 31" [Server/LZW_new.cpp:25]   --->   Operation 280 'partselect' 'lshr_ln25_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_13)   --->   "%zext_ln25_12 = zext i26 %lshr_ln25_11" [Server/LZW_new.cpp:25]   --->   Operation 281 'zext' 'zext_ln25_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_21 = add i15 %zext_ln24_13, i15 %xor_ln24_10" [Server/LZW_new.cpp:25]   --->   Operation 282 'add' 'add_ln25_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln25_25 = trunc i32 %add_ln23_12" [Server/LZW_new.cpp:25]   --->   Operation 283 'trunc' 'trunc_ln25_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln25_20 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_25, i10 0" [Server/LZW_new.cpp:25]   --->   Operation 284 'bitconcatenate' 'trunc_ln25_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln25_22 = add i26 %trunc_ln24_10, i26 %add_ln24_29" [Server/LZW_new.cpp:25]   --->   Operation 285 'add' 'add_ln25_22' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_13)   --->   "%xor_ln25_12 = xor i32 %zext_ln25_12, i32 %add_ln24_12" [Server/LZW_new.cpp:25]   --->   Operation 286 'xor' 'xor_ln25_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_13)   --->   "%zext_ln23_26 = zext i1 %tmp_13" [Server/LZW_new.cpp:23]   --->   Operation 287 'zext' 'zext_ln23_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 288 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln23_30 = add i15 %trunc_ln25_20, i15 %add_ln25_21" [Server/LZW_new.cpp:23]   --->   Operation 288 'add' 'add_ln23_30' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln23_12 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_12, i32 6, i32 20" [Server/LZW_new.cpp:23]   --->   Operation 289 'partselect' 'trunc_ln23_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 290 [1/1] (0.33ns)   --->   "%xor_ln23_11 = xor i26 %lshr_ln25_11, i26 %add_ln25_22" [Server/LZW_new.cpp:23]   --->   Operation 290 'xor' 'xor_ln23_11' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 291 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln23_13 = add i32 %zext_ln23_26, i32 %xor_ln25_12" [Server/LZW_new.cpp:23]   --->   Operation 291 'add' 'add_ln23_13' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 292 [1/1] (0.42ns)   --->   "%xor_ln24_11 = xor i15 %trunc_ln23_12, i15 %add_ln23_30" [Server/LZW_new.cpp:24]   --->   Operation 292 'xor' 'xor_ln24_11' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln24_29 = trunc i32 %add_ln23_13" [Server/LZW_new.cpp:24]   --->   Operation 293 'trunc' 'trunc_ln24_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln25_27 = trunc i32 %add_ln23_13" [Server/LZW_new.cpp:25]   --->   Operation 294 'trunc' 'trunc_ln25_27' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.81>
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln23_27 = zext i1 %tmp_13" [Server/LZW_new.cpp:23]   --->   Operation 295 'zext' 'zext_ln23_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_13)   --->   "%shl_ln24_12 = shl i32 %add_ln23_13, i32 10" [Server/LZW_new.cpp:24]   --->   Operation 296 'shl' 'shl_ln24_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln24_14 = zext i1 %tmp_13" [Server/LZW_new.cpp:24]   --->   Operation 297 'zext' 'zext_ln24_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_30 = add i26 %zext_ln23_27, i26 %xor_ln23_11" [Server/LZW_new.cpp:24]   --->   Operation 298 'add' 'add_ln24_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln24_11 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_29, i10 0" [Server/LZW_new.cpp:24]   --->   Operation 299 'bitconcatenate' 'trunc_ln24_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln24_13 = add i32 %shl_ln24_12, i32 %add_ln23_13" [Server/LZW_new.cpp:24]   --->   Operation 300 'add' 'add_ln24_13' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "%lshr_ln25_12 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_13, i32 6, i32 31" [Server/LZW_new.cpp:25]   --->   Operation 301 'partselect' 'lshr_ln25_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_14)   --->   "%zext_ln25_13 = zext i26 %lshr_ln25_12" [Server/LZW_new.cpp:25]   --->   Operation 302 'zext' 'zext_ln25_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_23 = add i15 %zext_ln24_14, i15 %xor_ln24_11" [Server/LZW_new.cpp:25]   --->   Operation 303 'add' 'add_ln25_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln25_22 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_27, i10 0" [Server/LZW_new.cpp:25]   --->   Operation 304 'bitconcatenate' 'trunc_ln25_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 305 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln25_24 = add i26 %trunc_ln24_11, i26 %add_ln24_30" [Server/LZW_new.cpp:25]   --->   Operation 305 'add' 'add_ln25_24' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_14)   --->   "%xor_ln25_13 = xor i32 %zext_ln25_13, i32 %add_ln24_13" [Server/LZW_new.cpp:25]   --->   Operation 306 'xor' 'xor_ln25_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_14)   --->   "%zext_ln23_28 = zext i1 %tmp_14" [Server/LZW_new.cpp:23]   --->   Operation 307 'zext' 'zext_ln23_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 308 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln23_31 = add i15 %trunc_ln25_22, i15 %add_ln25_23" [Server/LZW_new.cpp:23]   --->   Operation 308 'add' 'add_ln23_31' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln23_13 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_13, i32 6, i32 20" [Server/LZW_new.cpp:23]   --->   Operation 309 'partselect' 'trunc_ln23_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 310 [1/1] (0.33ns)   --->   "%xor_ln23_12 = xor i26 %lshr_ln25_12, i26 %add_ln25_24" [Server/LZW_new.cpp:23]   --->   Operation 310 'xor' 'xor_ln23_12' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln23_29 = zext i1 %tmp_14" [Server/LZW_new.cpp:23]   --->   Operation 311 'zext' 'zext_ln23_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 312 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln23_14 = add i32 %zext_ln23_28, i32 %xor_ln25_13" [Server/LZW_new.cpp:23]   --->   Operation 312 'add' 'add_ln23_14' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_14)   --->   "%shl_ln24_13 = shl i32 %add_ln23_14, i32 10" [Server/LZW_new.cpp:24]   --->   Operation 313 'shl' 'shl_ln24_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 314 [1/1] (0.42ns)   --->   "%xor_ln24_12 = xor i15 %trunc_ln23_13, i15 %add_ln23_31" [Server/LZW_new.cpp:24]   --->   Operation 314 'xor' 'xor_ln24_12' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln24_15 = zext i1 %tmp_14" [Server/LZW_new.cpp:24]   --->   Operation 315 'zext' 'zext_ln24_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_31 = add i26 %zext_ln23_29, i26 %xor_ln23_12" [Server/LZW_new.cpp:24]   --->   Operation 316 'add' 'add_ln24_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln24_30 = trunc i32 %add_ln23_14" [Server/LZW_new.cpp:24]   --->   Operation 317 'trunc' 'trunc_ln24_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln24_12 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_30, i10 0" [Server/LZW_new.cpp:24]   --->   Operation 318 'bitconcatenate' 'trunc_ln24_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 319 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln24_14 = add i32 %shl_ln24_13, i32 %add_ln23_14" [Server/LZW_new.cpp:24]   --->   Operation 319 'add' 'add_ln24_14' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 320 [1/1] (0.00ns)   --->   "%lshr_ln25_13 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_14, i32 6, i32 31" [Server/LZW_new.cpp:25]   --->   Operation 320 'partselect' 'lshr_ln25_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_15)   --->   "%zext_ln25_14 = zext i26 %lshr_ln25_13" [Server/LZW_new.cpp:25]   --->   Operation 321 'zext' 'zext_ln25_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_25 = add i15 %zext_ln24_15, i15 %xor_ln24_12" [Server/LZW_new.cpp:25]   --->   Operation 322 'add' 'add_ln25_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln25_29 = trunc i32 %add_ln23_14" [Server/LZW_new.cpp:25]   --->   Operation 323 'trunc' 'trunc_ln25_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln25_24 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_29, i10 0" [Server/LZW_new.cpp:25]   --->   Operation 324 'bitconcatenate' 'trunc_ln25_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 325 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln25_26 = add i26 %trunc_ln24_12, i26 %add_ln24_31" [Server/LZW_new.cpp:25]   --->   Operation 325 'add' 'add_ln25_26' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_15)   --->   "%xor_ln25_14 = xor i32 %zext_ln25_14, i32 %add_ln24_14" [Server/LZW_new.cpp:25]   --->   Operation 326 'xor' 'xor_ln25_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_15)   --->   "%zext_ln23_30 = zext i1 %tmp_15" [Server/LZW_new.cpp:23]   --->   Operation 327 'zext' 'zext_ln23_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 328 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln23_32 = add i15 %trunc_ln25_24, i15 %add_ln25_25" [Server/LZW_new.cpp:23]   --->   Operation 328 'add' 'add_ln23_32' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln23_14 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_14, i32 6, i32 20" [Server/LZW_new.cpp:23]   --->   Operation 329 'partselect' 'trunc_ln23_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 330 [1/1] (0.33ns)   --->   "%xor_ln23_13 = xor i26 %lshr_ln25_13, i26 %add_ln25_26" [Server/LZW_new.cpp:23]   --->   Operation 330 'xor' 'xor_ln23_13' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 331 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln23_15 = add i32 %zext_ln23_30, i32 %xor_ln25_14" [Server/LZW_new.cpp:23]   --->   Operation 331 'add' 'add_ln23_15' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 332 [1/1] (0.42ns)   --->   "%xor_ln24_13 = xor i15 %trunc_ln23_14, i15 %add_ln23_32" [Server/LZW_new.cpp:24]   --->   Operation 332 'xor' 'xor_ln24_13' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln24_31 = trunc i32 %add_ln23_15" [Server/LZW_new.cpp:24]   --->   Operation 333 'trunc' 'trunc_ln24_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln25_31 = trunc i32 %add_ln23_15" [Server/LZW_new.cpp:25]   --->   Operation 334 'trunc' 'trunc_ln25_31' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.81>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln23_31 = zext i1 %tmp_15" [Server/LZW_new.cpp:23]   --->   Operation 335 'zext' 'zext_ln23_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_15)   --->   "%shl_ln24_14 = shl i32 %add_ln23_15, i32 10" [Server/LZW_new.cpp:24]   --->   Operation 336 'shl' 'shl_ln24_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln24_16 = zext i1 %tmp_15" [Server/LZW_new.cpp:24]   --->   Operation 337 'zext' 'zext_ln24_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_32 = add i26 %zext_ln23_31, i26 %xor_ln23_13" [Server/LZW_new.cpp:24]   --->   Operation 338 'add' 'add_ln24_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln24_13 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_31, i10 0" [Server/LZW_new.cpp:24]   --->   Operation 339 'bitconcatenate' 'trunc_ln24_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln24_15 = add i32 %shl_ln24_14, i32 %add_ln23_15" [Server/LZW_new.cpp:24]   --->   Operation 340 'add' 'add_ln24_15' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%lshr_ln25_14 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_15, i32 6, i32 31" [Server/LZW_new.cpp:25]   --->   Operation 341 'partselect' 'lshr_ln25_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_16)   --->   "%zext_ln25_15 = zext i26 %lshr_ln25_14" [Server/LZW_new.cpp:25]   --->   Operation 342 'zext' 'zext_ln25_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_27 = add i15 %zext_ln24_16, i15 %xor_ln24_13" [Server/LZW_new.cpp:25]   --->   Operation 343 'add' 'add_ln25_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln25_26 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_31, i10 0" [Server/LZW_new.cpp:25]   --->   Operation 344 'bitconcatenate' 'trunc_ln25_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln25_28 = add i26 %trunc_ln24_13, i26 %add_ln24_32" [Server/LZW_new.cpp:25]   --->   Operation 345 'add' 'add_ln25_28' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_16)   --->   "%xor_ln25_15 = xor i32 %zext_ln25_15, i32 %add_ln24_15" [Server/LZW_new.cpp:25]   --->   Operation 346 'xor' 'xor_ln25_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_16)   --->   "%zext_ln23_32 = zext i1 %tmp_16" [Server/LZW_new.cpp:23]   --->   Operation 347 'zext' 'zext_ln23_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 348 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln23_33 = add i15 %trunc_ln25_26, i15 %add_ln25_27" [Server/LZW_new.cpp:23]   --->   Operation 348 'add' 'add_ln23_33' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln23_15 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_15, i32 6, i32 20" [Server/LZW_new.cpp:23]   --->   Operation 349 'partselect' 'trunc_ln23_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (0.33ns)   --->   "%xor_ln23_14 = xor i26 %lshr_ln25_14, i26 %add_ln25_28" [Server/LZW_new.cpp:23]   --->   Operation 350 'xor' 'xor_ln23_14' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln23_33 = zext i1 %tmp_16" [Server/LZW_new.cpp:23]   --->   Operation 351 'zext' 'zext_ln23_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 352 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln23_16 = add i32 %zext_ln23_32, i32 %xor_ln25_15" [Server/LZW_new.cpp:23]   --->   Operation 352 'add' 'add_ln23_16' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_16)   --->   "%shl_ln24_15 = shl i32 %add_ln23_16, i32 10" [Server/LZW_new.cpp:24]   --->   Operation 353 'shl' 'shl_ln24_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 354 [1/1] (0.42ns)   --->   "%xor_ln24_14 = xor i15 %trunc_ln23_15, i15 %add_ln23_33" [Server/LZW_new.cpp:24]   --->   Operation 354 'xor' 'xor_ln24_14' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln24_17 = zext i1 %tmp_16" [Server/LZW_new.cpp:24]   --->   Operation 355 'zext' 'zext_ln24_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_33 = add i26 %zext_ln23_33, i26 %xor_ln23_14" [Server/LZW_new.cpp:24]   --->   Operation 356 'add' 'add_ln24_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln24_32 = trunc i32 %add_ln23_16" [Server/LZW_new.cpp:24]   --->   Operation 357 'trunc' 'trunc_ln24_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln24_14 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_32, i10 0" [Server/LZW_new.cpp:24]   --->   Operation 358 'bitconcatenate' 'trunc_ln24_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 359 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln24_16 = add i32 %shl_ln24_15, i32 %add_ln23_16" [Server/LZW_new.cpp:24]   --->   Operation 359 'add' 'add_ln24_16' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "%lshr_ln25_15 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_16, i32 6, i32 31" [Server/LZW_new.cpp:25]   --->   Operation 360 'partselect' 'lshr_ln25_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_17)   --->   "%zext_ln25_16 = zext i26 %lshr_ln25_15" [Server/LZW_new.cpp:25]   --->   Operation 361 'zext' 'zext_ln25_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_29 = add i15 %zext_ln24_17, i15 %xor_ln24_14" [Server/LZW_new.cpp:25]   --->   Operation 362 'add' 'add_ln25_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln25_33 = trunc i32 %add_ln23_16" [Server/LZW_new.cpp:25]   --->   Operation 363 'trunc' 'trunc_ln25_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln25_28 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_33, i10 0" [Server/LZW_new.cpp:25]   --->   Operation 364 'bitconcatenate' 'trunc_ln25_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 365 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln25_30 = add i26 %trunc_ln24_14, i26 %add_ln24_33" [Server/LZW_new.cpp:25]   --->   Operation 365 'add' 'add_ln25_30' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_17)   --->   "%xor_ln25_16 = xor i32 %zext_ln25_16, i32 %add_ln24_16" [Server/LZW_new.cpp:25]   --->   Operation 366 'xor' 'xor_ln25_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_17)   --->   "%zext_ln23_34 = zext i1 %tmp_17" [Server/LZW_new.cpp:23]   --->   Operation 367 'zext' 'zext_ln23_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 368 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln23_34 = add i15 %trunc_ln25_28, i15 %add_ln25_29" [Server/LZW_new.cpp:23]   --->   Operation 368 'add' 'add_ln23_34' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln23_16 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_16, i32 6, i32 20" [Server/LZW_new.cpp:23]   --->   Operation 369 'partselect' 'trunc_ln23_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 370 [1/1] (0.33ns)   --->   "%xor_ln23_15 = xor i26 %lshr_ln25_15, i26 %add_ln25_30" [Server/LZW_new.cpp:23]   --->   Operation 370 'xor' 'xor_ln23_15' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 371 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln23_17 = add i32 %zext_ln23_34, i32 %xor_ln25_16" [Server/LZW_new.cpp:23]   --->   Operation 371 'add' 'add_ln23_17' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 372 [1/1] (0.42ns)   --->   "%xor_ln24_15 = xor i15 %trunc_ln23_16, i15 %add_ln23_34" [Server/LZW_new.cpp:24]   --->   Operation 372 'xor' 'xor_ln24_15' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln24_33 = trunc i32 %add_ln23_17" [Server/LZW_new.cpp:24]   --->   Operation 373 'trunc' 'trunc_ln24_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln25_37 = trunc i32 %add_ln23_17" [Server/LZW_new.cpp:25]   --->   Operation 374 'trunc' 'trunc_ln25_37' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.28>
ST_10 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln23_35 = zext i1 %tmp_17" [Server/LZW_new.cpp:23]   --->   Operation 375 'zext' 'zext_ln23_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_17)   --->   "%shl_ln24_16 = shl i32 %add_ln23_17, i32 10" [Server/LZW_new.cpp:24]   --->   Operation 376 'shl' 'shl_ln24_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln24_18 = zext i1 %tmp_17" [Server/LZW_new.cpp:24]   --->   Operation 377 'zext' 'zext_ln24_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_34 = add i26 %zext_ln23_35, i26 %xor_ln23_15" [Server/LZW_new.cpp:24]   --->   Operation 378 'add' 'add_ln24_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln24_15 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_33, i10 0" [Server/LZW_new.cpp:24]   --->   Operation 379 'bitconcatenate' 'trunc_ln24_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 380 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln24_17 = add i32 %shl_ln24_16, i32 %add_ln23_17" [Server/LZW_new.cpp:24]   --->   Operation 380 'add' 'add_ln24_17' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 381 [1/1] (0.00ns)   --->   "%lshr_ln25_16 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_17, i32 6, i32 31" [Server/LZW_new.cpp:25]   --->   Operation 381 'partselect' 'lshr_ln25_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_18)   --->   "%zext_ln25_17 = zext i26 %lshr_ln25_16" [Server/LZW_new.cpp:25]   --->   Operation 382 'zext' 'zext_ln25_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_31 = add i15 %zext_ln24_18, i15 %xor_ln24_15" [Server/LZW_new.cpp:25]   --->   Operation 383 'add' 'add_ln25_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln25_30 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_37, i10 0" [Server/LZW_new.cpp:25]   --->   Operation 384 'bitconcatenate' 'trunc_ln25_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 385 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln25_32 = add i26 %trunc_ln24_15, i26 %add_ln24_34" [Server/LZW_new.cpp:25]   --->   Operation 385 'add' 'add_ln25_32' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_18)   --->   "%xor_ln25_17 = xor i32 %zext_ln25_17, i32 %add_ln24_17" [Server/LZW_new.cpp:25]   --->   Operation 386 'xor' 'xor_ln25_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_18)   --->   "%zext_ln23_36 = zext i1 %tmp_18" [Server/LZW_new.cpp:23]   --->   Operation 387 'zext' 'zext_ln23_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 388 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln23_35 = add i15 %trunc_ln25_30, i15 %add_ln25_31" [Server/LZW_new.cpp:23]   --->   Operation 388 'add' 'add_ln23_35' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln23_17 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_17, i32 6, i32 20" [Server/LZW_new.cpp:23]   --->   Operation 389 'partselect' 'trunc_ln23_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 390 [1/1] (0.33ns)   --->   "%xor_ln23_16 = xor i26 %lshr_ln25_16, i26 %add_ln25_32" [Server/LZW_new.cpp:23]   --->   Operation 390 'xor' 'xor_ln23_16' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln23_37 = zext i1 %tmp_18" [Server/LZW_new.cpp:23]   --->   Operation 391 'zext' 'zext_ln23_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 392 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln23_18 = add i32 %zext_ln23_36, i32 %xor_ln25_17" [Server/LZW_new.cpp:23]   --->   Operation 392 'add' 'add_ln23_18' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 393 [1/1] (0.42ns)   --->   "%xor_ln24_16 = xor i15 %trunc_ln23_17, i15 %add_ln23_35" [Server/LZW_new.cpp:24]   --->   Operation 393 'xor' 'xor_ln24_16' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln24_19 = zext i1 %tmp_18" [Server/LZW_new.cpp:24]   --->   Operation 394 'zext' 'zext_ln24_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_35 = add i26 %zext_ln23_37, i26 %xor_ln23_16" [Server/LZW_new.cpp:24]   --->   Operation 395 'add' 'add_ln24_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln24_34 = trunc i32 %add_ln23_18" [Server/LZW_new.cpp:24]   --->   Operation 396 'trunc' 'trunc_ln24_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln24_16 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln24_34, i10 0" [Server/LZW_new.cpp:24]   --->   Operation 397 'bitconcatenate' 'trunc_ln24_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_33 = add i15 %zext_ln24_19, i15 %xor_ln24_16" [Server/LZW_new.cpp:25]   --->   Operation 398 'add' 'add_ln25_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln25_38 = trunc i32 %add_ln23_18" [Server/LZW_new.cpp:25]   --->   Operation 399 'trunc' 'trunc_ln25_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln25_32 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln25_38, i10 0" [Server/LZW_new.cpp:25]   --->   Operation 400 'bitconcatenate' 'trunc_ln25_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 401 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln25_34 = add i26 %trunc_ln24_16, i26 %add_ln24_35" [Server/LZW_new.cpp:25]   --->   Operation 401 'add' 'add_ln25_34' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 402 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln25_35 = add i15 %trunc_ln25_32, i15 %add_ln25_33" [Server/LZW_new.cpp:25]   --->   Operation 402 'add' 'add_ln25_35' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 11 <SV = 10> <Delay = 4.44>
ST_11 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_18)   --->   "%shl_ln24_17 = shl i32 %add_ln23_18, i32 10" [Server/LZW_new.cpp:24]   --->   Operation 403 'shl' 'shl_ln24_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 404 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln24_18 = add i32 %shl_ln24_17, i32 %add_ln23_18" [Server/LZW_new.cpp:24]   --->   Operation 404 'add' 'add_ln24_18' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln25_34 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln24_18, i32 6, i32 31" [Server/LZW_new.cpp:25]   --->   Operation 405 'partselect' 'trunc_ln25_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node add_ln19)   --->   "%trunc_ln25_35 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln24_18, i32 6, i32 20" [Server/LZW_new.cpp:25]   --->   Operation 406 'partselect' 'trunc_ln25_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 407 [1/1] (0.33ns)   --->   "%xor_ln25_18 = xor i26 %trunc_ln25_34, i26 %add_ln25_34" [Server/LZW_new.cpp:25]   --->   Operation 407 'xor' 'xor_ln25_18' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node hashed)   --->   "%shl_ln27 = shl i26 %xor_ln25_18, i26 3" [Server/LZW_new.cpp:27]   --->   Operation 408 'shl' 'shl_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node add_ln19)   --->   "%xor_ln27 = xor i15 %trunc_ln25_35, i15 %add_ln25_35" [Server/LZW_new.cpp:27]   --->   Operation 409 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node add_ln19)   --->   "%trunc_ln27 = trunc i26 %xor_ln25_18" [Server/LZW_new.cpp:27]   --->   Operation 410 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node add_ln19)   --->   "%trunc_ln3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln27, i3 0" [Server/LZW_new.cpp:27]   --->   Operation 411 'bitconcatenate' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 412 [1/1] (1.13ns) (out node of the LUT)   --->   "%hashed = add i26 %shl_ln27, i26 %xor_ln25_18" [Server/LZW_new.cpp:27]   --->   Operation 412 'add' 'hashed' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 413 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln19 = add i15 %trunc_ln3, i15 %xor_ln27" [Server/LZW_new.cpp:19]   --->   Operation 413 'add' 'add_ln19' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %hashed, i32 11, i32 25" [Server/LZW_new.cpp:28]   --->   Operation 414 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 415 [1/1] (0.42ns)   --->   "%hashed_1 = xor i15 %trunc_ln4, i15 %add_ln19" [Server/LZW_new.cpp:28]   --->   Operation 415 'xor' 'hashed_1' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i15 %hashed_1" [Server/LZW_new.cpp:67]   --->   Operation 416 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 417 [1/1] (0.00ns)   --->   "%hash_table_addr = getelementptr i33 %hash_table, i64 0, i64 %zext_ln67" [Server/LZW_new.cpp:67]   --->   Operation 417 'getelementptr' 'hash_table_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 418 [2/2] (1.35ns)   --->   "%lookup = load i15 %hash_table_addr" [Server/LZW_new.cpp:67]   --->   Operation 418 'load' 'lookup' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>

State 12 <SV = 11> <Delay = 2.70>
ST_12 : Operation 419 [1/2] (1.35ns)   --->   "%lookup = load i15 %hash_table_addr" [Server/LZW_new.cpp:67]   --->   Operation 419 'load' 'lookup' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_12 : Operation 420 [1/1] (0.00ns)   --->   "%valid = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %lookup, i32 32" [Server/LZW_new.cpp:68]   --->   Operation 420 'bitselect' 'valid' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %valid, void %_Z11hash_insertPmjjPb.exit, void %.critedge" [Server/LZW_new.cpp:70]   --->   Operation 421 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 422 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i12.i20, i1 1, i12 %value_read, i20 %key_read" [Server/LZW_new.cpp:77]   --->   Operation 422 'bitconcatenate' 'or_ln1' <Predicate = (!valid)> <Delay = 0.00>
ST_12 : Operation 423 [1/1] (1.35ns)   --->   "%store_ln77 = store i33 %or_ln1, i15 %hash_table_addr" [Server/LZW_new.cpp:77]   --->   Operation 423 'store' 'store_ln77' <Predicate = (!valid)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_12 : Operation 424 [1/1] (0.48ns)   --->   "%br_ln161 = br void %_Z12assoc_insertP9assoc_memjjPb.6.exit" [Server/LZW_new.cpp:161]   --->   Operation 424 'br' 'br_ln161' <Predicate = (!valid)> <Delay = 0.48>
ST_12 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %mem_fill_read_1, i32 6, i32 31" [Server/LZW_new.cpp:106]   --->   Operation 425 'partselect' 'tmp_20' <Predicate = (valid)> <Delay = 0.00>
ST_12 : Operation 426 [1/1] (1.01ns)   --->   "%icmp_ln106 = icmp_eq  i26 %tmp_20, i26 0" [Server/LZW_new.cpp:106]   --->   Operation 426 'icmp' 'icmp_ln106' <Predicate = (valid)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 427 [1/1] (0.48ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %_Z12assoc_insertP9assoc_memjjPb.6.exit, void" [Server/LZW_new.cpp:106]   --->   Operation 427 'br' 'br_ln106' <Predicate = (valid)> <Delay = 0.48>
ST_12 : Operation 428 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i20.i32.i32, i20 %key_read, i32 18, i32 19" [Server/LZW_new.cpp:108]   --->   Operation 428 'partselect' 'lshr_ln1' <Predicate = (valid & icmp_ln106)> <Delay = 0.00>
ST_12 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i2 %lshr_ln1" [Server/LZW_new.cpp:108]   --->   Operation 429 'zext' 'zext_ln108' <Predicate = (valid & icmp_ln106)> <Delay = 0.00>
ST_12 : Operation 430 [1/1] (0.00ns)   --->   "%mem_upper_key_mem_addr = getelementptr i64 %mem_upper_key_mem, i64 0, i64 %zext_ln108" [Server/LZW_new.cpp:108]   --->   Operation 430 'getelementptr' 'mem_upper_key_mem_addr' <Predicate = (valid & icmp_ln106)> <Delay = 0.00>
ST_12 : Operation 431 [2/2] (1.35ns)   --->   "%mem_upper_key_mem_load = load i9 %mem_upper_key_mem_addr" [Server/LZW_new.cpp:108]   --->   Operation 431 'load' 'mem_upper_key_mem_load' <Predicate = (valid & icmp_ln106)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_12 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i9 %trunc_ln23_2" [Server/LZW_new.cpp:109]   --->   Operation 432 'zext' 'zext_ln109' <Predicate = (valid & icmp_ln106)> <Delay = 0.00>
ST_12 : Operation 433 [1/1] (0.00ns)   --->   "%mem_middle_key_mem_addr = getelementptr i64 %mem_middle_key_mem, i64 0, i64 %zext_ln109" [Server/LZW_new.cpp:109]   --->   Operation 433 'getelementptr' 'mem_middle_key_mem_addr' <Predicate = (valid & icmp_ln106)> <Delay = 0.00>
ST_12 : Operation 434 [2/2] (1.35ns)   --->   "%mem_middle_key_mem_load = load i9 %mem_middle_key_mem_addr" [Server/LZW_new.cpp:109]   --->   Operation 434 'load' 'mem_middle_key_mem_load' <Predicate = (valid & icmp_ln106)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_12 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i9 %trunc_ln158" [Server/LZW_new.cpp:110]   --->   Operation 435 'zext' 'zext_ln110' <Predicate = (valid & icmp_ln106)> <Delay = 0.00>
ST_12 : Operation 436 [1/1] (0.00ns)   --->   "%mem_lower_key_mem_addr = getelementptr i64 %mem_lower_key_mem, i64 0, i64 %zext_ln110" [Server/LZW_new.cpp:110]   --->   Operation 436 'getelementptr' 'mem_lower_key_mem_addr' <Predicate = (valid & icmp_ln106)> <Delay = 0.00>
ST_12 : Operation 437 [2/2] (1.35ns)   --->   "%mem_lower_key_mem_load = load i9 %mem_lower_key_mem_addr" [Server/LZW_new.cpp:110]   --->   Operation 437 'load' 'mem_lower_key_mem_load' <Predicate = (valid & icmp_ln106)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_12 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i32 %mem_fill_read_1" [Server/LZW_new.cpp:111]   --->   Operation 438 'zext' 'zext_ln111' <Predicate = (valid & icmp_ln106)> <Delay = 0.00>
ST_12 : Operation 439 [1/1] (0.00ns)   --->   "%mem_value_addr = getelementptr i12 %mem_value, i64 0, i64 %zext_ln111" [Server/LZW_new.cpp:111]   --->   Operation 439 'getelementptr' 'mem_value_addr' <Predicate = (valid & icmp_ln106)> <Delay = 0.00>
ST_12 : Operation 440 [1/1] (0.79ns)   --->   "%store_ln111 = store i12 %value_read, i6 %mem_value_addr" [Server/LZW_new.cpp:111]   --->   Operation 440 'store' 'store_ln111' <Predicate = (valid & icmp_ln106)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_12 : Operation 441 [1/1] (1.20ns)   --->   "%add_ln113 = add i32 %mem_fill_read_1, i32 1" [Server/LZW_new.cpp:113]   --->   Operation 441 'add' 'add_ln113' <Predicate = (valid & icmp_ln106)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 442 [1/1] (0.48ns)   --->   "%br_ln115 = br void %_Z12assoc_insertP9assoc_memjjPb.6.exit" [Server/LZW_new.cpp:115]   --->   Operation 442 'br' 'br_ln115' <Predicate = (valid & icmp_ln106)> <Delay = 0.48>

State 13 <SV = 12> <Delay = 3.24>
ST_13 : Operation 443 [1/1] (1.45ns)   --->   "%shl_ln108 = shl i32 1, i32 %mem_fill_read_1" [Server/LZW_new.cpp:108]   --->   Operation 443 'shl' 'shl_ln108' <Predicate = (valid & icmp_ln106)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i32 %shl_ln108" [Server/LZW_new.cpp:108]   --->   Operation 444 'sext' 'sext_ln108' <Predicate = (valid & icmp_ln106)> <Delay = 0.00>
ST_13 : Operation 445 [1/2] (1.35ns)   --->   "%mem_upper_key_mem_load = load i9 %mem_upper_key_mem_addr" [Server/LZW_new.cpp:108]   --->   Operation 445 'load' 'mem_upper_key_mem_load' <Predicate = (valid & icmp_ln106)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_13 : Operation 446 [1/1] (0.44ns)   --->   "%or_ln108 = or i64 %mem_upper_key_mem_load, i64 %sext_ln108" [Server/LZW_new.cpp:108]   --->   Operation 446 'or' 'or_ln108' <Predicate = (valid & icmp_ln106)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 447 [1/1] (1.35ns)   --->   "%store_ln108 = store i64 %or_ln108, i9 %mem_upper_key_mem_addr" [Server/LZW_new.cpp:108]   --->   Operation 447 'store' 'store_ln108' <Predicate = (valid & icmp_ln106)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_13 : Operation 448 [1/2] (1.35ns)   --->   "%mem_middle_key_mem_load = load i9 %mem_middle_key_mem_addr" [Server/LZW_new.cpp:109]   --->   Operation 448 'load' 'mem_middle_key_mem_load' <Predicate = (valid & icmp_ln106)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_13 : Operation 449 [1/1] (0.44ns)   --->   "%or_ln109 = or i64 %mem_middle_key_mem_load, i64 %sext_ln108" [Server/LZW_new.cpp:109]   --->   Operation 449 'or' 'or_ln109' <Predicate = (valid & icmp_ln106)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 450 [1/1] (1.35ns)   --->   "%store_ln109 = store i64 %or_ln109, i9 %mem_middle_key_mem_addr" [Server/LZW_new.cpp:109]   --->   Operation 450 'store' 'store_ln109' <Predicate = (valid & icmp_ln106)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_13 : Operation 451 [1/2] (1.35ns)   --->   "%mem_lower_key_mem_load = load i9 %mem_lower_key_mem_addr" [Server/LZW_new.cpp:110]   --->   Operation 451 'load' 'mem_lower_key_mem_load' <Predicate = (valid & icmp_ln106)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_13 : Operation 452 [1/1] (0.44ns)   --->   "%or_ln110 = or i64 %mem_lower_key_mem_load, i64 %sext_ln108" [Server/LZW_new.cpp:110]   --->   Operation 452 'or' 'or_ln110' <Predicate = (valid & icmp_ln106)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 453 [1/1] (1.35ns)   --->   "%store_ln110 = store i64 %or_ln110, i9 %mem_lower_key_mem_addr" [Server/LZW_new.cpp:110]   --->   Operation 453 'store' 'store_ln110' <Predicate = (valid & icmp_ln106)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_13 : Operation 454 [1/1] (0.00ns)   --->   "%collision_write_assign = phi i1 0, void %_Z11hash_insertPmjjPb.exit, i1 0, void, i1 1, void %.critedge"   --->   Operation 454 'phi' 'collision_write_assign' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 455 [1/1] (0.00ns)   --->   "%phi_ln165 = phi i32 %mem_fill_read_3, void %_Z11hash_insertPmjjPb.exit, i32 %add_ln113, void, i32 %mem_fill_read_3, void %.critedge" [Server/LZW_new.cpp:165]   --->   Operation 455 'phi' 'phi_ln165' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 456 [1/1] (0.00ns)   --->   "%mrv = insertvalue i33 <undef>, i1 %collision_write_assign" [Server/LZW_new.cpp:165]   --->   Operation 456 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 457 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i33 %mrv, i32 %phi_ln165" [Server/LZW_new.cpp:165]   --->   Operation 457 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 458 [1/1] (0.00ns)   --->   "%ret_ln165 = ret i33 %mrv_1" [Server/LZW_new.cpp:165]   --->   Operation 458 'ret' 'ret_ln165' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 4.12ns
The critical path consists of the following:
	wire read on port 'key' (Server/LZW_new.cpp:158) [11]  (0 ns)
	'add' operation ('add_ln23', Server/LZW_new.cpp:23) [20]  (0.948 ns)
	'add' operation ('add_ln24', Server/LZW_new.cpp:24) [23]  (1.09 ns)
	'xor' operation ('xor_ln25', Server/LZW_new.cpp:25) [26]  (0 ns)
	'add' operation ('add_ln23_1', Server/LZW_new.cpp:23) [30]  (1.09 ns)
	'add' operation ('add_ln23_19', Server/LZW_new.cpp:23) [47]  (1 ns)

 <State 2>: 4.81ns
The critical path consists of the following:
	'add' operation ('add_ln24_1', Server/LZW_new.cpp:24) [37]  (1.2 ns)
	'xor' operation ('xor_ln25_1', Server/LZW_new.cpp:25) [44]  (0 ns)
	'add' operation ('add_ln23_2', Server/LZW_new.cpp:23) [51]  (1.2 ns)
	'add' operation ('add_ln24_2', Server/LZW_new.cpp:24) [58]  (1.2 ns)
	'xor' operation ('xor_ln25_2', Server/LZW_new.cpp:25) [65]  (0 ns)
	'add' operation ('add_ln23_3', Server/LZW_new.cpp:23) [72]  (1.2 ns)

 <State 3>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln24_2', Server/LZW_new.cpp:24) [73]  (0 ns)
	'add' operation ('add_ln24_3', Server/LZW_new.cpp:24) [79]  (1.2 ns)
	'xor' operation ('xor_ln25_3', Server/LZW_new.cpp:25) [86]  (0 ns)
	'add' operation ('add_ln23_4', Server/LZW_new.cpp:23) [93]  (1.2 ns)
	'add' operation ('add_ln24_4', Server/LZW_new.cpp:24) [100]  (1.2 ns)
	'xor' operation ('xor_ln25_4', Server/LZW_new.cpp:25) [107]  (0 ns)
	'add' operation ('add_ln23_5', Server/LZW_new.cpp:23) [114]  (1.2 ns)

 <State 4>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln24_4', Server/LZW_new.cpp:24) [115]  (0 ns)
	'add' operation ('add_ln24_5', Server/LZW_new.cpp:24) [121]  (1.2 ns)
	'xor' operation ('xor_ln25_5', Server/LZW_new.cpp:25) [128]  (0 ns)
	'add' operation ('add_ln23_6', Server/LZW_new.cpp:23) [135]  (1.2 ns)
	'add' operation ('add_ln24_6', Server/LZW_new.cpp:24) [142]  (1.2 ns)
	'xor' operation ('xor_ln25_6', Server/LZW_new.cpp:25) [149]  (0 ns)
	'add' operation ('add_ln23_7', Server/LZW_new.cpp:23) [156]  (1.2 ns)

 <State 5>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln24_6', Server/LZW_new.cpp:24) [157]  (0 ns)
	'add' operation ('add_ln24_7', Server/LZW_new.cpp:24) [163]  (1.2 ns)
	'xor' operation ('xor_ln25_7', Server/LZW_new.cpp:25) [170]  (0 ns)
	'add' operation ('add_ln23_8', Server/LZW_new.cpp:23) [178]  (1.2 ns)
	'add' operation ('add_ln24_8', Server/LZW_new.cpp:24) [185]  (1.2 ns)
	'xor' operation ('xor_ln25_8', Server/LZW_new.cpp:25) [192]  (0 ns)
	'add' operation ('add_ln23_9', Server/LZW_new.cpp:23) [199]  (1.2 ns)

 <State 6>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln24_8', Server/LZW_new.cpp:24) [200]  (0 ns)
	'add' operation ('add_ln24_9', Server/LZW_new.cpp:24) [206]  (1.2 ns)
	'xor' operation ('xor_ln25_9', Server/LZW_new.cpp:25) [213]  (0 ns)
	'add' operation ('add_ln23_10', Server/LZW_new.cpp:23) [220]  (1.2 ns)
	'add' operation ('add_ln24_10', Server/LZW_new.cpp:24) [227]  (1.2 ns)
	'xor' operation ('xor_ln25_10', Server/LZW_new.cpp:25) [234]  (0 ns)
	'add' operation ('add_ln23_11', Server/LZW_new.cpp:23) [241]  (1.2 ns)

 <State 7>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln24_10', Server/LZW_new.cpp:24) [242]  (0 ns)
	'add' operation ('add_ln24_11', Server/LZW_new.cpp:24) [248]  (1.2 ns)
	'xor' operation ('xor_ln25_11', Server/LZW_new.cpp:25) [255]  (0 ns)
	'add' operation ('add_ln23_12', Server/LZW_new.cpp:23) [262]  (1.2 ns)
	'add' operation ('add_ln24_12', Server/LZW_new.cpp:24) [269]  (1.2 ns)
	'xor' operation ('xor_ln25_12', Server/LZW_new.cpp:25) [276]  (0 ns)
	'add' operation ('add_ln23_13', Server/LZW_new.cpp:23) [283]  (1.2 ns)

 <State 8>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln24_12', Server/LZW_new.cpp:24) [284]  (0 ns)
	'add' operation ('add_ln24_13', Server/LZW_new.cpp:24) [290]  (1.2 ns)
	'xor' operation ('xor_ln25_13', Server/LZW_new.cpp:25) [297]  (0 ns)
	'add' operation ('add_ln23_14', Server/LZW_new.cpp:23) [304]  (1.2 ns)
	'add' operation ('add_ln24_14', Server/LZW_new.cpp:24) [311]  (1.2 ns)
	'xor' operation ('xor_ln25_14', Server/LZW_new.cpp:25) [318]  (0 ns)
	'add' operation ('add_ln23_15', Server/LZW_new.cpp:23) [325]  (1.2 ns)

 <State 9>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln24_14', Server/LZW_new.cpp:24) [326]  (0 ns)
	'add' operation ('add_ln24_15', Server/LZW_new.cpp:24) [332]  (1.2 ns)
	'xor' operation ('xor_ln25_15', Server/LZW_new.cpp:25) [339]  (0 ns)
	'add' operation ('add_ln23_16', Server/LZW_new.cpp:23) [346]  (1.2 ns)
	'add' operation ('add_ln24_16', Server/LZW_new.cpp:24) [353]  (1.2 ns)
	'xor' operation ('xor_ln25_16', Server/LZW_new.cpp:25) [360]  (0 ns)
	'add' operation ('add_ln23_17', Server/LZW_new.cpp:23) [367]  (1.2 ns)

 <State 10>: 3.28ns
The critical path consists of the following:
	'shl' operation ('shl_ln24_16', Server/LZW_new.cpp:24) [368]  (0 ns)
	'add' operation ('add_ln24_17', Server/LZW_new.cpp:24) [374]  (1.2 ns)
	'xor' operation ('xor_ln25_17', Server/LZW_new.cpp:25) [381]  (0 ns)
	'add' operation ('add_ln23_18', Server/LZW_new.cpp:23) [388]  (1.2 ns)
	'add' operation ('add_ln25_35', Server/LZW_new.cpp:25) [401]  (0.878 ns)

 <State 11>: 4.44ns
The critical path consists of the following:
	'shl' operation ('shl_ln24_17', Server/LZW_new.cpp:24) [389]  (0 ns)
	'add' operation ('add_ln24_18', Server/LZW_new.cpp:24) [395]  (1.2 ns)
	'xor' operation ('xor_ln25_18', Server/LZW_new.cpp:25) [403]  (0.332 ns)
	'add' operation ('hashed', Server/LZW_new.cpp:27) [408]  (1.13 ns)
	'xor' operation ('hashed', Server/LZW_new.cpp:28) [411]  (0.421 ns)
	'getelementptr' operation ('hash_table_addr', Server/LZW_new.cpp:67) [413]  (0 ns)
	'load' operation ('lookup', Server/LZW_new.cpp:67) on array 'hash_table' [414]  (1.35 ns)

 <State 12>: 2.7ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln106', Server/LZW_new.cpp:106) [423]  (1.02 ns)
	multiplexor before 'phi' operation ('collision') [450]  (0.489 ns)
	blocking operation 1.2 ns on control path)

 <State 13>: 3.25ns
The critical path consists of the following:
	'shl' operation ('shl_ln108', Server/LZW_new.cpp:108) [426]  (1.45 ns)
	'or' operation ('or_ln108', Server/LZW_new.cpp:108) [432]  (0.441 ns)
	'store' operation ('store_ln108', Server/LZW_new.cpp:108) of variable 'or_ln108', Server/LZW_new.cpp:108 on array 'mem_upper_key_mem' [433]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
