// Generated by CIRCT firtool-1.128.0
module Queue1_DecodePacket(	// src/main/scala/chisel3/util/Queue.scala:60:7
  input         clock,	// src/main/scala/chisel3/util/Queue.scala:60:7
                reset,	// src/main/scala/chisel3/util/Queue.scala:60:7
  output        io_enq_ready,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input  [31:0] io_enq_bits_pc,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_inst,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_dnpc,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_rs1Data,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_rs2Data,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_imm,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input  [4:0]  io_enq_bits_rdAddr,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_rs1Addr,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input  [3:0]  io_enq_bits_ctrl_aluOp,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input  [1:0]  io_enq_bits_ctrl_csrOp,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input         io_enq_bits_ctrl_regWen,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_ctrl_memEn,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_ctrl_memWen,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input  [2:0]  io_enq_bits_ctrl_memFunct3,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input         io_enq_bits_ctrl_op1Sel,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_ctrl_op2Sel,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_ctrl_isJump,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_ctrl_isBranch,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_ctrl_isEcall,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_ctrl_isMret,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_ctrl_isEbreak,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input  [11:0] io_enq_bits_csrAddr,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output [31:0] io_deq_bits_pc,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_inst,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_dnpc,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_rs1Data,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_rs2Data,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_imm,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output [4:0]  io_deq_bits_rdAddr,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_rs1Addr,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output [3:0]  io_deq_bits_ctrl_aluOp,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output [1:0]  io_deq_bits_ctrl_csrOp,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output        io_deq_bits_ctrl_regWen,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_ctrl_memEn,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_ctrl_memWen,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output [2:0]  io_deq_bits_ctrl_memFunct3,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output        io_deq_bits_ctrl_op1Sel,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_ctrl_op2Sel,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_ctrl_isJump,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_ctrl_isBranch,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_ctrl_isEcall,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_ctrl_isMret,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_ctrl_isEbreak,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output [11:0] io_deq_bits_csrAddr	// src/main/scala/chisel3/util/Queue.scala:72:14
);

  reg [232:0] ram;	// src/main/scala/chisel3/util/Queue.scala:73:91
  reg         maybe_full;	// src/main/scala/chisel3/util/Queue.scala:76:27
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Queue.scala:60:7
    automatic logic do_enq;	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
    do_enq = ~maybe_full & io_enq_valid;	// src/main/scala/chisel3/util/Queue.scala:76:27, :103:19, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
    if (reset)	// src/main/scala/chisel3/util/Queue.scala:60:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Queue.scala:76:27
    else if (do_enq != (io_deq_ready & maybe_full))	// src/main/scala/chisel3/util/Queue.scala:76:27, :93:{15,27}, :94:16, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
      maybe_full <= do_enq;	// src/main/scala/chisel3/util/Queue.scala:76:27, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
    if (do_enq)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
      ram <=
        {io_enq_bits_pc,
         io_enq_bits_inst,
         io_enq_bits_dnpc,
         io_enq_bits_rs1Data,
         io_enq_bits_rs2Data,
         io_enq_bits_imm,
         io_enq_bits_rdAddr,
         io_enq_bits_rs1Addr,
         io_enq_bits_ctrl_aluOp,
         io_enq_bits_ctrl_csrOp,
         io_enq_bits_ctrl_regWen,
         io_enq_bits_ctrl_memEn,
         io_enq_bits_ctrl_memWen,
         io_enq_bits_ctrl_memFunct3,
         io_enq_bits_ctrl_op1Sel,
         io_enq_bits_ctrl_op2Sel,
         io_enq_bits_ctrl_isJump,
         io_enq_bits_ctrl_isBranch,
         io_enq_bits_ctrl_isEcall,
         io_enq_bits_ctrl_isMret,
         io_enq_bits_ctrl_isEbreak,
         io_enq_bits_csrAddr};	// src/main/scala/chisel3/util/Queue.scala:73:91
  end // always @(posedge)
  assign io_enq_ready = ~maybe_full;	// src/main/scala/chisel3/util/Queue.scala:60:7, :76:27, :103:19
  assign io_deq_valid = maybe_full;	// src/main/scala/chisel3/util/Queue.scala:60:7, :76:27
  assign io_deq_bits_pc = ram[232:201];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_inst = ram[200:169];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_dnpc = ram[168:137];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_rs1Data = ram[136:105];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_rs2Data = ram[104:73];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_imm = ram[72:41];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_rdAddr = ram[40:36];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_rs1Addr = ram[35:31];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_aluOp = ram[30:27];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_csrOp = ram[26:25];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_regWen = ram[24];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_memEn = ram[23];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_memWen = ram[22];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_memFunct3 = ram[21:19];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_op1Sel = ram[18];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_op2Sel = ram[17];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_isJump = ram[16];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_isBranch = ram[15];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_isEcall = ram[14];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_isMret = ram[13];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_ctrl_isEbreak = ram[12];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_csrAddr = ram[11:0];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
endmodule

