# Loading project EE4325_UART_Project
# Compile of header.v was successful.
# Compile of uart_testbench.v failed with 1 errors.
# Compile of uart_syn.v was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of header.v was successful.
# Compile of uart_testbench.v was successful.
# Compile of uart_syn.v was successful.
# 3 compiles, 0 failed with no errors.
vsim work.UART_FULL_TB
# vsim work.UART_FULL_TB 
# Start time: 20:24:26 on Mar 01,2025
# //  ModelSim DE 2022.1 Jan 29 2022 Linux 4.18.0-553.30.1.el8_10.x86_64
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.UART_FULL_TB
# Loading work.UART
# Loading work.inv
# Loading work.nand3
# Loading work.nand2
# Loading work.nor2
# Loading work.oai12
# Loading work.nor3
# Loading work.xor2
# Loading work.aoi22
# Loading work.oai22
# Loading work.dff
# Loading work.aoi12
add wave -position insertpoint  \
sim:/UART_FULL_TB/UART_Inst/i_TX_Byte \
sim:/UART_FULL_TB/UART_Inst/o_RX_Byte \
sim:/UART_FULL_TB/UART_Inst/i_System_Clock \
sim:/UART_FULL_TB/UART_Inst/i_Rst_L \
sim:/UART_FULL_TB/UART_Inst/i_TX_Valid \
sim:/UART_FULL_TB/UART_Inst/i_RX_Serial \
sim:/UART_FULL_TB/UART_Inst/o_TX_Busy \
sim:/UART_FULL_TB/UART_Inst/o_TX_Serial \
sim:/UART_FULL_TB/UART_Inst/o_TX_Done \
sim:/UART_FULL_TB/UART_Inst/o_RX_Done
run -continue
run -all
# Test Failed - Incorrect Byte Received
# ** Note: $finish    : /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/uart_testbench.v(143)
#    Time: 135 ns  Iteration: 2  Instance: /UART_FULL_TB
# 1
# Break in Module UART_FULL_TB at /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/uart_testbench.v line 143
# Compile of header.v was successful.
# Compile of uart_testbench.v was successful.
# Compile of uart_syn.v was successful.
# 3 compiles, 0 failed with no errors.
vsim work.UART_FULL_TB
# End time: 20:28:08 on Mar 01,2025, Elapsed time: 0:03:42
# Errors: 0, Warnings: 4
# vsim work.UART_FULL_TB 
# Start time: 20:28:08 on Mar 01,2025
# Loading work.UART_FULL_TB
# Loading work.UART
# Loading work.inv
# Loading work.nand3
# Loading work.nand2
# Loading work.nor2
# Loading work.oai12
# Loading work.nor3
# Loading work.xor2
# Loading work.aoi22
# Loading work.oai22
# Loading work.dff
# Loading work.aoi12
add wave -position insertpoint  \
sim:/UART_FULL_TB/UART_Inst/i_TX_Byte \
sim:/UART_FULL_TB/UART_Inst/o_RX_Byte \
sim:/UART_FULL_TB/UART_Inst/i_System_Clock \
sim:/UART_FULL_TB/UART_Inst/i_Rst_L \
sim:/UART_FULL_TB/UART_Inst/i_TX_Valid \
sim:/UART_FULL_TB/UART_Inst/i_RX_Serial \
sim:/UART_FULL_TB/UART_Inst/o_TX_Busy \
sim:/UART_FULL_TB/UART_Inst/o_TX_Serial \
sim:/UART_FULL_TB/UART_Inst/o_TX_Done \
sim:/UART_FULL_TB/UART_Inst/o_RX_Done
run -continue
run -all
# Test Passed - Correct Byte Received
# ** Note: $finish    : /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/uart_testbench.v(143)
#    Time: 82515 ns  Iteration: 2  Instance: /UART_FULL_TB
# 1
# Break in Module UART_FULL_TB at /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/uart_testbench.v line 143
# Compile of header.v was successful.
# Compile of uart_testbench.v was successful.
# Compile of uart_syn.v was successful.
# Compile of uart.v was successful.
# Compile of uart_rx.v was successful.
# Compile of uart_tx.v was successful.
# 6 compiles, 0 failed with no errors.
vsim work.UART_TB
# End time: 20:29:59 on Mar 01,2025, Elapsed time: 0:01:51
# Errors: 0, Warnings: 3
# vsim work.UART_TB 
# Start time: 20:29:59 on Mar 01,2025
# Loading work.UART_TB
# Loading work.UART_RX
# Loading work.UART_TX
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'UART_RX_Inst'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /UART_TB/UART_RX_Inst File: /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/uart_testbench.v Line: 28
# ** Warning: (vsim-3722) /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/uart_testbench.v(28): [TFMPC] - Missing connection for port 'i_Rst_L'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'UART_TX_Inst'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /UART_TB/UART_TX_Inst File: /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/uart_testbench.v Line: 35
# ** Warning: (vsim-3722) /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/uart_testbench.v(35): [TFMPC] - Missing connection for port 'i_Rst_L'.
add wave -position insertpoint  \
sim:/UART_TB/UART_TX_Inst/i_Rst_L \
sim:/UART_TB/UART_TX_Inst/i_Clock \
sim:/UART_TB/UART_TX_Inst/i_TX_Valid \
sim:/UART_TB/UART_TX_Inst/i_TX_Byte \
sim:/UART_TB/UART_TX_Inst/o_TX_Busy \
sim:/UART_TB/UART_TX_Inst/o_TX_Serial \
sim:/UART_TB/UART_TX_Inst/o_TX_Done \
sim:/UART_TB/UART_TX_Inst/r_SM_Main \
sim:/UART_TB/UART_TX_Inst/r_Clock_Count \
sim:/UART_TB/UART_TX_Inst/r_Bit_Index \
sim:/UART_TB/UART_TX_Inst/r_TX_Data
add wave -position insertpoint  \
sim:/UART_TB/UART_RX_Inst/i_RX_Serial \
sim:/UART_TB/UART_RX_Inst/o_RX_Done \
sim:/UART_TB/UART_RX_Inst/o_RX_Byte \
sim:/UART_TB/UART_RX_Inst/r_RX_State \
sim:/UART_TB/UART_RX_Inst/r_RX_Byte \
sim:/UART_TB/UART_RX_Inst/r_RX_Done
# Compile of header.v was successful.
# Compile of uart_testbench.v was successful.
# Compile of uart.v was successful.
# Compile of uart_rx.v was successful.
# Compile of uart_tx.v was successful.
# 5 compiles, 0 failed with no errors.
vsim work.UART_FULL_TB
# End time: 20:32:15 on Mar 01,2025, Elapsed time: 0:02:16
# Errors: 0, Warnings: 7
# vsim work.UART_FULL_TB 
# Start time: 20:32:15 on Mar 01,2025
# Loading work.UART_FULL_TB
# Loading work.UART
# Loading work.UART_RX
# Loading work.UART_TX
add wave -position insertpoint  \
sim:/UART_FULL_TB/UART_Inst/i_System_Clock \
sim:/UART_FULL_TB/UART_Inst/i_Rst_L \
sim:/UART_FULL_TB/UART_Inst/i_TX_Valid \
sim:/UART_FULL_TB/UART_Inst/i_TX_Byte \
sim:/UART_FULL_TB/UART_Inst/i_RX_Serial \
sim:/UART_FULL_TB/UART_Inst/o_TX_Busy \
sim:/UART_FULL_TB/UART_Inst/o_TX_Serial \
sim:/UART_FULL_TB/UART_Inst/o_TX_Done \
sim:/UART_FULL_TB/UART_Inst/o_RX_Done \
sim:/UART_FULL_TB/UART_Inst/o_RX_Byte
run -all
# Test Passed - Correct Byte Received
# ** Note: $finish    : /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/uart_testbench.v(143)
#    Time: 82515 ns  Iteration: 2  Instance: /UART_FULL_TB
# 1
# Break in Module UART_FULL_TB at /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/uart_testbench.v line 143
restart
# Closing VCD file "dump.vcd"
add wave -position insertpoint  \
sim:/UART_FULL_TB/UART_Inst/i_System_Clock \
sim:/UART_FULL_TB/UART_Inst/i_Rst_L \
sim:/UART_FULL_TB/UART_Inst/i_TX_Valid \
sim:/UART_FULL_TB/UART_Inst/i_TX_Byte \
sim:/UART_FULL_TB/UART_Inst/i_RX_Serial \
sim:/UART_FULL_TB/UART_Inst/o_TX_Busy \
sim:/UART_FULL_TB/UART_Inst/o_TX_Serial \
sim:/UART_FULL_TB/UART_Inst/o_TX_Done \
sim:/UART_FULL_TB/UART_Inst/o_RX_Done \
sim:/UART_FULL_TB/UART_Inst/o_RX_Byte
run -all
# Test Passed - Correct Byte Received
# ** Note: $finish    : /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/uart_testbench.v(143)
#    Time: 82515 ns  Iteration: 2  Instance: /UART_FULL_TB
# 1
# Break in Module UART_FULL_TB at /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/uart_testbench.v line 143
add wave -position insertpoint  \
sim:/UART_FULL_TB/UART_Inst/i_System_Clock \
sim:/UART_FULL_TB/UART_Inst/i_Rst_L \
sim:/UART_FULL_TB/UART_Inst/i_TX_Valid \
sim:/UART_FULL_TB/UART_Inst/i_TX_Byte \
sim:/UART_FULL_TB/UART_Inst/i_RX_Serial \
sim:/UART_FULL_TB/UART_Inst/o_TX_Busy \
sim:/UART_FULL_TB/UART_Inst/o_TX_Serial \
sim:/UART_FULL_TB/UART_Inst/o_TX_Done \
sim:/UART_FULL_TB/UART_Inst/o_RX_Done \
sim:/UART_FULL_TB/UART_Inst/o_RX_Byte
# Compile of header.v was successful.
# Compile of uart_testbench.v failed with 2 errors.
# Compile of uart_syn.v was successful.
# 3 compiles, 1 failed with 2 errors.
# Compile of header.v was successful.
# Compile of uart_testbench.v was successful.
# Compile of uart_syn.v was successful.
# 3 compiles, 0 failed with no errors.
vsim work.UART_FULL_TB
# End time: 20:43:30 on Mar 01,2025, Elapsed time: 0:11:15
# Errors: 0, Warnings: 5
# vsim work.UART_FULL_TB 
# Start time: 20:43:30 on Mar 01,2025
# Loading work.UART_FULL_TB
# Loading work.UART
# Loading work.inv
# Loading work.nand3
# Loading work.nand2
# Loading work.nor2
# Loading work.oai12
# Loading work.nor3
# Loading work.xor2
# Loading work.aoi22
# Loading work.oai22
# Loading work.dff
# Loading work.aoi12
add wave -position insertpoint  \
sim:/UART_FULL_TB/UART_Inst/i_TX_Byte \
sim:/UART_FULL_TB/UART_Inst/o_RX_Byte \
sim:/UART_FULL_TB/UART_Inst/i_System_Clock \
sim:/UART_FULL_TB/UART_Inst/i_Rst_L \
sim:/UART_FULL_TB/UART_Inst/i_TX_Valid \
sim:/UART_FULL_TB/UART_Inst/i_RX_Serial \
sim:/UART_FULL_TB/UART_Inst/o_TX_Busy \
sim:/UART_FULL_TB/UART_Inst/o_TX_Serial \
sim:/UART_FULL_TB/UART_Inst/o_TX_Done \
sim:/UART_FULL_TB/UART_Inst/o_RX_Done
run -all
# Test Passed - Correct Byte Received
# ** Note: $finish    : /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/uart_testbench.v(143)
#    Time: 82515 ns  Iteration: 2  Instance: /UART_FULL_TB
# 1
# Break in Module UART_FULL_TB at /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/uart_testbench.v line 143
