$date
	Thu Jan 16 19:37:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module SignedComparator_tb $end
$var wire 1 ! LT $end
$var wire 1 " GT $end
$var wire 1 # EQ $end
$var reg 4 $ A [3:0] $end
$var reg 4 % B [3:0] $end
$scope module dut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var reg 1 # EQ $end
$var reg 1 " GT $end
$var reg 1 ! LT $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 '
b110 &
b11 %
b110 $
0#
1"
0!
$end
#10000
1!
0"
b111 %
b111 '
b1100 $
b1100 &
#20000
1#
0!
b1010 %
b1010 '
b1010 $
b1010 &
#30000
0#
1"
b1000 %
b1000 '
b1 $
b1 &
#40000
1#
0"
b1001 %
b1001 '
b1001 $
b1001 &
#50000
0#
1"
b1110 %
b1110 '
b111 $
b111 &
#60000
