{
  "module_name": "gfx_7_2_d.h",
  "hash_id": "7626c7c68fa996821c9bda2e33aa84a6ea61a6dc9a5541f9bbdb708325a9d380",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/gca/gfx_7_2_d.h",
  "human_readable_source": " \n\n#ifndef GFX_7_2_D_H\n#define GFX_7_2_D_H\n\n#define mmCB_BLEND_RED                                                          0xa105\n#define mmCB_BLEND_GREEN                                                        0xa106\n#define mmCB_BLEND_BLUE                                                         0xa107\n#define mmCB_BLEND_ALPHA                                                        0xa108\n#define mmCB_COLOR_CONTROL                                                      0xa202\n#define mmCB_BLEND0_CONTROL                                                     0xa1e0\n#define mmCB_BLEND1_CONTROL                                                     0xa1e1\n#define mmCB_BLEND2_CONTROL                                                     0xa1e2\n#define mmCB_BLEND3_CONTROL                                                     0xa1e3\n#define mmCB_BLEND4_CONTROL                                                     0xa1e4\n#define mmCB_BLEND5_CONTROL                                                     0xa1e5\n#define mmCB_BLEND6_CONTROL                                                     0xa1e6\n#define mmCB_BLEND7_CONTROL                                                     0xa1e7\n#define mmCB_COLOR0_BASE                                                        0xa318\n#define mmCB_COLOR1_BASE                                                        0xa327\n#define mmCB_COLOR2_BASE                                                        0xa336\n#define mmCB_COLOR3_BASE                                                        0xa345\n#define mmCB_COLOR4_BASE                                                        0xa354\n#define mmCB_COLOR5_BASE                                                        0xa363\n#define mmCB_COLOR6_BASE                                                        0xa372\n#define mmCB_COLOR7_BASE                                                        0xa381\n#define mmCB_COLOR0_PITCH                                                       0xa319\n#define mmCB_COLOR1_PITCH                                                       0xa328\n#define mmCB_COLOR2_PITCH                                                       0xa337\n#define mmCB_COLOR3_PITCH                                                       0xa346\n#define mmCB_COLOR4_PITCH                                                       0xa355\n#define mmCB_COLOR5_PITCH                                                       0xa364\n#define mmCB_COLOR6_PITCH                                                       0xa373\n#define mmCB_COLOR7_PITCH                                                       0xa382\n#define mmCB_COLOR0_SLICE                                                       0xa31a\n#define mmCB_COLOR1_SLICE                                                       0xa329\n#define mmCB_COLOR2_SLICE                                                       0xa338\n#define mmCB_COLOR3_SLICE                                                       0xa347\n#define mmCB_COLOR4_SLICE                                                       0xa356\n#define mmCB_COLOR5_SLICE                                                       0xa365\n#define mmCB_COLOR6_SLICE                                                       0xa374\n#define mmCB_COLOR7_SLICE                                                       0xa383\n#define mmCB_COLOR0_VIEW                                                        0xa31b\n#define mmCB_COLOR1_VIEW                                                        0xa32a\n#define mmCB_COLOR2_VIEW                                                        0xa339\n#define mmCB_COLOR3_VIEW                                                        0xa348\n#define mmCB_COLOR4_VIEW                                                        0xa357\n#define mmCB_COLOR5_VIEW                                                        0xa366\n#define mmCB_COLOR6_VIEW                                                        0xa375\n#define mmCB_COLOR7_VIEW                                                        0xa384\n#define mmCB_COLOR0_INFO                                                        0xa31c\n#define mmCB_COLOR1_INFO                                                        0xa32b\n#define mmCB_COLOR2_INFO                                                        0xa33a\n#define mmCB_COLOR3_INFO                                                        0xa349\n#define mmCB_COLOR4_INFO                                                        0xa358\n#define mmCB_COLOR5_INFO                                                        0xa367\n#define mmCB_COLOR6_INFO                                                        0xa376\n#define mmCB_COLOR7_INFO                                                        0xa385\n#define mmCB_COLOR0_ATTRIB                                                      0xa31d\n#define mmCB_COLOR1_ATTRIB                                                      0xa32c\n#define mmCB_COLOR2_ATTRIB                                                      0xa33b\n#define mmCB_COLOR3_ATTRIB                                                      0xa34a\n#define mmCB_COLOR4_ATTRIB                                                      0xa359\n#define mmCB_COLOR5_ATTRIB                                                      0xa368\n#define mmCB_COLOR6_ATTRIB                                                      0xa377\n#define mmCB_COLOR7_ATTRIB                                                      0xa386\n#define mmCB_COLOR0_CMASK                                                       0xa31f\n#define mmCB_COLOR1_CMASK                                                       0xa32e\n#define mmCB_COLOR2_CMASK                                                       0xa33d\n#define mmCB_COLOR3_CMASK                                                       0xa34c\n#define mmCB_COLOR4_CMASK                                                       0xa35b\n#define mmCB_COLOR5_CMASK                                                       0xa36a\n#define mmCB_COLOR6_CMASK                                                       0xa379\n#define mmCB_COLOR7_CMASK                                                       0xa388\n#define mmCB_COLOR0_CMASK_SLICE                                                 0xa320\n#define mmCB_COLOR1_CMASK_SLICE                                                 0xa32f\n#define mmCB_COLOR2_CMASK_SLICE                                                 0xa33e\n#define mmCB_COLOR3_CMASK_SLICE                                                 0xa34d\n#define mmCB_COLOR4_CMASK_SLICE                                                 0xa35c\n#define mmCB_COLOR5_CMASK_SLICE                                                 0xa36b\n#define mmCB_COLOR6_CMASK_SLICE                                                 0xa37a\n#define mmCB_COLOR7_CMASK_SLICE                                                 0xa389\n#define mmCB_COLOR0_FMASK                                                       0xa321\n#define mmCB_COLOR1_FMASK                                                       0xa330\n#define mmCB_COLOR2_FMASK                                                       0xa33f\n#define mmCB_COLOR3_FMASK                                                       0xa34e\n#define mmCB_COLOR4_FMASK                                                       0xa35d\n#define mmCB_COLOR5_FMASK                                                       0xa36c\n#define mmCB_COLOR6_FMASK                                                       0xa37b\n#define mmCB_COLOR7_FMASK                                                       0xa38a\n#define mmCB_COLOR0_FMASK_SLICE                                                 0xa322\n#define mmCB_COLOR1_FMASK_SLICE                                                 0xa331\n#define mmCB_COLOR2_FMASK_SLICE                                                 0xa340\n#define mmCB_COLOR3_FMASK_SLICE                                                 0xa34f\n#define mmCB_COLOR4_FMASK_SLICE                                                 0xa35e\n#define mmCB_COLOR5_FMASK_SLICE                                                 0xa36d\n#define mmCB_COLOR6_FMASK_SLICE                                                 0xa37c\n#define mmCB_COLOR7_FMASK_SLICE                                                 0xa38b\n#define mmCB_COLOR0_CLEAR_WORD0                                                 0xa323\n#define mmCB_COLOR1_CLEAR_WORD0                                                 0xa332\n#define mmCB_COLOR2_CLEAR_WORD0                                                 0xa341\n#define mmCB_COLOR3_CLEAR_WORD0                                                 0xa350\n#define mmCB_COLOR4_CLEAR_WORD0                                                 0xa35f\n#define mmCB_COLOR5_CLEAR_WORD0                                                 0xa36e\n#define mmCB_COLOR6_CLEAR_WORD0                                                 0xa37d\n#define mmCB_COLOR7_CLEAR_WORD0                                                 0xa38c\n#define mmCB_COLOR0_CLEAR_WORD1                                                 0xa324\n#define mmCB_COLOR1_CLEAR_WORD1                                                 0xa333\n#define mmCB_COLOR2_CLEAR_WORD1                                                 0xa342\n#define mmCB_COLOR3_CLEAR_WORD1                                                 0xa351\n#define mmCB_COLOR4_CLEAR_WORD1                                                 0xa360\n#define mmCB_COLOR5_CLEAR_WORD1                                                 0xa36f\n#define mmCB_COLOR6_CLEAR_WORD1                                                 0xa37e\n#define mmCB_COLOR7_CLEAR_WORD1                                                 0xa38d\n#define mmCB_TARGET_MASK                                                        0xa08e\n#define mmCB_SHADER_MASK                                                        0xa08f\n#define mmCB_HW_CONTROL                                                         0x2684\n#define mmCB_HW_CONTROL_1                                                       0x2685\n#define mmCB_HW_CONTROL_2                                                       0x2686\n#define mmCB_HW_CONTROL_3                                                       0x2683\n#define mmCB_PERFCOUNTER_FILTER                                                 0xdc00\n#define mmCB_PERFCOUNTER0_SELECT                                                0xdc01\n#define mmCB_PERFCOUNTER0_SELECT1                                               0xdc02\n#define mmCB_PERFCOUNTER1_SELECT                                                0xdc03\n#define mmCB_PERFCOUNTER2_SELECT                                                0xdc04\n#define mmCB_PERFCOUNTER3_SELECT                                                0xdc05\n#define mmCB_PERFCOUNTER0_LO                                                    0xd406\n#define mmCB_PERFCOUNTER1_LO                                                    0xd408\n#define mmCB_PERFCOUNTER2_LO                                                    0xd40a\n#define mmCB_PERFCOUNTER3_LO                                                    0xd40c\n#define mmCB_PERFCOUNTER0_HI                                                    0xd407\n#define mmCB_PERFCOUNTER1_HI                                                    0xd409\n#define mmCB_PERFCOUNTER2_HI                                                    0xd40b\n#define mmCB_PERFCOUNTER3_HI                                                    0xd40d\n#define mmCB_CGTT_SCLK_CTRL                                                     0xf0a8\n#define mmCB_DEBUG_BUS_1                                                        0x2699\n#define mmCB_DEBUG_BUS_2                                                        0x269a\n#define mmCB_DEBUG_BUS_3                                                        0x269b\n#define mmCB_DEBUG_BUS_4                                                        0x269c\n#define mmCB_DEBUG_BUS_5                                                        0x269d\n#define mmCB_DEBUG_BUS_6                                                        0x269e\n#define mmCB_DEBUG_BUS_7                                                        0x269f\n#define mmCB_DEBUG_BUS_8                                                        0x26a0\n#define mmCB_DEBUG_BUS_9                                                        0x26a1\n#define mmCB_DEBUG_BUS_10                                                       0x26a2\n#define mmCB_DEBUG_BUS_11                                                       0x26a3\n#define mmCB_DEBUG_BUS_12                                                       0x26a4\n#define mmCB_DEBUG_BUS_13                                                       0x26a5\n#define mmCB_DEBUG_BUS_14                                                       0x26a6\n#define mmCB_DEBUG_BUS_15                                                       0x26a7\n#define mmCB_DEBUG_BUS_16                                                       0x26a8\n#define mmCB_DEBUG_BUS_17                                                       0x26a9\n#define mmCB_DEBUG_BUS_18                                                       0x26aa\n#define mmCP_DFY_CNTL                                                           0x3020\n#define mmCP_DFY_STAT                                                           0x3021\n#define mmCP_DFY_ADDR_HI                                                        0x3022\n#define mmCP_DFY_ADDR_LO                                                        0x3023\n#define mmCP_DFY_DATA_0                                                         0x3024\n#define mmCP_DFY_DATA_1                                                         0x3025\n#define mmCP_DFY_DATA_2                                                         0x3026\n#define mmCP_DFY_DATA_3                                                         0x3027\n#define mmCP_DFY_DATA_4                                                         0x3028\n#define mmCP_DFY_DATA_5                                                         0x3029\n#define mmCP_DFY_DATA_6                                                         0x302a\n#define mmCP_DFY_DATA_7                                                         0x302b\n#define mmCP_DFY_DATA_8                                                         0x302c\n#define mmCP_DFY_DATA_9                                                         0x302d\n#define mmCP_DFY_DATA_10                                                        0x302e\n#define mmCP_DFY_DATA_11                                                        0x302f\n#define mmCP_DFY_DATA_12                                                        0x3030\n#define mmCP_DFY_DATA_13                                                        0x3031\n#define mmCP_DFY_DATA_14                                                        0x3032\n#define mmCP_DFY_DATA_15                                                        0x3033\n#define mmCP_RB0_BASE                                                           0x3040\n#define mmCP_RB0_BASE_HI                                                        0x30b1\n#define mmCP_RB_BASE                                                            0x3040\n#define mmCP_RB1_BASE                                                           0x3060\n#define mmCP_RB1_BASE_HI                                                        0x30b2\n#define mmCP_RB2_BASE                                                           0x3065\n#define mmCP_RB0_CNTL                                                           0x3041\n#define mmCP_RB_CNTL                                                            0x3041\n#define mmCP_RB1_CNTL                                                           0x3061\n#define mmCP_RB2_CNTL                                                           0x3066\n#define mmCP_RB_RPTR_WR                                                         0x3042\n#define mmCP_RB0_RPTR_ADDR                                                      0x3043\n#define mmCP_RB_RPTR_ADDR                                                       0x3043\n#define mmCP_RB1_RPTR_ADDR                                                      0x3062\n#define mmCP_RB2_RPTR_ADDR                                                      0x3067\n#define mmCP_RB0_RPTR_ADDR_HI                                                   0x3044\n#define mmCP_RB_RPTR_ADDR_HI                                                    0x3044\n#define mmCP_RB1_RPTR_ADDR_HI                                                   0x3063\n#define mmCP_RB2_RPTR_ADDR_HI                                                   0x3068\n#define mmCP_RB0_WPTR                                                           0x3045\n#define mmCP_RB_WPTR                                                            0x3045\n#define mmCP_RB1_WPTR                                                           0x3064\n#define mmCP_RB2_WPTR                                                           0x3069\n#define mmCP_RB_WPTR_POLL_ADDR_LO                                               0x3046\n#define mmCP_RB_WPTR_POLL_ADDR_HI                                               0x3047\n#define mmGC_PRIV_MODE                                                          0x3048\n#define mmCP_INT_CNTL                                                           0x3049\n#define mmCP_INT_CNTL_RING0                                                     0x306a\n#define mmCP_INT_CNTL_RING1                                                     0x306b\n#define mmCP_INT_CNTL_RING2                                                     0x306c\n#define mmCP_INT_STATUS                                                         0x304a\n#define mmCP_INT_STATUS_RING0                                                   0x306d\n#define mmCP_INT_STATUS_RING1                                                   0x306e\n#define mmCP_INT_STATUS_RING2                                                   0x306f\n#define mmCP_DEVICE_ID                                                          0x304b\n#define mmCP_RING_PRIORITY_CNTS                                                 0x304c\n#define mmCP_ME0_PIPE_PRIORITY_CNTS                                             0x304c\n#define mmCP_RING0_PRIORITY                                                     0x304d\n#define mmCP_ME0_PIPE0_PRIORITY                                                 0x304d\n#define mmCP_RING1_PRIORITY                                                     0x304e\n#define mmCP_ME0_PIPE1_PRIORITY                                                 0x304e\n#define mmCP_RING2_PRIORITY                                                     0x304f\n#define mmCP_ME0_PIPE2_PRIORITY                                                 0x304f\n#define mmCP_ENDIAN_SWAP                                                        0x3050\n#define mmCP_RB_VMID                                                            0x3051\n#define mmCP_ME0_PIPE0_VMID                                                     0x3052\n#define mmCP_ME0_PIPE1_VMID                                                     0x3053\n#define mmCP_PFP_UCODE_ADDR                                                     0x3054\n#define mmCP_PFP_UCODE_DATA                                                     0x3055\n#define mmCP_ME_RAM_RADDR                                                       0x3056\n#define mmCP_ME_RAM_WADDR                                                       0x3057\n#define mmCP_ME_RAM_DATA                                                        0x3058\n#define mmCGTT_CPC_CLK_CTRL                                                     0xf0b2\n#define mmCGTT_CPF_CLK_CTRL                                                     0xf0b1\n#define mmCGTT_CP_CLK_CTRL                                                      0xf0b0\n#define mmCP_CE_UCODE_ADDR                                                      0x305a\n#define mmCP_CE_UCODE_DATA                                                      0x305b\n#define mmCP_MEC_ME1_UCODE_ADDR                                                 0x305c\n#define mmCP_MEC_ME1_UCODE_DATA                                                 0x305d\n#define mmCP_MEC_ME2_UCODE_ADDR                                                 0x305e\n#define mmCP_MEC_ME2_UCODE_DATA                                                 0x305f\n#define mmCP_PWR_CNTL                                                           0x3078\n#define mmCP_MEM_SLP_CNTL                                                       0x3079\n#define mmCP_ECC_FIRSTOCCURRENCE                                                0x307a\n#define mmCP_ECC_FIRSTOCCURRENCE_RING0                                          0x307b\n#define mmCP_ECC_FIRSTOCCURRENCE_RING1                                          0x307c\n#define mmCP_ECC_FIRSTOCCURRENCE_RING2                                          0x307d\n#define mmCP_CPF_DEBUG                                                          0x3080\n#define mmCP_FETCHER_SOURCE                                                     0x3082\n#define mmCP_PQ_WPTR_POLL_CNTL                                                  0x3083\n#define mmCP_PQ_WPTR_POLL_CNTL1                                                 0x3084\n#define mmCPC_INT_CNTL                                                          0x30b4\n#define mmCP_ME1_PIPE0_INT_CNTL                                                 0x3085\n#define mmCP_ME1_PIPE1_INT_CNTL                                                 0x3086\n#define mmCP_ME1_PIPE2_INT_CNTL                                                 0x3087\n#define mmCP_ME1_PIPE3_INT_CNTL                                                 0x3088\n#define mmCP_ME2_PIPE0_INT_CNTL                                                 0x3089\n#define mmCP_ME2_PIPE1_INT_CNTL                                                 0x308a\n#define mmCP_ME2_PIPE2_INT_CNTL                                                 0x308b\n#define mmCP_ME2_PIPE3_INT_CNTL                                                 0x308c\n#define mmCPC_INT_STATUS                                                        0x30b5\n#define mmCP_ME1_PIPE0_INT_STATUS                                               0x308d\n#define mmCP_ME1_PIPE1_INT_STATUS                                               0x308e\n#define mmCP_ME1_PIPE2_INT_STATUS                                               0x308f\n#define mmCP_ME1_PIPE3_INT_STATUS                                               0x3090\n#define mmCP_ME2_PIPE0_INT_STATUS                                               0x3091\n#define mmCP_ME2_PIPE1_INT_STATUS                                               0x3092\n#define mmCP_ME2_PIPE2_INT_STATUS                                               0x3093\n#define mmCP_ME2_PIPE3_INT_STATUS                                               0x3094\n#define mmCP_ME1_INT_STAT_DEBUG                                                 0x3095\n#define mmCP_ME2_INT_STAT_DEBUG                                                 0x3096\n#define mmCP_ME1_PIPE_PRIORITY_CNTS                                             0x3099\n#define mmCP_ME1_PIPE0_PRIORITY                                                 0x309a\n#define mmCP_ME1_PIPE1_PRIORITY                                                 0x309b\n#define mmCP_ME1_PIPE2_PRIORITY                                                 0x309c\n#define mmCP_ME1_PIPE3_PRIORITY                                                 0x309d\n#define mmCP_ME2_PIPE_PRIORITY_CNTS                                             0x309e\n#define mmCP_ME2_PIPE0_PRIORITY                                                 0x309f\n#define mmCP_ME2_PIPE1_PRIORITY                                                 0x30a0\n#define mmCP_ME2_PIPE2_PRIORITY                                                 0x30a1\n#define mmCP_ME2_PIPE3_PRIORITY                                                 0x30a2\n#define mmCP_CE_PRGRM_CNTR_START                                                0x30a3\n#define mmCP_PFP_PRGRM_CNTR_START                                               0x30a4\n#define mmCP_ME_PRGRM_CNTR_START                                                0x30a5\n#define mmCP_MEC1_PRGRM_CNTR_START                                              0x30a6\n#define mmCP_MEC2_PRGRM_CNTR_START                                              0x30a7\n#define mmCP_CE_INTR_ROUTINE_START                                              0x30a8\n#define mmCP_PFP_INTR_ROUTINE_START                                             0x30a9\n#define mmCP_ME_INTR_ROUTINE_START                                              0x30aa\n#define mmCP_MEC1_INTR_ROUTINE_START                                            0x30ab\n#define mmCP_MEC2_INTR_ROUTINE_START                                            0x30ac\n#define mmCP_CONTEXT_CNTL                                                       0x30ad\n#define mmCP_MAX_CONTEXT                                                        0x30ae\n#define mmCP_IQ_WAIT_TIME1                                                      0x30af\n#define mmCP_IQ_WAIT_TIME2                                                      0x30b0\n#define mmCP_VMID_RESET                                                         0x30b3\n#define mmCP_VMID_PREEMPT                                                       0x30b6\n#define mmCPC_INT_CNTX_ID                                                       0x30b7\n#define mmCP_PQ_STATUS                                                          0x30b8\n#define mmCP_CPC_STATUS                                                         0x2084\n#define mmCP_CPC_BUSY_STAT                                                      0x2085\n#define mmCP_CPC_STALLED_STAT1                                                  0x2086\n#define mmCP_CPF_STATUS                                                         0x2087\n#define mmCP_CPF_BUSY_STAT                                                      0x2088\n#define mmCP_CPF_STALLED_STAT1                                                  0x2089\n#define mmCP_CPC_MC_CNTL                                                        0x208a\n#define mmCP_CPC_GRBM_FREE_COUNT                                                0x208b\n#define mmCP_MEC_CNTL                                                           0x208d\n#define mmCP_MEC_ME1_HEADER_DUMP                                                0x208e\n#define mmCP_MEC_ME2_HEADER_DUMP                                                0x208f\n#define mmCP_CPC_SCRATCH_INDEX                                                  0x2090\n#define mmCP_CPC_SCRATCH_DATA                                                   0x2091\n#define mmCPG_PERFCOUNTER1_SELECT                                               0xd800\n#define mmCPG_PERFCOUNTER1_LO                                                   0xd000\n#define mmCPG_PERFCOUNTER1_HI                                                   0xd001\n#define mmCPG_PERFCOUNTER0_SELECT1                                              0xd801\n#define mmCPG_PERFCOUNTER0_SELECT                                               0xd802\n#define mmCPG_PERFCOUNTER0_LO                                                   0xd002\n#define mmCPG_PERFCOUNTER0_HI                                                   0xd003\n#define mmCPC_PERFCOUNTER1_SELECT                                               0xd803\n#define mmCPC_PERFCOUNTER1_LO                                                   0xd004\n#define mmCPC_PERFCOUNTER1_HI                                                   0xd005\n#define mmCPC_PERFCOUNTER0_SELECT1                                              0xd804\n#define mmCPC_PERFCOUNTER0_SELECT                                               0xd809\n#define mmCPC_PERFCOUNTER0_LO                                                   0xd006\n#define mmCPC_PERFCOUNTER0_HI                                                   0xd007\n#define mmCPF_PERFCOUNTER1_SELECT                                               0xd805\n#define mmCPF_PERFCOUNTER1_LO                                                   0xd008\n#define mmCPF_PERFCOUNTER1_HI                                                   0xd009\n#define mmCPF_PERFCOUNTER0_SELECT1                                              0xd806\n#define mmCPF_PERFCOUNTER0_SELECT                                               0xd807\n#define mmCPF_PERFCOUNTER0_LO                                                   0xd00a\n#define mmCPF_PERFCOUNTER0_HI                                                   0xd00b\n#define mmCP_CPC_HALT_HYST_COUNT                                                0x20a7\n#define mmCP_DRAW_OBJECT                                                        0xd810\n#define mmCP_DRAW_OBJECT_COUNTER                                                0xd811\n#define mmCP_DRAW_WINDOW_MASK_HI                                                0xd812\n#define mmCP_DRAW_WINDOW_HI                                                     0xd813\n#define mmCP_DRAW_WINDOW_LO                                                     0xd814\n#define mmCP_DRAW_WINDOW_CNTL                                                   0xd815\n#define mmCP_PRT_LOD_STATS_CNTL0                                                0x20ad\n#define mmCP_PRT_LOD_STATS_CNTL1                                                0x20ae\n#define mmCP_PRT_LOD_STATS_CNTL2                                                0x20af\n#define mmCP_CE_COMPARE_COUNT                                                   0x20c0\n#define mmCP_CE_DE_COUNT                                                        0x20c1\n#define mmCP_DE_CE_COUNT                                                        0x20c2\n#define mmCP_DE_LAST_INVAL_COUNT                                                0x20c3\n#define mmCP_DE_DE_COUNT                                                        0x20c4\n#define mmCP_EOP_DONE_EVENT_CNTL                                                0xc0d5\n#define mmCP_EOP_DONE_DATA_CNTL                                                 0xc0d6\n#define mmCP_EOP_DONE_ADDR_LO                                                   0xc000\n#define mmCP_EOP_DONE_ADDR_HI                                                   0xc001\n#define mmCP_EOP_DONE_DATA_LO                                                   0xc002\n#define mmCP_EOP_DONE_DATA_HI                                                   0xc003\n#define mmCP_EOP_LAST_FENCE_LO                                                  0xc004\n#define mmCP_EOP_LAST_FENCE_HI                                                  0xc005\n#define mmCP_STREAM_OUT_ADDR_LO                                                 0xc006\n#define mmCP_STREAM_OUT_ADDR_HI                                                 0xc007\n#define mmCP_NUM_PRIM_WRITTEN_COUNT0_LO                                         0xc008\n#define mmCP_NUM_PRIM_WRITTEN_COUNT0_HI                                         0xc009\n#define mmCP_NUM_PRIM_NEEDED_COUNT0_LO                                          0xc00a\n#define mmCP_NUM_PRIM_NEEDED_COUNT0_HI                                          0xc00b\n#define mmCP_NUM_PRIM_WRITTEN_COUNT1_LO                                         0xc00c\n#define mmCP_NUM_PRIM_WRITTEN_COUNT1_HI                                         0xc00d\n#define mmCP_NUM_PRIM_NEEDED_COUNT1_LO                                          0xc00e\n#define mmCP_NUM_PRIM_NEEDED_COUNT1_HI                                          0xc00f\n#define mmCP_NUM_PRIM_WRITTEN_COUNT2_LO                                         0xc010\n#define mmCP_NUM_PRIM_WRITTEN_COUNT2_HI                                         0xc011\n#define mmCP_NUM_PRIM_NEEDED_COUNT2_LO                                          0xc012\n#define mmCP_NUM_PRIM_NEEDED_COUNT2_HI                                          0xc013\n#define mmCP_NUM_PRIM_WRITTEN_COUNT3_LO                                         0xc014\n#define mmCP_NUM_PRIM_WRITTEN_COUNT3_HI                                         0xc015\n#define mmCP_NUM_PRIM_NEEDED_COUNT3_LO                                          0xc016\n#define mmCP_NUM_PRIM_NEEDED_COUNT3_HI                                          0xc017\n#define mmCP_PIPE_STATS_ADDR_LO                                                 0xc018\n#define mmCP_PIPE_STATS_ADDR_HI                                                 0xc019\n#define mmCP_VGT_IAVERT_COUNT_LO                                                0xc01a\n#define mmCP_VGT_IAVERT_COUNT_HI                                                0xc01b\n#define mmCP_VGT_IAPRIM_COUNT_LO                                                0xc01c\n#define mmCP_VGT_IAPRIM_COUNT_HI                                                0xc01d\n#define mmCP_VGT_GSPRIM_COUNT_LO                                                0xc01e\n#define mmCP_VGT_GSPRIM_COUNT_HI                                                0xc01f\n#define mmCP_VGT_VSINVOC_COUNT_LO                                               0xc020\n#define mmCP_VGT_VSINVOC_COUNT_HI                                               0xc021\n#define mmCP_VGT_GSINVOC_COUNT_LO                                               0xc022\n#define mmCP_VGT_GSINVOC_COUNT_HI                                               0xc023\n#define mmCP_VGT_HSINVOC_COUNT_LO                                               0xc024\n#define mmCP_VGT_HSINVOC_COUNT_HI                                               0xc025\n#define mmCP_VGT_DSINVOC_COUNT_LO                                               0xc026\n#define mmCP_VGT_DSINVOC_COUNT_HI                                               0xc027\n#define mmCP_PA_CINVOC_COUNT_LO                                                 0xc028\n#define mmCP_PA_CINVOC_COUNT_HI                                                 0xc029\n#define mmCP_PA_CPRIM_COUNT_LO                                                  0xc02a\n#define mmCP_PA_CPRIM_COUNT_HI                                                  0xc02b\n#define mmCP_SC_PSINVOC_COUNT0_LO                                               0xc02c\n#define mmCP_SC_PSINVOC_COUNT0_HI                                               0xc02d\n#define mmCP_SC_PSINVOC_COUNT1_LO                                               0xc02e\n#define mmCP_SC_PSINVOC_COUNT1_HI                                               0xc02f\n#define mmCP_VGT_CSINVOC_COUNT_LO                                               0xc030\n#define mmCP_VGT_CSINVOC_COUNT_HI                                               0xc031\n#define mmCP_STRMOUT_CNTL                                                       0xc03f\n#define mmSCRATCH_REG0                                                          0xc040\n#define mmSCRATCH_REG1                                                          0xc041\n#define mmSCRATCH_REG2                                                          0xc042\n#define mmSCRATCH_REG3                                                          0xc043\n#define mmSCRATCH_REG4                                                          0xc044\n#define mmSCRATCH_REG5                                                          0xc045\n#define mmSCRATCH_REG6                                                          0xc046\n#define mmSCRATCH_REG7                                                          0xc047\n#define mmSCRATCH_UMSK                                                          0xc050\n#define mmSCRATCH_ADDR                                                          0xc051\n#define mmCP_PFP_ATOMIC_PREOP_LO                                                0xc052\n#define mmCP_PFP_ATOMIC_PREOP_HI                                                0xc053\n#define mmCP_PFP_GDS_ATOMIC0_PREOP_LO                                           0xc054\n#define mmCP_PFP_GDS_ATOMIC0_PREOP_HI                                           0xc055\n#define mmCP_PFP_GDS_ATOMIC1_PREOP_LO                                           0xc056\n#define mmCP_PFP_GDS_ATOMIC1_PREOP_HI                                           0xc057\n#define mmCP_APPEND_ADDR_LO                                                     0xc058\n#define mmCP_APPEND_ADDR_HI                                                     0xc059\n#define mmCP_APPEND_DATA                                                        0xc05a\n#define mmCP_APPEND_LAST_CS_FENCE                                               0xc05b\n#define mmCP_APPEND_LAST_PS_FENCE                                               0xc05c\n#define mmCP_ATOMIC_PREOP_LO                                                    0xc05d\n#define mmCP_ME_ATOMIC_PREOP_LO                                                 0xc05d\n#define mmCP_ATOMIC_PREOP_HI                                                    0xc05e\n#define mmCP_ME_ATOMIC_PREOP_HI                                                 0xc05e\n#define mmCP_GDS_ATOMIC0_PREOP_LO                                               0xc05f\n#define mmCP_ME_GDS_ATOMIC0_PREOP_LO                                            0xc05f\n#define mmCP_GDS_ATOMIC0_PREOP_HI                                               0xc060\n#define mmCP_ME_GDS_ATOMIC0_PREOP_HI                                            0xc060\n#define mmCP_GDS_ATOMIC1_PREOP_LO                                               0xc061\n#define mmCP_ME_GDS_ATOMIC1_PREOP_LO                                            0xc061\n#define mmCP_GDS_ATOMIC1_PREOP_HI                                               0xc062\n#define mmCP_ME_GDS_ATOMIC1_PREOP_HI                                            0xc062\n#define mmCP_ME_MC_WADDR_LO                                                     0xc069\n#define mmCP_ME_MC_WADDR_HI                                                     0xc06a\n#define mmCP_ME_MC_WDATA_LO                                                     0xc06b\n#define mmCP_ME_MC_WDATA_HI                                                     0xc06c\n#define mmCP_ME_MC_RADDR_LO                                                     0xc06d\n#define mmCP_ME_MC_RADDR_HI                                                     0xc06e\n#define mmCP_SEM_WAIT_TIMER                                                     0xc06f\n#define mmCP_SIG_SEM_ADDR_LO                                                    0xc070\n#define mmCP_SIG_SEM_ADDR_HI                                                    0xc071\n#define mmCP_WAIT_SEM_ADDR_LO                                                   0xc075\n#define mmCP_WAIT_SEM_ADDR_HI                                                   0xc076\n#define mmCP_WAIT_REG_MEM_TIMEOUT                                               0xc074\n#define mmCP_COHER_START_DELAY                                                  0xc07b\n#define mmCP_COHER_CNTL                                                         0xc07c\n#define mmCP_COHER_SIZE                                                         0xc07d\n#define mmCP_COHER_SIZE_HI                                                      0xc08c\n#define mmCP_COHER_BASE                                                         0xc07e\n#define mmCP_COHER_BASE_HI                                                      0xc079\n#define mmCP_COHER_STATUS                                                       0xc07f\n#define mmCOHER_DEST_BASE_0                                                     0xa092\n#define mmCOHER_DEST_BASE_1                                                     0xa093\n#define mmCOHER_DEST_BASE_2                                                     0xa07e\n#define mmCOHER_DEST_BASE_3                                                     0xa07f\n#define mmCOHER_DEST_BASE_HI_0                                                  0xa07a\n#define mmCOHER_DEST_BASE_HI_1                                                  0xa07b\n#define mmCOHER_DEST_BASE_HI_2                                                  0xa07c\n#define mmCOHER_DEST_BASE_HI_3                                                  0xa07d\n#define mmCP_DMA_ME_SRC_ADDR                                                    0xc080\n#define mmCP_DMA_ME_SRC_ADDR_HI                                                 0xc081\n#define mmCP_DMA_ME_DST_ADDR                                                    0xc082\n#define mmCP_DMA_ME_DST_ADDR_HI                                                 0xc083\n#define mmCP_DMA_ME_CONTROL                                                     0xc078\n#define mmCP_DMA_ME_COMMAND                                                     0xc084\n#define mmCP_DMA_PFP_SRC_ADDR                                                   0xc085\n#define mmCP_DMA_PFP_SRC_ADDR_HI                                                0xc086\n#define mmCP_DMA_PFP_DST_ADDR                                                   0xc087\n#define mmCP_DMA_PFP_DST_ADDR_HI                                                0xc088\n#define mmCP_DMA_PFP_CONTROL                                                    0xc077\n#define mmCP_DMA_PFP_COMMAND                                                    0xc089\n#define mmCP_DMA_CNTL                                                           0xc08a\n#define mmCP_DMA_READ_TAGS                                                      0xc08b\n#define mmCP_PFP_IB_CONTROL                                                     0xc08d\n#define mmCP_PFP_LOAD_CONTROL                                                   0xc08e\n#define mmCP_SCRATCH_INDEX                                                      0xc08f\n#define mmCP_SCRATCH_DATA                                                       0xc090\n#define mmCP_RB_OFFSET                                                          0xc091\n#define mmCP_IB1_OFFSET                                                         0xc092\n#define mmCP_IB2_OFFSET                                                         0xc093\n#define mmCP_IB1_PREAMBLE_BEGIN                                                 0xc094\n#define mmCP_IB1_PREAMBLE_END                                                   0xc095\n#define mmCP_IB2_PREAMBLE_BEGIN                                                 0xc096\n#define mmCP_IB2_PREAMBLE_END                                                   0xc097\n#define mmCP_CE_IB1_OFFSET                                                      0xc098\n#define mmCP_CE_IB2_OFFSET                                                      0xc099\n#define mmCP_CE_COUNTER                                                         0xc09a\n#define mmCP_STALLED_STAT1                                                      0x219d\n#define mmCP_STALLED_STAT2                                                      0x219e\n#define mmCP_STALLED_STAT3                                                      0x219c\n#define mmCP_BUSY_STAT                                                          0x219f\n#define mmCP_STAT                                                               0x21a0\n#define mmCP_ME_HEADER_DUMP                                                     0x21a1\n#define mmCP_PFP_HEADER_DUMP                                                    0x21a2\n#define mmCP_GRBM_FREE_COUNT                                                    0x21a3\n#define mmCP_CE_HEADER_DUMP                                                     0x21a4\n#define mmCP_MC_PACK_DELAY_CNT                                                  0x21a7\n#define mmCP_MC_TAG_CNTL                                                        0x21a8\n#define mmCP_MC_TAG_DATA                                                        0x21a9\n#define mmCP_CSF_STAT                                                           0x21b4\n#define mmCP_CSF_CNTL                                                           0x21b5\n#define mmCP_ME_CNTL                                                            0x21b6\n#define mmCP_CNTX_STAT                                                          0x21b8\n#define mmCP_ME_PREEMPTION                                                      0x21b9\n#define mmCP_RB0_RPTR                                                           0x21c0\n#define mmCP_RB_RPTR                                                            0x21c0\n#define mmCP_RB1_RPTR                                                           0x21bf\n#define mmCP_RB2_RPTR                                                           0x21be\n#define mmCP_RB_WPTR_DELAY                                                      0x21c1\n#define mmCP_RB_WPTR_POLL_CNTL                                                  0x21c2\n#define mmCP_CE_INIT_BASE_LO                                                    0xc0c3\n#define mmCP_CE_INIT_BASE_HI                                                    0xc0c4\n#define mmCP_CE_INIT_BUFSZ                                                      0xc0c5\n#define mmCP_CE_IB1_BASE_LO                                                     0xc0c6\n#define mmCP_CE_IB1_BASE_HI                                                     0xc0c7\n#define mmCP_CE_IB1_BUFSZ                                                       0xc0c8\n#define mmCP_CE_IB2_BASE_LO                                                     0xc0c9\n#define mmCP_CE_IB2_BASE_HI                                                     0xc0ca\n#define mmCP_CE_IB2_BUFSZ                                                       0xc0cb\n#define mmCP_IB1_BASE_LO                                                        0xc0cc\n#define mmCP_IB1_BASE_HI                                                        0xc0cd\n#define mmCP_IB1_BUFSZ                                                          0xc0ce\n#define mmCP_IB2_BASE_LO                                                        0xc0cf\n#define mmCP_IB2_BASE_HI                                                        0xc0d0\n#define mmCP_IB2_BUFSZ                                                          0xc0d1\n#define mmCP_ST_BASE_LO                                                         0xc0d2\n#define mmCP_ST_BASE_HI                                                         0xc0d3\n#define mmCP_ST_BUFSZ                                                           0xc0d4\n#define mmCP_ROQ_THRESHOLDS                                                     0x21bc\n#define mmCP_MEQ_STQ_THRESHOLD                                                  0x21bd\n#define mmCP_ROQ1_THRESHOLDS                                                    0x21d5\n#define mmCP_ROQ2_THRESHOLDS                                                    0x21d6\n#define mmCP_STQ_THRESHOLDS                                                     0x21d7\n#define mmCP_QUEUE_THRESHOLDS                                                   0x21d8\n#define mmCP_MEQ_THRESHOLDS                                                     0x21d9\n#define mmCP_ROQ_AVAIL                                                          0x21da\n#define mmCP_STQ_AVAIL                                                          0x21db\n#define mmCP_ROQ2_AVAIL                                                         0x21dc\n#define mmCP_MEQ_AVAIL                                                          0x21dd\n#define mmCP_CMD_INDEX                                                          0x21de\n#define mmCP_CMD_DATA                                                           0x21df\n#define mmCP_ROQ_RB_STAT                                                        0x21e0\n#define mmCP_ROQ_IB1_STAT                                                       0x21e1\n#define mmCP_ROQ_IB2_STAT                                                       0x21e2\n#define mmCP_STQ_STAT                                                           0x21e3\n#define mmCP_STQ_WR_STAT                                                        0x21e4\n#define mmCP_MEQ_STAT                                                           0x21e5\n#define mmCP_CEQ1_AVAIL                                                         0x21e6\n#define mmCP_CEQ2_AVAIL                                                         0x21e7\n#define mmCP_CE_ROQ_RB_STAT                                                     0x21e8\n#define mmCP_CE_ROQ_IB1_STAT                                                    0x21e9\n#define mmCP_CE_ROQ_IB2_STAT                                                    0x21ea\n#define mmCP_INT_STAT_DEBUG                                                     0x21f7\n#define mmCP_PERFMON_CNTL                                                       0xd808\n#define mmCP_PERFMON_CNTX_CNTL                                                  0xa0d8\n#define mmCP_RINGID                                                             0xa0d9\n#define mmCP_PIPEID                                                             0xa0d9\n#define mmCP_VMID                                                               0xa0da\n#define mmCP_HPD_ROQ_OFFSETS                                                    0x3240\n#define mmCP_HPD_EOP_BASE_ADDR                                                  0x3241\n#define mmCP_HPD_EOP_BASE_ADDR_HI                                               0x3242\n#define mmCP_HPD_EOP_VMID                                                       0x3243\n#define mmCP_HPD_EOP_CONTROL                                                    0x3244\n#define mmCP_MQD_BASE_ADDR                                                      0x3245\n#define mmCP_MQD_BASE_ADDR_HI                                                   0x3246\n#define mmCP_HQD_ACTIVE                                                         0x3247\n#define mmCP_HQD_VMID                                                           0x3248\n#define mmCP_HQD_PERSISTENT_STATE                                               0x3249\n#define mmCP_HQD_PIPE_PRIORITY                                                  0x324a\n#define mmCP_HQD_QUEUE_PRIORITY                                                 0x324b\n#define mmCP_HQD_QUANTUM                                                        0x324c\n#define mmCP_HQD_PQ_BASE                                                        0x324d\n#define mmCP_HQD_PQ_BASE_HI                                                     0x324e\n#define mmCP_HQD_PQ_RPTR                                                        0x324f\n#define mmCP_HQD_PQ_RPTR_REPORT_ADDR                                            0x3250\n#define mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI                                         0x3251\n#define mmCP_HQD_PQ_WPTR_POLL_ADDR                                              0x3252\n#define mmCP_HQD_PQ_WPTR_POLL_ADDR_HI                                           0x3253\n#define mmCP_HQD_PQ_DOORBELL_CONTROL                                            0x3254\n#define mmCP_HQD_PQ_WPTR                                                        0x3255\n#define mmCP_HQD_PQ_CONTROL                                                     0x3256\n#define mmCP_HQD_IB_BASE_ADDR                                                   0x3257\n#define mmCP_HQD_IB_BASE_ADDR_HI                                                0x3258\n#define mmCP_HQD_IB_RPTR                                                        0x3259\n#define mmCP_HQD_IB_CONTROL                                                     0x325a\n#define mmCP_HQD_IQ_TIMER                                                       0x325b\n#define mmCP_HQD_IQ_RPTR                                                        0x325c\n#define mmCP_HQD_DEQUEUE_REQUEST                                                0x325d\n#define mmCP_HQD_DMA_OFFLOAD                                                    0x325e\n#define mmCP_HQD_SEMA_CMD                                                       0x325f\n#define mmCP_HQD_MSG_TYPE                                                       0x3260\n#define mmCP_HQD_ATOMIC0_PREOP_LO                                               0x3261\n#define mmCP_HQD_ATOMIC0_PREOP_HI                                               0x3262\n#define mmCP_HQD_ATOMIC1_PREOP_LO                                               0x3263\n#define mmCP_HQD_ATOMIC1_PREOP_HI                                               0x3264\n#define mmCP_HQD_HQ_SCHEDULER0                                                  0x3265\n#define mmCP_HQD_HQ_SCHEDULER1                                                  0x3266\n#define mmCP_MQD_CONTROL                                                        0x3267\n#define mmDB_Z_READ_BASE                                                        0xa012\n#define mmDB_STENCIL_READ_BASE                                                  0xa013\n#define mmDB_Z_WRITE_BASE                                                       0xa014\n#define mmDB_STENCIL_WRITE_BASE                                                 0xa015\n#define mmDB_DEPTH_INFO                                                         0xa00f\n#define mmDB_Z_INFO                                                             0xa010\n#define mmDB_STENCIL_INFO                                                       0xa011\n#define mmDB_DEPTH_SIZE                                                         0xa016\n#define mmDB_DEPTH_SLICE                                                        0xa017\n#define mmDB_DEPTH_VIEW                                                         0xa002\n#define mmDB_RENDER_CONTROL                                                     0xa000\n#define mmDB_COUNT_CONTROL                                                      0xa001\n#define mmDB_RENDER_OVERRIDE                                                    0xa003\n#define mmDB_RENDER_OVERRIDE2                                                   0xa004\n#define mmDB_EQAA                                                               0xa201\n#define mmDB_SHADER_CONTROL                                                     0xa203\n#define mmDB_DEPTH_BOUNDS_MIN                                                   0xa008\n#define mmDB_DEPTH_BOUNDS_MAX                                                   0xa009\n#define mmDB_STENCIL_CLEAR                                                      0xa00a\n#define mmDB_DEPTH_CLEAR                                                        0xa00b\n#define mmDB_HTILE_DATA_BASE                                                    0xa005\n#define mmDB_HTILE_SURFACE                                                      0xa2af\n#define mmDB_PRELOAD_CONTROL                                                    0xa2b2\n#define mmDB_STENCILREFMASK                                                     0xa10c\n#define mmDB_STENCILREFMASK_BF                                                  0xa10d\n#define mmDB_SRESULTS_COMPARE_STATE0                                            0xa2b0\n#define mmDB_SRESULTS_COMPARE_STATE1                                            0xa2b1\n#define mmDB_DEPTH_CONTROL                                                      0xa200\n#define mmDB_STENCIL_CONTROL                                                    0xa10b\n#define mmDB_ALPHA_TO_MASK                                                      0xa2dc\n#define mmDB_PERFCOUNTER0_SELECT                                                0xdc40\n#define mmDB_PERFCOUNTER1_SELECT                                                0xdc42\n#define mmDB_PERFCOUNTER2_SELECT                                                0xdc44\n#define mmDB_PERFCOUNTER3_SELECT                                                0xdc46\n#define mmDB_PERFCOUNTER0_SELECT1                                               0xdc41\n#define mmDB_PERFCOUNTER1_SELECT1                                               0xdc43\n#define mmDB_PERFCOUNTER0_LO                                                    0xd440\n#define mmDB_PERFCOUNTER1_LO                                                    0xd442\n#define mmDB_PERFCOUNTER2_LO                                                    0xd444\n#define mmDB_PERFCOUNTER3_LO                                                    0xd446\n#define mmDB_PERFCOUNTER0_HI                                                    0xd441\n#define mmDB_PERFCOUNTER1_HI                                                    0xd443\n#define mmDB_PERFCOUNTER2_HI                                                    0xd445\n#define mmDB_PERFCOUNTER3_HI                                                    0xd447\n#define mmDB_DEBUG                                                              0x260c\n#define mmDB_DEBUG2                                                             0x260d\n#define mmDB_DEBUG3                                                             0x260e\n#define mmDB_DEBUG4                                                             0x260f\n#define mmDB_CREDIT_LIMIT                                                       0x2614\n#define mmDB_WATERMARKS                                                         0x2615\n#define mmDB_SUBTILE_CONTROL                                                    0x2616\n#define mmDB_FREE_CACHELINES                                                    0x2617\n#define mmDB_FIFO_DEPTH1                                                        0x2618\n#define mmDB_FIFO_DEPTH2                                                        0x2619\n#define mmDB_CGTT_CLK_CTRL_0                                                    0xf0a4\n#define mmDB_ZPASS_COUNT_LOW                                                    0xc3fe\n#define mmDB_ZPASS_COUNT_HI                                                     0xc3ff\n#define mmDB_RING_CONTROL                                                       0x261b\n#define mmDB_READ_DEBUG_0                                                       0x2620\n#define mmDB_READ_DEBUG_1                                                       0x2621\n#define mmDB_READ_DEBUG_2                                                       0x2622\n#define mmDB_READ_DEBUG_3                                                       0x2623\n#define mmDB_READ_DEBUG_4                                                       0x2624\n#define mmDB_READ_DEBUG_5                                                       0x2625\n#define mmDB_READ_DEBUG_6                                                       0x2626\n#define mmDB_READ_DEBUG_7                                                       0x2627\n#define mmDB_READ_DEBUG_8                                                       0x2628\n#define mmDB_READ_DEBUG_9                                                       0x2629\n#define mmDB_READ_DEBUG_A                                                       0x262a\n#define mmDB_READ_DEBUG_B                                                       0x262b\n#define mmDB_READ_DEBUG_C                                                       0x262c\n#define mmDB_READ_DEBUG_D                                                       0x262d\n#define mmDB_READ_DEBUG_E                                                       0x262e\n#define mmDB_READ_DEBUG_F                                                       0x262f\n#define mmDB_OCCLUSION_COUNT0_LOW                                               0xc3c0\n#define mmDB_OCCLUSION_COUNT0_HI                                                0xc3c1\n#define mmDB_OCCLUSION_COUNT1_LOW                                               0xc3c2\n#define mmDB_OCCLUSION_COUNT1_HI                                                0xc3c3\n#define mmDB_OCCLUSION_COUNT2_LOW                                               0xc3c4\n#define mmDB_OCCLUSION_COUNT2_HI                                                0xc3c5\n#define mmDB_OCCLUSION_COUNT3_LOW                                               0xc3c6\n#define mmDB_OCCLUSION_COUNT3_HI                                                0xc3c7\n#define mmCC_RB_REDUNDANCY                                                      0x263c\n#define mmCC_RB_BACKEND_DISABLE                                                 0x263d\n#define mmGC_USER_RB_REDUNDANCY                                                 0x26de\n#define mmGC_USER_RB_BACKEND_DISABLE                                            0x26df\n#define mmGB_ADDR_CONFIG                                                        0x263e\n#define mmGB_BACKEND_MAP                                                        0x263f\n#define mmGB_GPU_ID                                                             0x2640\n#define mmCC_RB_DAISY_CHAIN                                                     0x2641\n#define mmGB_TILE_MODE0                                                         0x2644\n#define mmGB_TILE_MODE1                                                         0x2645\n#define mmGB_TILE_MODE2                                                         0x2646\n#define mmGB_TILE_MODE3                                                         0x2647\n#define mmGB_TILE_MODE4                                                         0x2648\n#define mmGB_TILE_MODE5                                                         0x2649\n#define mmGB_TILE_MODE6                                                         0x264a\n#define mmGB_TILE_MODE7                                                         0x264b\n#define mmGB_TILE_MODE8                                                         0x264c\n#define mmGB_TILE_MODE9                                                         0x264d\n#define mmGB_TILE_MODE10                                                        0x264e\n#define mmGB_TILE_MODE11                                                        0x264f\n#define mmGB_TILE_MODE12                                                        0x2650\n#define mmGB_TILE_MODE13                                                        0x2651\n#define mmGB_TILE_MODE14                                                        0x2652\n#define mmGB_TILE_MODE15                                                        0x2653\n#define mmGB_TILE_MODE16                                                        0x2654\n#define mmGB_TILE_MODE17                                                        0x2655\n#define mmGB_TILE_MODE18                                                        0x2656\n#define mmGB_TILE_MODE19                                                        0x2657\n#define mmGB_TILE_MODE20                                                        0x2658\n#define mmGB_TILE_MODE21                                                        0x2659\n#define mmGB_TILE_MODE22                                                        0x265a\n#define mmGB_TILE_MODE23                                                        0x265b\n#define mmGB_TILE_MODE24                                                        0x265c\n#define mmGB_TILE_MODE25                                                        0x265d\n#define mmGB_TILE_MODE26                                                        0x265e\n#define mmGB_TILE_MODE27                                                        0x265f\n#define mmGB_TILE_MODE28                                                        0x2660\n#define mmGB_TILE_MODE29                                                        0x2661\n#define mmGB_TILE_MODE30                                                        0x2662\n#define mmGB_TILE_MODE31                                                        0x2663\n#define mmGB_MACROTILE_MODE0                                                    0x2664\n#define mmGB_MACROTILE_MODE1                                                    0x2665\n#define mmGB_MACROTILE_MODE2                                                    0x2666\n#define mmGB_MACROTILE_MODE3                                                    0x2667\n#define mmGB_MACROTILE_MODE4                                                    0x2668\n#define mmGB_MACROTILE_MODE5                                                    0x2669\n#define mmGB_MACROTILE_MODE6                                                    0x266a\n#define mmGB_MACROTILE_MODE7                                                    0x266b\n#define mmGB_MACROTILE_MODE8                                                    0x266c\n#define mmGB_MACROTILE_MODE9                                                    0x266d\n#define mmGB_MACROTILE_MODE10                                                   0x266e\n#define mmGB_MACROTILE_MODE11                                                   0x266f\n#define mmGB_MACROTILE_MODE12                                                   0x2670\n#define mmGB_MACROTILE_MODE13                                                   0x2671\n#define mmGB_MACROTILE_MODE14                                                   0x2672\n#define mmGB_MACROTILE_MODE15                                                   0x2673\n#define mmGB_EDC_MODE                                                           0x307e\n#define mmCC_GC_EDC_CONFIG                                                      0x3098\n#define mmRAS_SIGNATURE_CONTROL                                                 0x3380\n#define mmRAS_SIGNATURE_MASK                                                    0x3381\n#define mmRAS_SX_SIGNATURE0                                                     0x3382\n#define mmRAS_SX_SIGNATURE1                                                     0x3383\n#define mmRAS_SX_SIGNATURE2                                                     0x3384\n#define mmRAS_SX_SIGNATURE3                                                     0x3385\n#define mmRAS_DB_SIGNATURE0                                                     0x338b\n#define mmRAS_PA_SIGNATURE0                                                     0x338c\n#define mmRAS_VGT_SIGNATURE0                                                    0x338d\n#define mmRAS_SQ_SIGNATURE0                                                     0x338e\n#define mmRAS_SC_SIGNATURE0                                                     0x338f\n#define mmRAS_SC_SIGNATURE1                                                     0x3390\n#define mmRAS_SC_SIGNATURE2                                                     0x3391\n#define mmRAS_SC_SIGNATURE3                                                     0x3392\n#define mmRAS_SC_SIGNATURE4                                                     0x3393\n#define mmRAS_SC_SIGNATURE5                                                     0x3394\n#define mmRAS_SC_SIGNATURE6                                                     0x3395\n#define mmRAS_SC_SIGNATURE7                                                     0x3396\n#define mmRAS_IA_SIGNATURE0                                                     0x3397\n#define mmRAS_IA_SIGNATURE1                                                     0x3398\n#define mmRAS_SPI_SIGNATURE0                                                    0x3399\n#define mmRAS_SPI_SIGNATURE1                                                    0x339a\n#define mmRAS_TA_SIGNATURE0                                                     0x339b\n#define mmRAS_TD_SIGNATURE0                                                     0x339c\n#define mmRAS_CB_SIGNATURE0                                                     0x339d\n#define mmRAS_BCI_SIGNATURE0                                                    0x339e\n#define mmRAS_BCI_SIGNATURE1                                                    0x339f\n#define mmGRBM_CAM_INDEX                                                        0x3000\n#define mmGRBM_CAM_DATA                                                         0x3001\n#define mmGRBM_CNTL                                                             0x2000\n#define mmGRBM_SKEW_CNTL                                                        0x2001\n#define mmGRBM_PWR_CNTL                                                         0x2003\n#define mmGRBM_STATUS                                                           0x2004\n#define mmGRBM_STATUS2                                                          0x2002\n#define mmGRBM_STATUS_SE0                                                       0x2005\n#define mmGRBM_STATUS_SE1                                                       0x2006\n#define mmGRBM_STATUS_SE2                                                       0x200e\n#define mmGRBM_STATUS_SE3                                                       0x200f\n#define mmGRBM_SOFT_RESET                                                       0x2008\n#define mmGRBM_DEBUG_CNTL                                                       0x2009\n#define mmGRBM_DEBUG_DATA                                                       0x200a\n#define mmGRBM_GFX_INDEX                                                        0xc200\n#define mmGRBM_GFX_CLKEN_CNTL                                                   0x200c\n#define mmGRBM_WAIT_IDLE_CLOCKS                                                 0x200d\n#define mmGRBM_DEBUG                                                            0x2014\n#define mmGRBM_DEBUG_SNAPSHOT                                                   0x2015\n#define mmGRBM_READ_ERROR                                                       0x2016\n#define mmGRBM_READ_ERROR2                                                      0x2017\n#define mmGRBM_INT_CNTL                                                         0x2018\n#define mmGRBM_PERFCOUNTER0_SELECT                                              0xd840\n#define mmGRBM_PERFCOUNTER1_SELECT                                              0xd841\n#define mmGRBM_SE0_PERFCOUNTER_SELECT                                           0xd842\n#define mmGRBM_SE1_PERFCOUNTER_SELECT                                           0xd843\n#define mmGRBM_SE2_PERFCOUNTER_SELECT                                           0xd844\n#define mmGRBM_SE3_PERFCOUNTER_SELECT                                           0xd845\n#define mmGRBM_PERFCOUNTER0_LO                                                  0xd040\n#define mmGRBM_PERFCOUNTER0_HI                                                  0xd041\n#define mmGRBM_PERFCOUNTER1_LO                                                  0xd043\n#define mmGRBM_PERFCOUNTER1_HI                                                  0xd044\n#define mmGRBM_SE0_PERFCOUNTER_LO                                               0xd045\n#define mmGRBM_SE0_PERFCOUNTER_HI                                               0xd046\n#define mmGRBM_SE1_PERFCOUNTER_LO                                               0xd047\n#define mmGRBM_SE1_PERFCOUNTER_HI                                               0xd048\n#define mmGRBM_SE2_PERFCOUNTER_LO                                               0xd049\n#define mmGRBM_SE2_PERFCOUNTER_HI                                               0xd04a\n#define mmGRBM_SE3_PERFCOUNTER_LO                                               0xd04b\n#define mmGRBM_SE3_PERFCOUNTER_HI                                               0xd04c\n#define mmGRBM_SCRATCH_REG0                                                     0x2040\n#define mmGRBM_SCRATCH_REG1                                                     0x2041\n#define mmGRBM_SCRATCH_REG2                                                     0x2042\n#define mmGRBM_SCRATCH_REG3                                                     0x2043\n#define mmGRBM_SCRATCH_REG4                                                     0x2044\n#define mmGRBM_SCRATCH_REG5                                                     0x2045\n#define mmGRBM_SCRATCH_REG6                                                     0x2046\n#define mmGRBM_SCRATCH_REG7                                                     0x2047\n#define mmDEBUG_INDEX                                                           0x203c\n#define mmDEBUG_DATA                                                            0x203d\n#define mmGRBM_NOWHERE                                                          0x203f\n#define mmPA_CL_VPORT_XSCALE                                                    0xa10f\n#define mmPA_CL_VPORT_XOFFSET                                                   0xa110\n#define mmPA_CL_VPORT_YSCALE                                                    0xa111\n#define mmPA_CL_VPORT_YOFFSET                                                   0xa112\n#define mmPA_CL_VPORT_ZSCALE                                                    0xa113\n#define mmPA_CL_VPORT_ZOFFSET                                                   0xa114\n#define mmPA_CL_VPORT_XSCALE_1                                                  0xa115\n#define mmPA_CL_VPORT_XSCALE_2                                                  0xa11b\n#define mmPA_CL_VPORT_XSCALE_3                                                  0xa121\n#define mmPA_CL_VPORT_XSCALE_4                                                  0xa127\n#define mmPA_CL_VPORT_XSCALE_5                                                  0xa12d\n#define mmPA_CL_VPORT_XSCALE_6                                                  0xa133\n#define mmPA_CL_VPORT_XSCALE_7                                                  0xa139\n#define mmPA_CL_VPORT_XSCALE_8                                                  0xa13f\n#define mmPA_CL_VPORT_XSCALE_9                                                  0xa145\n#define mmPA_CL_VPORT_XSCALE_10                                                 0xa14b\n#define mmPA_CL_VPORT_XSCALE_11                                                 0xa151\n#define mmPA_CL_VPORT_XSCALE_12                                                 0xa157\n#define mmPA_CL_VPORT_XSCALE_13                                                 0xa15d\n#define mmPA_CL_VPORT_XSCALE_14                                                 0xa163\n#define mmPA_CL_VPORT_XSCALE_15                                                 0xa169\n#define mmPA_CL_VPORT_XOFFSET_1                                                 0xa116\n#define mmPA_CL_VPORT_XOFFSET_2                                                 0xa11c\n#define mmPA_CL_VPORT_XOFFSET_3                                                 0xa122\n#define mmPA_CL_VPORT_XOFFSET_4                                                 0xa128\n#define mmPA_CL_VPORT_XOFFSET_5                                                 0xa12e\n#define mmPA_CL_VPORT_XOFFSET_6                                                 0xa134\n#define mmPA_CL_VPORT_XOFFSET_7                                                 0xa13a\n#define mmPA_CL_VPORT_XOFFSET_8                                                 0xa140\n#define mmPA_CL_VPORT_XOFFSET_9                                                 0xa146\n#define mmPA_CL_VPORT_XOFFSET_10                                                0xa14c\n#define mmPA_CL_VPORT_XOFFSET_11                                                0xa152\n#define mmPA_CL_VPORT_XOFFSET_12                                                0xa158\n#define mmPA_CL_VPORT_XOFFSET_13                                                0xa15e\n#define mmPA_CL_VPORT_XOFFSET_14                                                0xa164\n#define mmPA_CL_VPORT_XOFFSET_15                                                0xa16a\n#define mmPA_CL_VPORT_YSCALE_1                                                  0xa117\n#define mmPA_CL_VPORT_YSCALE_2                                                  0xa11d\n#define mmPA_CL_VPORT_YSCALE_3                                                  0xa123\n#define mmPA_CL_VPORT_YSCALE_4                                                  0xa129\n#define mmPA_CL_VPORT_YSCALE_5                                                  0xa12f\n#define mmPA_CL_VPORT_YSCALE_6                                                  0xa135\n#define mmPA_CL_VPORT_YSCALE_7                                                  0xa13b\n#define mmPA_CL_VPORT_YSCALE_8                                                  0xa141\n#define mmPA_CL_VPORT_YSCALE_9                                                  0xa147\n#define mmPA_CL_VPORT_YSCALE_10                                                 0xa14d\n#define mmPA_CL_VPORT_YSCALE_11                                                 0xa153\n#define mmPA_CL_VPORT_YSCALE_12                                                 0xa159\n#define mmPA_CL_VPORT_YSCALE_13                                                 0xa15f\n#define mmPA_CL_VPORT_YSCALE_14                                                 0xa165\n#define mmPA_CL_VPORT_YSCALE_15                                                 0xa16b\n#define mmPA_CL_VPORT_YOFFSET_1                                                 0xa118\n#define mmPA_CL_VPORT_YOFFSET_2                                                 0xa11e\n#define mmPA_CL_VPORT_YOFFSET_3                                                 0xa124\n#define mmPA_CL_VPORT_YOFFSET_4                                                 0xa12a\n#define mmPA_CL_VPORT_YOFFSET_5                                                 0xa130\n#define mmPA_CL_VPORT_YOFFSET_6                                                 0xa136\n#define mmPA_CL_VPORT_YOFFSET_7                                                 0xa13c\n#define mmPA_CL_VPORT_YOFFSET_8                                                 0xa142\n#define mmPA_CL_VPORT_YOFFSET_9                                                 0xa148\n#define mmPA_CL_VPORT_YOFFSET_10                                                0xa14e\n#define mmPA_CL_VPORT_YOFFSET_11                                                0xa154\n#define mmPA_CL_VPORT_YOFFSET_12                                                0xa15a\n#define mmPA_CL_VPORT_YOFFSET_13                                                0xa160\n#define mmPA_CL_VPORT_YOFFSET_14                                                0xa166\n#define mmPA_CL_VPORT_YOFFSET_15                                                0xa16c\n#define mmPA_CL_VPORT_ZSCALE_1                                                  0xa119\n#define mmPA_CL_VPORT_ZSCALE_2                                                  0xa11f\n#define mmPA_CL_VPORT_ZSCALE_3                                                  0xa125\n#define mmPA_CL_VPORT_ZSCALE_4                                                  0xa12b\n#define mmPA_CL_VPORT_ZSCALE_5                                                  0xa131\n#define mmPA_CL_VPORT_ZSCALE_6                                                  0xa137\n#define mmPA_CL_VPORT_ZSCALE_7                                                  0xa13d\n#define mmPA_CL_VPORT_ZSCALE_8                                                  0xa143\n#define mmPA_CL_VPORT_ZSCALE_9                                                  0xa149\n#define mmPA_CL_VPORT_ZSCALE_10                                                 0xa14f\n#define mmPA_CL_VPORT_ZSCALE_11                                                 0xa155\n#define mmPA_CL_VPORT_ZSCALE_12                                                 0xa15b\n#define mmPA_CL_VPORT_ZSCALE_13                                                 0xa161\n#define mmPA_CL_VPORT_ZSCALE_14                                                 0xa167\n#define mmPA_CL_VPORT_ZSCALE_15                                                 0xa16d\n#define mmPA_CL_VPORT_ZOFFSET_1                                                 0xa11a\n#define mmPA_CL_VPORT_ZOFFSET_2                                                 0xa120\n#define mmPA_CL_VPORT_ZOFFSET_3                                                 0xa126\n#define mmPA_CL_VPORT_ZOFFSET_4                                                 0xa12c\n#define mmPA_CL_VPORT_ZOFFSET_5                                                 0xa132\n#define mmPA_CL_VPORT_ZOFFSET_6                                                 0xa138\n#define mmPA_CL_VPORT_ZOFFSET_7                                                 0xa13e\n#define mmPA_CL_VPORT_ZOFFSET_8                                                 0xa144\n#define mmPA_CL_VPORT_ZOFFSET_9                                                 0xa14a\n#define mmPA_CL_VPORT_ZOFFSET_10                                                0xa150\n#define mmPA_CL_VPORT_ZOFFSET_11                                                0xa156\n#define mmPA_CL_VPORT_ZOFFSET_12                                                0xa15c\n#define mmPA_CL_VPORT_ZOFFSET_13                                                0xa162\n#define mmPA_CL_VPORT_ZOFFSET_14                                                0xa168\n#define mmPA_CL_VPORT_ZOFFSET_15                                                0xa16e\n#define mmPA_CL_VTE_CNTL                                                        0xa206\n#define mmPA_CL_VS_OUT_CNTL                                                     0xa207\n#define mmPA_CL_NANINF_CNTL                                                     0xa208\n#define mmPA_CL_CLIP_CNTL                                                       0xa204\n#define mmPA_CL_GB_VERT_CLIP_ADJ                                                0xa2fa\n#define mmPA_CL_GB_VERT_DISC_ADJ                                                0xa2fb\n#define mmPA_CL_GB_HORZ_CLIP_ADJ                                                0xa2fc\n#define mmPA_CL_GB_HORZ_DISC_ADJ                                                0xa2fd\n#define mmPA_CL_UCP_0_X                                                         0xa16f\n#define mmPA_CL_UCP_0_Y                                                         0xa170\n#define mmPA_CL_UCP_0_Z                                                         0xa171\n#define mmPA_CL_UCP_0_W                                                         0xa172\n#define mmPA_CL_UCP_1_X                                                         0xa173\n#define mmPA_CL_UCP_1_Y                                                         0xa174\n#define mmPA_CL_UCP_1_Z                                                         0xa175\n#define mmPA_CL_UCP_1_W                                                         0xa176\n#define mmPA_CL_UCP_2_X                                                         0xa177\n#define mmPA_CL_UCP_2_Y                                                         0xa178\n#define mmPA_CL_UCP_2_Z                                                         0xa179\n#define mmPA_CL_UCP_2_W                                                         0xa17a\n#define mmPA_CL_UCP_3_X                                                         0xa17b\n#define mmPA_CL_UCP_3_Y                                                         0xa17c\n#define mmPA_CL_UCP_3_Z                                                         0xa17d\n#define mmPA_CL_UCP_3_W                                                         0xa17e\n#define mmPA_CL_UCP_4_X                                                         0xa17f\n#define mmPA_CL_UCP_4_Y                                                         0xa180\n#define mmPA_CL_UCP_4_Z                                                         0xa181\n#define mmPA_CL_UCP_4_W                                                         0xa182\n#define mmPA_CL_UCP_5_X                                                         0xa183\n#define mmPA_CL_UCP_5_Y                                                         0xa184\n#define mmPA_CL_UCP_5_Z                                                         0xa185\n#define mmPA_CL_UCP_5_W                                                         0xa186\n#define mmPA_CL_POINT_X_RAD                                                     0xa1f5\n#define mmPA_CL_POINT_Y_RAD                                                     0xa1f6\n#define mmPA_CL_POINT_SIZE                                                      0xa1f7\n#define mmPA_CL_POINT_CULL_RAD                                                  0xa1f8\n#define mmPA_CL_ENHANCE                                                         0x2285\n#define mmPA_CL_RESET_DEBUG                                                     0x2286\n#define mmPA_SU_VTX_CNTL                                                        0xa2f9\n#define mmPA_SU_POINT_SIZE                                                      0xa280\n#define mmPA_SU_POINT_MINMAX                                                    0xa281\n#define mmPA_SU_LINE_CNTL                                                       0xa282\n#define mmPA_SU_LINE_STIPPLE_CNTL                                               0xa209\n#define mmPA_SU_LINE_STIPPLE_SCALE                                              0xa20a\n#define mmPA_SU_PRIM_FILTER_CNTL                                                0xa20b\n#define mmPA_SU_SC_MODE_CNTL                                                    0xa205\n#define mmPA_SU_POLY_OFFSET_DB_FMT_CNTL                                         0xa2de\n#define mmPA_SU_POLY_OFFSET_CLAMP                                               0xa2df\n#define mmPA_SU_POLY_OFFSET_FRONT_SCALE                                         0xa2e0\n#define mmPA_SU_POLY_OFFSET_FRONT_OFFSET                                        0xa2e1\n#define mmPA_SU_POLY_OFFSET_BACK_SCALE                                          0xa2e2\n#define mmPA_SU_POLY_OFFSET_BACK_OFFSET                                         0xa2e3\n#define mmPA_SU_HARDWARE_SCREEN_OFFSET                                          0xa08d\n#define mmPA_SU_LINE_STIPPLE_VALUE                                              0xc280\n#define mmPA_SU_PERFCOUNTER0_SELECT                                             0xd900\n#define mmPA_SU_PERFCOUNTER0_SELECT1                                            0xd901\n#define mmPA_SU_PERFCOUNTER1_SELECT                                             0xd902\n#define mmPA_SU_PERFCOUNTER1_SELECT1                                            0xd903\n#define mmPA_SU_PERFCOUNTER2_SELECT                                             0xd904\n#define mmPA_SU_PERFCOUNTER3_SELECT                                             0xd905\n#define mmPA_SU_PERFCOUNTER0_LO                                                 0xd100\n#define mmPA_SU_PERFCOUNTER0_HI                                                 0xd101\n#define mmPA_SU_PERFCOUNTER1_LO                                                 0xd102\n#define mmPA_SU_PERFCOUNTER1_HI                                                 0xd103\n#define mmPA_SU_PERFCOUNTER2_LO                                                 0xd104\n#define mmPA_SU_PERFCOUNTER2_HI                                                 0xd105\n#define mmPA_SU_PERFCOUNTER3_LO                                                 0xd106\n#define mmPA_SU_PERFCOUNTER3_HI                                                 0xd107\n#define mmPA_SC_AA_CONFIG                                                       0xa2f8\n#define mmPA_SC_AA_MASK_X0Y0_X1Y0                                               0xa30e\n#define mmPA_SC_AA_MASK_X0Y1_X1Y1                                               0xa30f\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0                                     0xa2fe\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1                                     0xa2ff\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2                                     0xa300\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3                                     0xa301\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0                                     0xa302\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1                                     0xa303\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2                                     0xa304\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3                                     0xa305\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0                                     0xa306\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1                                     0xa307\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2                                     0xa308\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3                                     0xa309\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0                                     0xa30a\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1                                     0xa30b\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2                                     0xa30c\n#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3                                     0xa30d\n#define mmPA_SC_CENTROID_PRIORITY_0                                             0xa2f5\n#define mmPA_SC_CENTROID_PRIORITY_1                                             0xa2f6\n#define mmPA_SC_CLIPRECT_0_TL                                                   0xa084\n#define mmPA_SC_CLIPRECT_0_BR                                                   0xa085\n#define mmPA_SC_CLIPRECT_1_TL                                                   0xa086\n#define mmPA_SC_CLIPRECT_1_BR                                                   0xa087\n#define mmPA_SC_CLIPRECT_2_TL                                                   0xa088\n#define mmPA_SC_CLIPRECT_2_BR                                                   0xa089\n#define mmPA_SC_CLIPRECT_3_TL                                                   0xa08a\n#define mmPA_SC_CLIPRECT_3_BR                                                   0xa08b\n#define mmPA_SC_CLIPRECT_RULE                                                   0xa083\n#define mmPA_SC_EDGERULE                                                        0xa08c\n#define mmPA_SC_LINE_CNTL                                                       0xa2f7\n#define mmPA_SC_LINE_STIPPLE                                                    0xa283\n#define mmPA_SC_MODE_CNTL_0                                                     0xa292\n#define mmPA_SC_MODE_CNTL_1                                                     0xa293\n#define mmPA_SC_RASTER_CONFIG                                                   0xa0d4\n#define mmPA_SC_RASTER_CONFIG_1                                                 0xa0d5\n#define mmPA_SC_SCREEN_EXTENT_CONTROL                                           0xa0d6\n#define mmPA_SC_GENERIC_SCISSOR_TL                                              0xa090\n#define mmPA_SC_GENERIC_SCISSOR_BR                                              0xa091\n#define mmPA_SC_SCREEN_SCISSOR_TL                                               0xa00c\n#define mmPA_SC_SCREEN_SCISSOR_BR                                               0xa00d\n#define mmPA_SC_WINDOW_OFFSET                                                   0xa080\n#define mmPA_SC_WINDOW_SCISSOR_TL                                               0xa081\n#define mmPA_SC_WINDOW_SCISSOR_BR                                               0xa082\n#define mmPA_SC_VPORT_SCISSOR_0_TL                                              0xa094\n#define mmPA_SC_VPORT_SCISSOR_1_TL                                              0xa096\n#define mmPA_SC_VPORT_SCISSOR_2_TL                                              0xa098\n#define mmPA_SC_VPORT_SCISSOR_3_TL                                              0xa09a\n#define mmPA_SC_VPORT_SCISSOR_4_TL                                              0xa09c\n#define mmPA_SC_VPORT_SCISSOR_5_TL                                              0xa09e\n#define mmPA_SC_VPORT_SCISSOR_6_TL                                              0xa0a0\n#define mmPA_SC_VPORT_SCISSOR_7_TL                                              0xa0a2\n#define mmPA_SC_VPORT_SCISSOR_8_TL                                              0xa0a4\n#define mmPA_SC_VPORT_SCISSOR_9_TL                                              0xa0a6\n#define mmPA_SC_VPORT_SCISSOR_10_TL                                             0xa0a8\n#define mmPA_SC_VPORT_SCISSOR_11_TL                                             0xa0aa\n#define mmPA_SC_VPORT_SCISSOR_12_TL                                             0xa0ac\n#define mmPA_SC_VPORT_SCISSOR_13_TL                                             0xa0ae\n#define mmPA_SC_VPORT_SCISSOR_14_TL                                             0xa0b0\n#define mmPA_SC_VPORT_SCISSOR_15_TL                                             0xa0b2\n#define mmPA_SC_VPORT_SCISSOR_0_BR                                              0xa095\n#define mmPA_SC_VPORT_SCISSOR_1_BR                                              0xa097\n#define mmPA_SC_VPORT_SCISSOR_2_BR                                              0xa099\n#define mmPA_SC_VPORT_SCISSOR_3_BR                                              0xa09b\n#define mmPA_SC_VPORT_SCISSOR_4_BR                                              0xa09d\n#define mmPA_SC_VPORT_SCISSOR_5_BR                                              0xa09f\n#define mmPA_SC_VPORT_SCISSOR_6_BR                                              0xa0a1\n#define mmPA_SC_VPORT_SCISSOR_7_BR                                              0xa0a3\n#define mmPA_SC_VPORT_SCISSOR_8_BR                                              0xa0a5\n#define mmPA_SC_VPORT_SCISSOR_9_BR                                              0xa0a7\n#define mmPA_SC_VPORT_SCISSOR_10_BR                                             0xa0a9\n#define mmPA_SC_VPORT_SCISSOR_11_BR                                             0xa0ab\n#define mmPA_SC_VPORT_SCISSOR_12_BR                                             0xa0ad\n#define mmPA_SC_VPORT_SCISSOR_13_BR                                             0xa0af\n#define mmPA_SC_VPORT_SCISSOR_14_BR                                             0xa0b1\n#define mmPA_SC_VPORT_SCISSOR_15_BR                                             0xa0b3\n#define mmPA_SC_VPORT_ZMIN_0                                                    0xa0b4\n#define mmPA_SC_VPORT_ZMIN_1                                                    0xa0b6\n#define mmPA_SC_VPORT_ZMIN_2                                                    0xa0b8\n#define mmPA_SC_VPORT_ZMIN_3                                                    0xa0ba\n#define mmPA_SC_VPORT_ZMIN_4                                                    0xa0bc\n#define mmPA_SC_VPORT_ZMIN_5                                                    0xa0be\n#define mmPA_SC_VPORT_ZMIN_6                                                    0xa0c0\n#define mmPA_SC_VPORT_ZMIN_7                                                    0xa0c2\n#define mmPA_SC_VPORT_ZMIN_8                                                    0xa0c4\n#define mmPA_SC_VPORT_ZMIN_9                                                    0xa0c6\n#define mmPA_SC_VPORT_ZMIN_10                                                   0xa0c8\n#define mmPA_SC_VPORT_ZMIN_11                                                   0xa0ca\n#define mmPA_SC_VPORT_ZMIN_12                                                   0xa0cc\n#define mmPA_SC_VPORT_ZMIN_13                                                   0xa0ce\n#define mmPA_SC_VPORT_ZMIN_14                                                   0xa0d0\n#define mmPA_SC_VPORT_ZMIN_15                                                   0xa0d2\n#define mmPA_SC_VPORT_ZMAX_0                                                    0xa0b5\n#define mmPA_SC_VPORT_ZMAX_1                                                    0xa0b7\n#define mmPA_SC_VPORT_ZMAX_2                                                    0xa0b9\n#define mmPA_SC_VPORT_ZMAX_3                                                    0xa0bb\n#define mmPA_SC_VPORT_ZMAX_4                                                    0xa0bd\n#define mmPA_SC_VPORT_ZMAX_5                                                    0xa0bf\n#define mmPA_SC_VPORT_ZMAX_6                                                    0xa0c1\n#define mmPA_SC_VPORT_ZMAX_7                                                    0xa0c3\n#define mmPA_SC_VPORT_ZMAX_8                                                    0xa0c5\n#define mmPA_SC_VPORT_ZMAX_9                                                    0xa0c7\n#define mmPA_SC_VPORT_ZMAX_10                                                   0xa0c9\n#define mmPA_SC_VPORT_ZMAX_11                                                   0xa0cb\n#define mmPA_SC_VPORT_ZMAX_12                                                   0xa0cd\n#define mmPA_SC_VPORT_ZMAX_13                                                   0xa0cf\n#define mmPA_SC_VPORT_ZMAX_14                                                   0xa0d1\n#define mmPA_SC_VPORT_ZMAX_15                                                   0xa0d3\n#define mmPA_SC_ENHANCE                                                         0x22fc\n#define mmPA_SC_FIFO_SIZE                                                       0x22f3\n#define mmPA_SC_IF_FIFO_SIZE                                                    0x22f5\n#define mmPA_SC_FORCE_EOV_MAX_CNTS                                              0x22c9\n#define mmPA_SC_LINE_STIPPLE_STATE                                              0xc281\n#define mmPA_SC_SCREEN_EXTENT_MIN_0                                             0xc284\n#define mmPA_SC_SCREEN_EXTENT_MAX_0                                             0xc285\n#define mmPA_SC_SCREEN_EXTENT_MIN_1                                             0xc286\n#define mmPA_SC_SCREEN_EXTENT_MAX_1                                             0xc28b\n#define mmPA_SC_PERFCOUNTER0_SELECT                                             0xd940\n#define mmPA_SC_PERFCOUNTER0_SELECT1                                            0xd941\n#define mmPA_SC_PERFCOUNTER1_SELECT                                             0xd942\n#define mmPA_SC_PERFCOUNTER2_SELECT                                             0xd943\n#define mmPA_SC_PERFCOUNTER3_SELECT                                             0xd944\n#define mmPA_SC_PERFCOUNTER4_SELECT                                             0xd945\n#define mmPA_SC_PERFCOUNTER5_SELECT                                             0xd946\n#define mmPA_SC_PERFCOUNTER6_SELECT                                             0xd947\n#define mmPA_SC_PERFCOUNTER7_SELECT                                             0xd948\n#define mmPA_SC_PERFCOUNTER0_LO                                                 0xd140\n#define mmPA_SC_PERFCOUNTER0_HI                                                 0xd141\n#define mmPA_SC_PERFCOUNTER1_LO                                                 0xd142\n#define mmPA_SC_PERFCOUNTER1_HI                                                 0xd143\n#define mmPA_SC_PERFCOUNTER2_LO                                                 0xd144\n#define mmPA_SC_PERFCOUNTER2_HI                                                 0xd145\n#define mmPA_SC_PERFCOUNTER3_LO                                                 0xd146\n#define mmPA_SC_PERFCOUNTER3_HI                                                 0xd147\n#define mmPA_SC_PERFCOUNTER4_LO                                                 0xd148\n#define mmPA_SC_PERFCOUNTER4_HI                                                 0xd149\n#define mmPA_SC_PERFCOUNTER5_LO                                                 0xd14a\n#define mmPA_SC_PERFCOUNTER5_HI                                                 0xd14b\n#define mmPA_SC_PERFCOUNTER6_LO                                                 0xd14c\n#define mmPA_SC_PERFCOUNTER6_HI                                                 0xd14d\n#define mmPA_SC_PERFCOUNTER7_LO                                                 0xd14e\n#define mmPA_SC_PERFCOUNTER7_HI                                                 0xd14f\n#define mmPA_SC_P3D_TRAP_SCREEN_HV_EN                                           0xc2a0\n#define mmPA_SC_P3D_TRAP_SCREEN_H                                               0xc2a1\n#define mmPA_SC_P3D_TRAP_SCREEN_V                                               0xc2a2\n#define mmPA_SC_P3D_TRAP_SCREEN_OCCURRENCE                                      0xc2a3\n#define mmPA_SC_P3D_TRAP_SCREEN_COUNT                                           0xc2a4\n#define mmPA_SC_HP3D_TRAP_SCREEN_HV_EN                                          0xc2a8\n#define mmPA_SC_HP3D_TRAP_SCREEN_H                                              0xc2a9\n#define mmPA_SC_HP3D_TRAP_SCREEN_V                                              0xc2aa\n#define mmPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE                                     0xc2ab\n#define mmPA_SC_HP3D_TRAP_SCREEN_COUNT                                          0xc2ac\n#define mmPA_SC_TRAP_SCREEN_HV_EN                                               0xc2b0\n#define mmPA_SC_TRAP_SCREEN_H                                                   0xc2b1\n#define mmPA_SC_TRAP_SCREEN_V                                                   0xc2b2\n#define mmPA_SC_TRAP_SCREEN_OCCURRENCE                                          0xc2b3\n#define mmPA_SC_TRAP_SCREEN_COUNT                                               0xc2b4\n#define mmPA_SC_P3D_TRAP_SCREEN_HV_LOCK                                         0x22c0\n#define mmPA_SC_HP3D_TRAP_SCREEN_HV_LOCK                                        0x22c1\n#define mmPA_SC_TRAP_SCREEN_HV_LOCK                                             0x22c2\n#define mmPA_CL_CNTL_STATUS                                                     0x2284\n#define mmPA_SU_CNTL_STATUS                                                     0x2294\n#define mmPA_SC_FIFO_DEPTH_CNTL                                                 0x2295\n#define mmCGTT_PA_CLK_CTRL                                                      0xf088\n#define mmCGTT_SC_CLK_CTRL                                                      0xf089\n#define mmPA_SU_DEBUG_CNTL                                                      0x2280\n#define mmPA_SU_DEBUG_DATA                                                      0x2281\n#define mmPA_SC_DEBUG_CNTL                                                      0x22f6\n#define mmPA_SC_DEBUG_DATA                                                      0x22f7\n#define ixCLIPPER_DEBUG_REG00                                                   0x0\n#define ixCLIPPER_DEBUG_REG01                                                   0x1\n#define ixCLIPPER_DEBUG_REG02                                                   0x2\n#define ixCLIPPER_DEBUG_REG03                                                   0x3\n#define ixCLIPPER_DEBUG_REG04                                                   0x4\n#define ixCLIPPER_DEBUG_REG05                                                   0x5\n#define ixCLIPPER_DEBUG_REG06                                                   0x6\n#define ixCLIPPER_DEBUG_REG07                                                   0x7\n#define ixCLIPPER_DEBUG_REG08                                                   0x8\n#define ixCLIPPER_DEBUG_REG09                                                   0x9\n#define ixCLIPPER_DEBUG_REG10                                                   0xa\n#define ixCLIPPER_DEBUG_REG11                                                   0xb\n#define ixCLIPPER_DEBUG_REG12                                                   0xc\n#define ixCLIPPER_DEBUG_REG13                                                   0xd\n#define ixCLIPPER_DEBUG_REG14                                                   0xe\n#define ixCLIPPER_DEBUG_REG15                                                   0xf\n#define ixCLIPPER_DEBUG_REG16                                                   0x10\n#define ixCLIPPER_DEBUG_REG17                                                   0x11\n#define ixCLIPPER_DEBUG_REG18                                                   0x12\n#define ixCLIPPER_DEBUG_REG19                                                   0x13\n#define ixSXIFCCG_DEBUG_REG0                                                    0x14\n#define ixSXIFCCG_DEBUG_REG1                                                    0x15\n#define ixSXIFCCG_DEBUG_REG2                                                    0x16\n#define ixSXIFCCG_DEBUG_REG3                                                    0x17\n#define ixSETUP_DEBUG_REG0                                                      0x18\n#define ixSETUP_DEBUG_REG1                                                      0x19\n#define ixSETUP_DEBUG_REG2                                                      0x1a\n#define ixSETUP_DEBUG_REG3                                                      0x1b\n#define ixSETUP_DEBUG_REG4                                                      0x1c\n#define ixSETUP_DEBUG_REG5                                                      0x1d\n#define ixPA_SC_DEBUG_REG0                                                      0x0\n#define ixPA_SC_DEBUG_REG1                                                      0x1\n#define mmCOMPUTE_DISPATCH_INITIATOR                                            0x2e00\n#define mmCOMPUTE_DIM_X                                                         0x2e01\n#define mmCOMPUTE_DIM_Y                                                         0x2e02\n#define mmCOMPUTE_DIM_Z                                                         0x2e03\n#define mmCOMPUTE_START_X                                                       0x2e04\n#define mmCOMPUTE_START_Y                                                       0x2e05\n#define mmCOMPUTE_START_Z                                                       0x2e06\n#define mmCOMPUTE_NUM_THREAD_X                                                  0x2e07\n#define mmCOMPUTE_NUM_THREAD_Y                                                  0x2e08\n#define mmCOMPUTE_NUM_THREAD_Z                                                  0x2e09\n#define mmCOMPUTE_PIPELINESTAT_ENABLE                                           0x2e0a\n#define mmCOMPUTE_PERFCOUNT_ENABLE                                              0x2e0b\n#define mmCOMPUTE_PGM_LO                                                        0x2e0c\n#define mmCOMPUTE_PGM_HI                                                        0x2e0d\n#define mmCOMPUTE_TBA_LO                                                        0x2e0e\n#define mmCOMPUTE_TBA_HI                                                        0x2e0f\n#define mmCOMPUTE_TMA_LO                                                        0x2e10\n#define mmCOMPUTE_TMA_HI                                                        0x2e11\n#define mmCOMPUTE_PGM_RSRC1                                                     0x2e12\n#define mmCOMPUTE_PGM_RSRC2                                                     0x2e13\n#define mmCOMPUTE_VMID                                                          0x2e14\n#define mmCOMPUTE_RESOURCE_LIMITS                                               0x2e15\n#define mmCOMPUTE_STATIC_THREAD_MGMT_SE0                                        0x2e16\n#define mmCOMPUTE_STATIC_THREAD_MGMT_SE1                                        0x2e17\n#define mmCOMPUTE_TMPRING_SIZE                                                  0x2e18\n#define mmCOMPUTE_STATIC_THREAD_MGMT_SE2                                        0x2e19\n#define mmCOMPUTE_STATIC_THREAD_MGMT_SE3                                        0x2e1a\n#define mmCOMPUTE_RESTART_X                                                     0x2e1b\n#define mmCOMPUTE_RESTART_Y                                                     0x2e1c\n#define mmCOMPUTE_RESTART_Z                                                     0x2e1d\n#define mmCOMPUTE_THREAD_TRACE_ENABLE                                           0x2e1e\n#define mmCOMPUTE_MISC_RESERVED                                                 0x2e1f\n#define mmCOMPUTE_USER_DATA_0                                                   0x2e40\n#define mmCOMPUTE_USER_DATA_1                                                   0x2e41\n#define mmCOMPUTE_USER_DATA_2                                                   0x2e42\n#define mmCOMPUTE_USER_DATA_3                                                   0x2e43\n#define mmCOMPUTE_USER_DATA_4                                                   0x2e44\n#define mmCOMPUTE_USER_DATA_5                                                   0x2e45\n#define mmCOMPUTE_USER_DATA_6                                                   0x2e46\n#define mmCOMPUTE_USER_DATA_7                                                   0x2e47\n#define mmCOMPUTE_USER_DATA_8                                                   0x2e48\n#define mmCOMPUTE_USER_DATA_9                                                   0x2e49\n#define mmCOMPUTE_USER_DATA_10                                                  0x2e4a\n#define mmCOMPUTE_USER_DATA_11                                                  0x2e4b\n#define mmCOMPUTE_USER_DATA_12                                                  0x2e4c\n#define mmCOMPUTE_USER_DATA_13                                                  0x2e4d\n#define mmCOMPUTE_USER_DATA_14                                                  0x2e4e\n#define mmCOMPUTE_USER_DATA_15                                                  0x2e4f\n#define mmCSPRIV_CONNECT                                                        0x0\n#define mmCSPRIV_THREAD_TRACE_TG0                                               0x1e\n#define mmCSPRIV_THREAD_TRACE_TG1                                               0x1e\n#define mmCSPRIV_THREAD_TRACE_TG2                                               0x1e\n#define mmCSPRIV_THREAD_TRACE_TG3                                               0x1e\n#define mmCSPRIV_THREAD_TRACE_EVENT                                             0x1f\n#define mmRLC_CNTL                                                              0x30c0\n#define mmRLC_DEBUG_SELECT                                                      0x30c1\n#define mmRLC_DEBUG                                                             0x30c2\n#define mmRLC_MC_CNTL                                                           0x30c3\n#define mmRLC_STAT                                                              0x30c4\n#define mmRLC_SAFE_MODE                                                         0x313a\n#define mmRLC_SOFT_RESET_GPU                                                    0x30c5\n#define mmRLC_MEM_SLP_CNTL                                                      0x30c6\n#define mmRLC_PERFMON_CNTL                                                      0xdcc0\n#define mmRLC_PERFCOUNTER0_SELECT                                               0xdcc1\n#define mmRLC_PERFCOUNTER1_SELECT                                               0xdcc2\n#define mmRLC_PERFCOUNTER0_LO                                                   0xd480\n#define mmRLC_PERFCOUNTER1_LO                                                   0xd482\n#define mmRLC_PERFCOUNTER0_HI                                                   0xd481\n#define mmRLC_PERFCOUNTER1_HI                                                   0xd483\n#define mmCGTT_RLC_CLK_CTRL                                                     0xf0b8\n#define mmRLC_LB_CNTL                                                           0x30d9\n#define mmRLC_LB_CNTR_MAX                                                       0x30d2\n#define mmRLC_LB_CNTR_INIT                                                      0x30db\n#define mmRLC_LOAD_BALANCE_CNTR                                                 0x30dc\n#define mmRLC_SAVE_AND_RESTORE_BASE                                             0x30dd\n#define mmRLC_JUMP_TABLE_RESTORE                                                0x30de\n#define mmRLC_DRIVER_CPDMA_STATUS                                               0x30de\n#define mmRLC_PG_DELAY_2                                                        0x30df\n#define mmRLC_GPM_DEBUG_SELECT                                                  0x30e0\n#define mmRLC_GPM_DEBUG                                                         0x30e1\n#define mmRLC_GPM_UCODE_ADDR                                                    0x30e2\n#define mmRLC_GPM_UCODE_DATA                                                    0x30e3\n#define mmRLC_GPU_CLOCK_COUNT_LSB                                               0x30e4\n#define mmRLC_GPU_CLOCK_COUNT_MSB                                               0x30e5\n#define mmRLC_CAPTURE_GPU_CLOCK_COUNT                                           0x30e6\n#define mmRLC_UCODE_CNTL                                                        0x30e7\n#define mmRLC_GPM_STAT                                                          0x3100\n#define mmRLC_GPU_CLOCK_32_RES_SEL                                              0x3101\n#define mmRLC_GPU_CLOCK_32                                                      0x3102\n#define mmRLC_PG_CNTL                                                           0x3103\n#define mmRLC_GPM_THREAD_PRIORITY                                               0x3104\n#define mmRLC_GPM_THREAD_ENABLE                                                 0x3105\n#define mmRLC_GPM_VMID_THREAD0                                                  0x3106\n#define mmRLC_GPM_VMID_THREAD1                                                  0x3107\n#define mmRLC_CGTT_MGCG_OVERRIDE                                                0x3108\n#define mmRLC_CGCG_CGLS_CTRL                                                    0x3109\n#define mmRLC_CGCG_RAMP_CTRL                                                    0x310a\n#define mmRLC_DYN_PG_STATUS                                                     0x310b\n#define mmRLC_DYN_PG_REQUEST                                                    0x310c\n#define mmRLC_PG_DELAY                                                          0x310d\n#define mmRLC_CU_STATUS                                                         0x310e\n#define mmRLC_LB_INIT_CU_MASK                                                   0x310f\n#define mmRLC_LB_ALWAYS_ACTIVE_CU_MASK                                          0x3110\n#define mmRLC_LB_PARAMS                                                         0x3111\n#define mmRLC_THREAD1_DELAY                                                     0x3112\n#define mmRLC_PG_ALWAYS_ON_CU_MASK                                              0x3113\n#define mmRLC_MAX_PG_CU                                                         0x3114\n#define mmRLC_AUTO_PG_CTRL                                                      0x3115\n#define mmRLC_SMU_GRBM_REG_SAVE_CTRL                                            0x3116\n#define mmRLC_SMU_PG_CTRL                                                       0x3117\n#define mmRLC_SMU_PG_WAKE_UP_CTRL                                               0x3118\n#define mmRLC_SERDES_RD_MASTER_INDEX                                            0x3119\n#define mmRLC_SERDES_RD_DATA_0                                                  0x311a\n#define mmRLC_SERDES_RD_DATA_1                                                  0x311b\n#define mmRLC_SERDES_RD_DATA_2                                                  0x311c\n#define mmRLC_SERDES_WR_CU_MASTER_MASK                                          0x311d\n#define mmRLC_SERDES_WR_NONCU_MASTER_MASK                                       0x311e\n#define mmRLC_SERDES_WR_CTRL                                                    0x311f\n#define mmRLC_SERDES_WR_DATA                                                    0x3120\n#define mmRLC_SERDES_CU_MASTER_BUSY                                             0x3121\n#define mmRLC_SERDES_NONCU_MASTER_BUSY                                          0x3122\n#define mmRLC_GPM_GENERAL_0                                                     0x3123\n#define mmRLC_GPM_GENERAL_1                                                     0x3124\n#define mmRLC_GPM_GENERAL_2                                                     0x3125\n#define mmRLC_GPM_GENERAL_3                                                     0x3126\n#define mmRLC_GPM_GENERAL_4                                                     0x3127\n#define mmRLC_GPM_GENERAL_5                                                     0x3128\n#define mmRLC_GPM_GENERAL_6                                                     0x3129\n#define mmRLC_GPM_GENERAL_7                                                     0x312a\n#define mmRLC_GPM_CU_PD_TIMEOUT                                                 0x312b\n#define mmRLC_GPM_SCRATCH_ADDR                                                  0x312c\n#define mmRLC_GPM_SCRATCH_DATA                                                  0x312d\n#define mmRLC_STATIC_PG_STATUS                                                  0x312e\n#define mmRLC_GPM_PERF_COUNT_0                                                  0x312f\n#define mmRLC_GPM_PERF_COUNT_1                                                  0x3130\n#define mmRLC_GPR_REG1                                                          0x3139\n#define mmRLC_GPR_REG2                                                          0x313a\n#define mmRLC_SPM_VMID                                                          0x3131\n#define mmRLC_SPM_INT_CNTL                                                      0x3132\n#define mmRLC_SPM_INT_STATUS                                                    0x3133\n#define mmRLC_SPM_DEBUG_SELECT                                                  0x3134\n#define mmRLC_SPM_DEBUG                                                         0x3135\n#define mmRLC_GPM_LOG_ADDR                                                      0x3136\n#define mmRLC_GPM_LOG_SIZE                                                      0x3137\n#define mmRLC_GPM_LOG_CONT                                                      0x3138\n#define mmRLC_SPM_PERFMON_CNTL                                                  0xdc80\n#define mmRLC_SPM_PERFMON_RING_BASE_LO                                          0xdc81\n#define mmRLC_SPM_PERFMON_RING_BASE_HI                                          0xdc82\n#define mmRLC_SPM_PERFMON_RING_SIZE                                             0xdc83\n#define mmRLC_SPM_PERFMON_SEGMENT_SIZE                                          0xdc84\n#define mmRLC_SPM_SE_MUXSEL_ADDR                                                0xdc85\n#define mmRLC_SPM_SE_MUXSEL_DATA                                                0xdc86\n#define mmRLC_SPM_CPG_PERFMON_SAMPLE_DELAY                                      0xdc87\n#define mmRLC_SPM_CPC_PERFMON_SAMPLE_DELAY                                      0xdc88\n#define mmRLC_SPM_CPF_PERFMON_SAMPLE_DELAY                                      0xdc89\n#define mmRLC_SPM_CB_PERFMON_SAMPLE_DELAY                                       0xdc8a\n#define mmRLC_SPM_DB_PERFMON_SAMPLE_DELAY                                       0xdc8b\n#define mmRLC_SPM_PA_PERFMON_SAMPLE_DELAY                                       0xdc8c\n#define mmRLC_SPM_GDS_PERFMON_SAMPLE_DELAY                                      0xdc8d\n#define mmRLC_SPM_IA_PERFMON_SAMPLE_DELAY                                       0xdc8e\n#define mmRLC_SPM_SC_PERFMON_SAMPLE_DELAY                                       0xdc90\n#define mmRLC_SPM_TCC_PERFMON_SAMPLE_DELAY                                      0xdc91\n#define mmRLC_SPM_TCA_PERFMON_SAMPLE_DELAY                                      0xdc92\n#define mmRLC_SPM_TCP_PERFMON_SAMPLE_DELAY                                      0xdc93\n#define mmRLC_SPM_TA_PERFMON_SAMPLE_DELAY                                       0xdc94\n#define mmRLC_SPM_TD_PERFMON_SAMPLE_DELAY                                       0xdc95\n#define mmRLC_SPM_VGT_PERFMON_SAMPLE_DELAY                                      0xdc96\n#define mmRLC_SPM_SPI_PERFMON_SAMPLE_DELAY                                      0xdc97\n#define mmRLC_SPM_SQG_PERFMON_SAMPLE_DELAY                                      0xdc98\n#define mmRLC_SPM_TCS_PERFMON_SAMPLE_DELAY                                      0xdc99\n#define mmRLC_SPM_SX_PERFMON_SAMPLE_DELAY                                       0xdc9a\n#define mmRLC_SPM_GLOBAL_MUXSEL_ADDR                                            0xdc9b\n#define mmRLC_SPM_GLOBAL_MUXSEL_DATA                                            0xdc9c\n#define mmRLC_SPM_RING_RDPTR                                                    0xdc9d\n#define mmRLC_SPM_SEGMENT_THRESHOLD                                             0xdc9e\n#define mmRLC_SPM_DBR0_PERFMON_SAMPLE_DELAY                                     0xdc9f\n#define mmRLC_SPM_DBR1_PERFMON_SAMPLE_DELAY                                     0xdca0\n#define mmRLC_SPM_CBR0_PERFMON_SAMPLE_DELAY                                     0xdca1\n#define mmRLC_SPM_CBR1_PERFMON_SAMPLE_DELAY                                     0xdca2\n#define mmSPI_PS_INPUT_CNTL_0                                                   0xa191\n#define mmSPI_PS_INPUT_CNTL_1                                                   0xa192\n#define mmSPI_PS_INPUT_CNTL_2                                                   0xa193\n#define mmSPI_PS_INPUT_CNTL_3                                                   0xa194\n#define mmSPI_PS_INPUT_CNTL_4                                                   0xa195\n#define mmSPI_PS_INPUT_CNTL_5                                                   0xa196\n#define mmSPI_PS_INPUT_CNTL_6                                                   0xa197\n#define mmSPI_PS_INPUT_CNTL_7                                                   0xa198\n#define mmSPI_PS_INPUT_CNTL_8                                                   0xa199\n#define mmSPI_PS_INPUT_CNTL_9                                                   0xa19a\n#define mmSPI_PS_INPUT_CNTL_10                                                  0xa19b\n#define mmSPI_PS_INPUT_CNTL_11                                                  0xa19c\n#define mmSPI_PS_INPUT_CNTL_12                                                  0xa19d\n#define mmSPI_PS_INPUT_CNTL_13                                                  0xa19e\n#define mmSPI_PS_INPUT_CNTL_14                                                  0xa19f\n#define mmSPI_PS_INPUT_CNTL_15                                                  0xa1a0\n#define mmSPI_PS_INPUT_CNTL_16                                                  0xa1a1\n#define mmSPI_PS_INPUT_CNTL_17                                                  0xa1a2\n#define mmSPI_PS_INPUT_CNTL_18                                                  0xa1a3\n#define mmSPI_PS_INPUT_CNTL_19                                                  0xa1a4\n#define mmSPI_PS_INPUT_CNTL_20                                                  0xa1a5\n#define mmSPI_PS_INPUT_CNTL_21                                                  0xa1a6\n#define mmSPI_PS_INPUT_CNTL_22                                                  0xa1a7\n#define mmSPI_PS_INPUT_CNTL_23                                                  0xa1a8\n#define mmSPI_PS_INPUT_CNTL_24                                                  0xa1a9\n#define mmSPI_PS_INPUT_CNTL_25                                                  0xa1aa\n#define mmSPI_PS_INPUT_CNTL_26                                                  0xa1ab\n#define mmSPI_PS_INPUT_CNTL_27                                                  0xa1ac\n#define mmSPI_PS_INPUT_CNTL_28                                                  0xa1ad\n#define mmSPI_PS_INPUT_CNTL_29                                                  0xa1ae\n#define mmSPI_PS_INPUT_CNTL_30                                                  0xa1af\n#define mmSPI_PS_INPUT_CNTL_31                                                  0xa1b0\n#define mmSPI_VS_OUT_CONFIG                                                     0xa1b1\n#define mmSPI_PS_INPUT_ENA                                                      0xa1b3\n#define mmSPI_PS_INPUT_ADDR                                                     0xa1b4\n#define mmSPI_INTERP_CONTROL_0                                                  0xa1b5\n#define mmSPI_PS_IN_CONTROL                                                     0xa1b6\n#define mmSPI_BARYC_CNTL                                                        0xa1b8\n#define mmSPI_TMPRING_SIZE                                                      0xa1ba\n#define mmSPI_SHADER_POS_FORMAT                                                 0xa1c3\n#define mmSPI_SHADER_Z_FORMAT                                                   0xa1c4\n#define mmSPI_SHADER_COL_FORMAT                                                 0xa1c5\n#define mmSPI_ARB_PRIORITY                                                      0x31c0\n#define mmSPI_ARB_CYCLES_0                                                      0x31c1\n#define mmSPI_ARB_CYCLES_1                                                      0x31c2\n#define mmSPI_CDBG_SYS_GFX                                                      0x31c3\n#define mmSPI_CDBG_SYS_HP3D                                                     0x31c4\n#define mmSPI_CDBG_SYS_CS0                                                      0x31c5\n#define mmSPI_CDBG_SYS_CS1                                                      0x31c6\n#define mmSPI_WCL_PIPE_PERCENT_GFX                                              0x31c7\n#define mmSPI_WCL_PIPE_PERCENT_HP3D                                             0x31c8\n#define mmSPI_WCL_PIPE_PERCENT_CS0                                              0x31c9\n#define mmSPI_WCL_PIPE_PERCENT_CS1                                              0x31ca\n#define mmSPI_WCL_PIPE_PERCENT_CS2                                              0x31cb\n#define mmSPI_WCL_PIPE_PERCENT_CS3                                              0x31cc\n#define mmSPI_WCL_PIPE_PERCENT_CS4                                              0x31cd\n#define mmSPI_WCL_PIPE_PERCENT_CS5                                              0x31ce\n#define mmSPI_WCL_PIPE_PERCENT_CS6                                              0x31cf\n#define mmSPI_WCL_PIPE_PERCENT_CS7                                              0x31d0\n#define mmSPI_GDBG_WAVE_CNTL                                                    0x31d1\n#define mmSPI_GDBG_TRAP_CONFIG                                                  0x31d2\n#define mmSPI_GDBG_TRAP_MASK                                                    0x31d3\n#define mmSPI_GDBG_TBA_LO                                                       0x31d4\n#define mmSPI_GDBG_TBA_HI                                                       0x31d5\n#define mmSPI_GDBG_TMA_LO                                                       0x31d6\n#define mmSPI_GDBG_TMA_HI                                                       0x31d7\n#define mmSPI_GDBG_TRAP_DATA0                                                   0x31d8\n#define mmSPI_GDBG_TRAP_DATA1                                                   0x31d9\n#define mmSPI_RESET_DEBUG                                                       0x31da\n#define mmSPI_COMPUTE_QUEUE_RESET                                               0x31db\n#define mmSPI_RESOURCE_RESERVE_CU_0                                             0x31dc\n#define mmSPI_RESOURCE_RESERVE_CU_1                                             0x31dd\n#define mmSPI_RESOURCE_RESERVE_CU_2                                             0x31de\n#define mmSPI_RESOURCE_RESERVE_CU_3                                             0x31df\n#define mmSPI_RESOURCE_RESERVE_CU_4                                             0x31e0\n#define mmSPI_RESOURCE_RESERVE_CU_5                                             0x31e1\n#define mmSPI_RESOURCE_RESERVE_CU_6                                             0x31e2\n#define mmSPI_RESOURCE_RESERVE_CU_7                                             0x31e3\n#define mmSPI_RESOURCE_RESERVE_CU_8                                             0x31e4\n#define mmSPI_RESOURCE_RESERVE_CU_9                                             0x31e5\n#define mmSPI_RESOURCE_RESERVE_CU_10                                            0x31f0\n#define mmSPI_RESOURCE_RESERVE_CU_11                                            0x31f1\n#define mmSPI_RESOURCE_RESERVE_EN_CU_0                                          0x31e6\n#define mmSPI_RESOURCE_RESERVE_EN_CU_1                                          0x31e7\n#define mmSPI_RESOURCE_RESERVE_EN_CU_2                                          0x31e8\n#define mmSPI_RESOURCE_RESERVE_EN_CU_3                                          0x31e9\n#define mmSPI_RESOURCE_RESERVE_EN_CU_4                                          0x31ea\n#define mmSPI_RESOURCE_RESERVE_EN_CU_5                                          0x31eb\n#define mmSPI_RESOURCE_RESERVE_EN_CU_6                                          0x31ec\n#define mmSPI_RESOURCE_RESERVE_EN_CU_7                                          0x31ed\n#define mmSPI_RESOURCE_RESERVE_EN_CU_8                                          0x31ee\n#define mmSPI_RESOURCE_RESERVE_EN_CU_9                                          0x31ef\n#define mmSPI_RESOURCE_RESERVE_EN_CU_10                                         0x31f2\n#define mmSPI_RESOURCE_RESERVE_EN_CU_11                                         0x31f3\n#define mmSPI_PS_MAX_WAVE_ID                                                    0x243a\n#define mmSPI_CONFIG_CNTL                                                       0x2440\n#define mmSPI_DEBUG_CNTL                                                        0x2441\n#define mmSPI_DEBUG_READ                                                        0x2442\n#define mmSPI_PERFCOUNTER0_SELECT                                               0xd980\n#define mmSPI_PERFCOUNTER1_SELECT                                               0xd981\n#define mmSPI_PERFCOUNTER2_SELECT                                               0xd982\n#define mmSPI_PERFCOUNTER3_SELECT                                               0xd983\n#define mmSPI_PERFCOUNTER0_SELECT1                                              0xd984\n#define mmSPI_PERFCOUNTER1_SELECT1                                              0xd985\n#define mmSPI_PERFCOUNTER2_SELECT1                                              0xd986\n#define mmSPI_PERFCOUNTER3_SELECT1                                              0xd987\n#define mmSPI_PERFCOUNTER4_SELECT                                               0xd988\n#define mmSPI_PERFCOUNTER5_SELECT                                               0xd989\n#define mmSPI_PERFCOUNTER_BINS                                                  0xd98a\n#define mmSPI_PERFCOUNTER0_HI                                                   0xd180\n#define mmSPI_PERFCOUNTER0_LO                                                   0xd181\n#define mmSPI_PERFCOUNTER1_HI                                                   0xd182\n#define mmSPI_PERFCOUNTER1_LO                                                   0xd183\n#define mmSPI_PERFCOUNTER2_HI                                                   0xd184\n#define mmSPI_PERFCOUNTER2_LO                                                   0xd185\n#define mmSPI_PERFCOUNTER3_HI                                                   0xd186\n#define mmSPI_PERFCOUNTER3_LO                                                   0xd187\n#define mmSPI_PERFCOUNTER4_HI                                                   0xd188\n#define mmSPI_PERFCOUNTER4_LO                                                   0xd189\n#define mmSPI_PERFCOUNTER5_HI                                                   0xd18a\n#define mmSPI_PERFCOUNTER5_LO                                                   0xd18b\n#define mmSPI_CONFIG_CNTL_1                                                     0x244f\n#define mmSPI_DEBUG_BUSY                                                        0x2450\n#define mmCGTS_SM_CTRL_REG                                                      0xf000\n#define mmCGTS_RD_CTRL_REG                                                      0xf001\n#define mmCGTS_RD_REG                                                           0xf002\n#define mmCGTS_TCC_DISABLE                                                      0xf003\n#define mmCGTS_USER_TCC_DISABLE                                                 0xf004\n#define mmCGTS_CU0_SP0_CTRL_REG                                                 0xf008\n#define mmCGTS_CU0_LDS_SQ_CTRL_REG                                              0xf009\n#define mmCGTS_CU0_TA_SQC_CTRL_REG                                              0xf00a\n#define mmCGTS_CU0_SP1_CTRL_REG                                                 0xf00b\n#define mmCGTS_CU0_TD_TCP_CTRL_REG                                              0xf00c\n#define mmCGTS_CU1_SP0_CTRL_REG                                                 0xf00d\n#define mmCGTS_CU1_LDS_SQ_CTRL_REG                                              0xf00e\n#define mmCGTS_CU1_TA_CTRL_REG                                                  0xf00f\n#define mmCGTS_CU1_SP1_CTRL_REG                                                 0xf010\n#define mmCGTS_CU1_TD_TCP_CTRL_REG                                              0xf011\n#define mmCGTS_CU2_SP0_CTRL_REG                                                 0xf012\n#define mmCGTS_CU2_LDS_SQ_CTRL_REG                                              0xf013\n#define mmCGTS_CU2_TA_CTRL_REG                                                  0xf014\n#define mmCGTS_CU2_SP1_CTRL_REG                                                 0xf015\n#define mmCGTS_CU2_TD_TCP_CTRL_REG                                              0xf016\n#define mmCGTS_CU3_SP0_CTRL_REG                                                 0xf017\n#define mmCGTS_CU3_LDS_SQ_CTRL_REG                                              0xf018\n#define mmCGTS_CU3_TA_CTRL_REG                                                  0xf019\n#define mmCGTS_CU3_SP1_CTRL_REG                                                 0xf01a\n#define mmCGTS_CU3_TD_TCP_CTRL_REG                                              0xf01b\n#define mmCGTS_CU4_SP0_CTRL_REG                                                 0xf01c\n#define mmCGTS_CU4_LDS_SQ_CTRL_REG                                              0xf01d\n#define mmCGTS_CU4_TA_SQC_CTRL_REG                                              0xf01e\n#define mmCGTS_CU4_SP1_CTRL_REG                                                 0xf01f\n#define mmCGTS_CU4_TD_TCP_CTRL_REG                                              0xf020\n#define mmCGTS_CU5_SP0_CTRL_REG                                                 0xf021\n#define mmCGTS_CU5_LDS_SQ_CTRL_REG                                              0xf022\n#define mmCGTS_CU5_TA_CTRL_REG                                                  0xf023\n#define mmCGTS_CU5_SP1_CTRL_REG                                                 0xf024\n#define mmCGTS_CU5_TD_TCP_CTRL_REG                                              0xf025\n#define mmCGTS_CU6_SP0_CTRL_REG                                                 0xf026\n#define mmCGTS_CU6_LDS_SQ_CTRL_REG                                              0xf027\n#define mmCGTS_CU6_TA_CTRL_REG                                                  0xf028\n#define mmCGTS_CU6_SP1_CTRL_REG                                                 0xf029\n#define mmCGTS_CU6_TD_TCP_CTRL_REG                                              0xf02a\n#define mmCGTS_CU7_SP0_CTRL_REG                                                 0xf02b\n#define mmCGTS_CU7_LDS_SQ_CTRL_REG                                              0xf02c\n#define mmCGTS_CU7_TA_CTRL_REG                                                  0xf02d\n#define mmCGTS_CU7_SP1_CTRL_REG                                                 0xf02e\n#define mmCGTS_CU7_TD_TCP_CTRL_REG                                              0xf02f\n#define mmCGTS_CU8_SP0_CTRL_REG                                                 0xf030\n#define mmCGTS_CU8_LDS_SQ_CTRL_REG                                              0xf031\n#define mmCGTS_CU8_TA_SQC_CTRL_REG                                              0xf032\n#define mmCGTS_CU8_SP1_CTRL_REG                                                 0xf033\n#define mmCGTS_CU8_TD_TCP_CTRL_REG                                              0xf034\n#define mmCGTS_CU9_SP0_CTRL_REG                                                 0xf035\n#define mmCGTS_CU9_LDS_SQ_CTRL_REG                                              0xf036\n#define mmCGTS_CU9_TA_CTRL_REG                                                  0xf037\n#define mmCGTS_CU9_SP1_CTRL_REG                                                 0xf038\n#define mmCGTS_CU9_TD_TCP_CTRL_REG                                              0xf039\n#define mmCGTS_CU10_SP0_CTRL_REG                                                0xf03a\n#define mmCGTS_CU10_LDS_SQ_CTRL_REG                                             0xf03b\n#define mmCGTS_CU10_TA_CTRL_REG                                                 0xf03c\n#define mmCGTS_CU10_SP1_CTRL_REG                                                0xf03d\n#define mmCGTS_CU10_TD_TCP_CTRL_REG                                             0xf03e\n#define mmCGTS_CU11_SP0_CTRL_REG                                                0xf03f\n#define mmCGTS_CU11_LDS_SQ_CTRL_REG                                             0xf040\n#define mmCGTS_CU11_TA_CTRL_REG                                                 0xf041\n#define mmCGTS_CU11_SP1_CTRL_REG                                                0xf042\n#define mmCGTS_CU11_TD_TCP_CTRL_REG                                             0xf043\n#define mmCGTS_CU12_SP0_CTRL_REG                                                0xf044\n#define mmCGTS_CU12_LDS_SQ_CTRL_REG                                             0xf045\n#define mmCGTS_CU12_TA_SQC_CTRL_REG                                             0xf046\n#define mmCGTS_CU12_SP1_CTRL_REG                                                0xf047\n#define mmCGTS_CU12_TD_TCP_CTRL_REG                                             0xf048\n#define mmCGTS_CU13_SP0_CTRL_REG                                                0xf049\n#define mmCGTS_CU13_LDS_SQ_CTRL_REG                                             0xf04a\n#define mmCGTS_CU13_TA_CTRL_REG                                                 0xf04b\n#define mmCGTS_CU13_SP1_CTRL_REG                                                0xf04c\n#define mmCGTS_CU13_TD_TCP_CTRL_REG                                             0xf04d\n#define mmCGTS_CU14_SP0_CTRL_REG                                                0xf04e\n#define mmCGTS_CU14_LDS_SQ_CTRL_REG                                             0xf04f\n#define mmCGTS_CU14_TA_CTRL_REG                                                 0xf050\n#define mmCGTS_CU14_SP1_CTRL_REG                                                0xf051\n#define mmCGTS_CU14_TD_TCP_CTRL_REG                                             0xf052\n#define mmCGTS_CU15_SP0_CTRL_REG                                                0xf053\n#define mmCGTS_CU15_LDS_SQ_CTRL_REG                                             0xf054\n#define mmCGTS_CU15_TA_CTRL_REG                                                 0xf055\n#define mmCGTS_CU15_SP1_CTRL_REG                                                0xf056\n#define mmCGTS_CU15_TD_TCP_CTRL_REG                                             0xf057\n#define mmCGTT_SPI_CLK_CTRL                                                     0xf080\n#define mmCGTT_PC_CLK_CTRL                                                      0xf081\n#define mmCGTT_BCI_CLK_CTRL                                                     0xf082\n#define mmSPI_WF_LIFETIME_CNTL                                                  0x24aa\n#define mmSPI_WF_LIFETIME_LIMIT_0                                               0x24ab\n#define mmSPI_WF_LIFETIME_LIMIT_1                                               0x24ac\n#define mmSPI_WF_LIFETIME_LIMIT_2                                               0x24ad\n#define mmSPI_WF_LIFETIME_LIMIT_3                                               0x24ae\n#define mmSPI_WF_LIFETIME_LIMIT_4                                               0x24af\n#define mmSPI_WF_LIFETIME_LIMIT_5                                               0x24b0\n#define mmSPI_WF_LIFETIME_LIMIT_6                                               0x24b1\n#define mmSPI_WF_LIFETIME_LIMIT_7                                               0x24b2\n#define mmSPI_WF_LIFETIME_LIMIT_8                                               0x24b3\n#define mmSPI_WF_LIFETIME_LIMIT_9                                               0x24b4\n#define mmSPI_WF_LIFETIME_STATUS_0                                              0x24b5\n#define mmSPI_WF_LIFETIME_STATUS_1                                              0x24b6\n#define mmSPI_WF_LIFETIME_STATUS_2                                              0x24b7\n#define mmSPI_WF_LIFETIME_STATUS_3                                              0x24b8\n#define mmSPI_WF_LIFETIME_STATUS_4                                              0x24b9\n#define mmSPI_WF_LIFETIME_STATUS_5                                              0x24ba\n#define mmSPI_WF_LIFETIME_STATUS_6                                              0x24bb\n#define mmSPI_WF_LIFETIME_STATUS_7                                              0x24bc\n#define mmSPI_WF_LIFETIME_STATUS_8                                              0x24bd\n#define mmSPI_WF_LIFETIME_STATUS_9                                              0x24be\n#define mmSPI_WF_LIFETIME_STATUS_10                                             0x24bf\n#define mmSPI_WF_LIFETIME_STATUS_11                                             0x24c0\n#define mmSPI_WF_LIFETIME_STATUS_12                                             0x24c1\n#define mmSPI_WF_LIFETIME_STATUS_13                                             0x24c2\n#define mmSPI_WF_LIFETIME_STATUS_14                                             0x24c3\n#define mmSPI_WF_LIFETIME_STATUS_15                                             0x24c4\n#define mmSPI_WF_LIFETIME_STATUS_16                                             0x24c5\n#define mmSPI_WF_LIFETIME_STATUS_17                                             0x24c6\n#define mmSPI_WF_LIFETIME_STATUS_18                                             0x24c7\n#define mmSPI_WF_LIFETIME_STATUS_19                                             0x24c8\n#define mmSPI_WF_LIFETIME_STATUS_20                                             0x24c9\n#define mmSPI_WF_LIFETIME_DEBUG                                                 0x24ca\n#define mmSPI_SLAVE_DEBUG_BUSY                                                  0x24d3\n#define mmSPI_LB_CTR_CTRL                                                       0x24d4\n#define mmSPI_LB_CU_MASK                                                        0x24d5\n#define mmSPI_LB_DATA_REG                                                       0x24d6\n#define mmSPI_PG_ENABLE_STATIC_CU_MASK                                          0x24d7\n#define mmSPI_GDS_CREDITS                                                       0x24d8\n#define mmSPI_SX_EXPORT_BUFFER_SIZES                                            0x24d9\n#define mmSPI_SX_SCOREBOARD_BUFFER_SIZES                                        0x24da\n#define mmSPI_CSQ_WF_ACTIVE_STATUS                                              0x24db\n#define mmSPI_CSQ_WF_ACTIVE_COUNT_0                                             0x24dc\n#define mmSPI_CSQ_WF_ACTIVE_COUNT_1                                             0x24dd\n#define mmSPI_CSQ_WF_ACTIVE_COUNT_2                                             0x24de\n#define mmSPI_CSQ_WF_ACTIVE_COUNT_3                                             0x24df\n#define mmSPI_CSQ_WF_ACTIVE_COUNT_4                                             0x24e0\n#define mmSPI_CSQ_WF_ACTIVE_COUNT_5                                             0x24e1\n#define mmSPI_CSQ_WF_ACTIVE_COUNT_6                                             0x24e2\n#define mmSPI_CSQ_WF_ACTIVE_COUNT_7                                             0x24e3\n#define mmBCI_DEBUG_READ                                                        0x24eb\n#define mmSPI_P0_TRAP_SCREEN_PSBA_LO                                            0x24ec\n#define mmSPI_P0_TRAP_SCREEN_PSBA_HI                                            0x24ed\n#define mmSPI_P0_TRAP_SCREEN_PSMA_LO                                            0x24ee\n#define mmSPI_P0_TRAP_SCREEN_PSMA_HI                                            0x24ef\n#define mmSPI_P0_TRAP_SCREEN_GPR_MIN                                            0x24f0\n#define mmSPI_P1_TRAP_SCREEN_PSBA_LO                                            0x24f1\n#define mmSPI_P1_TRAP_SCREEN_PSBA_HI                                            0x24f2\n#define mmSPI_P1_TRAP_SCREEN_PSMA_LO                                            0x24f3\n#define mmSPI_P1_TRAP_SCREEN_PSMA_HI                                            0x24f4\n#define mmSPI_P1_TRAP_SCREEN_GPR_MIN                                            0x24f5\n#define mmSPI_SHADER_TBA_LO_PS                                                  0x2c00\n#define mmSPI_SHADER_TBA_HI_PS                                                  0x2c01\n#define mmSPI_SHADER_TMA_LO_PS                                                  0x2c02\n#define mmSPI_SHADER_TMA_HI_PS                                                  0x2c03\n#define mmSPI_SHADER_PGM_LO_PS                                                  0x2c08\n#define mmSPI_SHADER_PGM_HI_PS                                                  0x2c09\n#define mmSPI_SHADER_PGM_RSRC1_PS                                               0x2c0a\n#define mmSPI_SHADER_PGM_RSRC2_PS                                               0x2c0b\n#define mmSPI_SHADER_PGM_RSRC3_PS                                               0x2c07\n#define mmSPI_SHADER_USER_DATA_PS_0                                             0x2c0c\n#define mmSPI_SHADER_USER_DATA_PS_1                                             0x2c0d\n#define mmSPI_SHADER_USER_DATA_PS_2                                             0x2c0e\n#define mmSPI_SHADER_USER_DATA_PS_3                                             0x2c0f\n#define mmSPI_SHADER_USER_DATA_PS_4                                             0x2c10\n#define mmSPI_SHADER_USER_DATA_PS_5                                             0x2c11\n#define mmSPI_SHADER_USER_DATA_PS_6                                             0x2c12\n#define mmSPI_SHADER_USER_DATA_PS_7                                             0x2c13\n#define mmSPI_SHADER_USER_DATA_PS_8                                             0x2c14\n#define mmSPI_SHADER_USER_DATA_PS_9                                             0x2c15\n#define mmSPI_SHADER_USER_DATA_PS_10                                            0x2c16\n#define mmSPI_SHADER_USER_DATA_PS_11                                            0x2c17\n#define mmSPI_SHADER_USER_DATA_PS_12                                            0x2c18\n#define mmSPI_SHADER_USER_DATA_PS_13                                            0x2c19\n#define mmSPI_SHADER_USER_DATA_PS_14                                            0x2c1a\n#define mmSPI_SHADER_USER_DATA_PS_15                                            0x2c1b\n#define mmSPI_SHADER_TBA_LO_VS                                                  0x2c40\n#define mmSPI_SHADER_TBA_HI_VS                                                  0x2c41\n#define mmSPI_SHADER_TMA_LO_VS                                                  0x2c42\n#define mmSPI_SHADER_TMA_HI_VS                                                  0x2c43\n#define mmSPI_SHADER_PGM_LO_VS                                                  0x2c48\n#define mmSPI_SHADER_PGM_HI_VS                                                  0x2c49\n#define mmSPI_SHADER_PGM_RSRC1_VS                                               0x2c4a\n#define mmSPI_SHADER_PGM_RSRC2_VS                                               0x2c4b\n#define mmSPI_SHADER_PGM_RSRC3_VS                                               0x2c46\n#define mmSPI_SHADER_LATE_ALLOC_VS                                              0x2c47\n#define mmSPI_SHADER_USER_DATA_VS_0                                             0x2c4c\n#define mmSPI_SHADER_USER_DATA_VS_1                                             0x2c4d\n#define mmSPI_SHADER_USER_DATA_VS_2                                             0x2c4e\n#define mmSPI_SHADER_USER_DATA_VS_3                                             0x2c4f\n#define mmSPI_SHADER_USER_DATA_VS_4                                             0x2c50\n#define mmSPI_SHADER_USER_DATA_VS_5                                             0x2c51\n#define mmSPI_SHADER_USER_DATA_VS_6                                             0x2c52\n#define mmSPI_SHADER_USER_DATA_VS_7                                             0x2c53\n#define mmSPI_SHADER_USER_DATA_VS_8                                             0x2c54\n#define mmSPI_SHADER_USER_DATA_VS_9                                             0x2c55\n#define mmSPI_SHADER_USER_DATA_VS_10                                            0x2c56\n#define mmSPI_SHADER_USER_DATA_VS_11                                            0x2c57\n#define mmSPI_SHADER_USER_DATA_VS_12                                            0x2c58\n#define mmSPI_SHADER_USER_DATA_VS_13                                            0x2c59\n#define mmSPI_SHADER_USER_DATA_VS_14                                            0x2c5a\n#define mmSPI_SHADER_USER_DATA_VS_15                                            0x2c5b\n#define mmSPI_SHADER_PGM_RSRC2_ES_VS                                            0x2c7c\n#define mmSPI_SHADER_PGM_RSRC2_LS_VS                                            0x2c7d\n#define mmSPI_SHADER_TBA_LO_GS                                                  0x2c80\n#define mmSPI_SHADER_TBA_HI_GS                                                  0x2c81\n#define mmSPI_SHADER_TMA_LO_GS                                                  0x2c82\n#define mmSPI_SHADER_TMA_HI_GS                                                  0x2c83\n#define mmSPI_SHADER_PGM_LO_GS                                                  0x2c88\n#define mmSPI_SHADER_PGM_HI_GS                                                  0x2c89\n#define mmSPI_SHADER_PGM_RSRC1_GS                                               0x2c8a\n#define mmSPI_SHADER_PGM_RSRC2_GS                                               0x2c8b\n#define mmSPI_SHADER_PGM_RSRC3_GS                                               0x2c87\n#define mmSPI_SHADER_USER_DATA_GS_0                                             0x2c8c\n#define mmSPI_SHADER_USER_DATA_GS_1                                             0x2c8d\n#define mmSPI_SHADER_USER_DATA_GS_2                                             0x2c8e\n#define mmSPI_SHADER_USER_DATA_GS_3                                             0x2c8f\n#define mmSPI_SHADER_USER_DATA_GS_4                                             0x2c90\n#define mmSPI_SHADER_USER_DATA_GS_5                                             0x2c91\n#define mmSPI_SHADER_USER_DATA_GS_6                                             0x2c92\n#define mmSPI_SHADER_USER_DATA_GS_7                                             0x2c93\n#define mmSPI_SHADER_USER_DATA_GS_8                                             0x2c94\n#define mmSPI_SHADER_USER_DATA_GS_9                                             0x2c95\n#define mmSPI_SHADER_USER_DATA_GS_10                                            0x2c96\n#define mmSPI_SHADER_USER_DATA_GS_11                                            0x2c97\n#define mmSPI_SHADER_USER_DATA_GS_12                                            0x2c98\n#define mmSPI_SHADER_USER_DATA_GS_13                                            0x2c99\n#define mmSPI_SHADER_USER_DATA_GS_14                                            0x2c9a\n#define mmSPI_SHADER_USER_DATA_GS_15                                            0x2c9b\n#define mmSPI_SHADER_PGM_RSRC2_ES_GS                                            0x2cbc\n#define mmSPI_SHADER_TBA_LO_ES                                                  0x2cc0\n#define mmSPI_SHADER_TBA_HI_ES                                                  0x2cc1\n#define mmSPI_SHADER_TMA_LO_ES                                                  0x2cc2\n#define mmSPI_SHADER_TMA_HI_ES                                                  0x2cc3\n#define mmSPI_SHADER_PGM_LO_ES                                                  0x2cc8\n#define mmSPI_SHADER_PGM_HI_ES                                                  0x2cc9\n#define mmSPI_SHADER_PGM_RSRC1_ES                                               0x2cca\n#define mmSPI_SHADER_PGM_RSRC2_ES                                               0x2ccb\n#define mmSPI_SHADER_PGM_RSRC3_ES                                               0x2cc7\n#define mmSPI_SHADER_USER_DATA_ES_0                                             0x2ccc\n#define mmSPI_SHADER_USER_DATA_ES_1                                             0x2ccd\n#define mmSPI_SHADER_USER_DATA_ES_2                                             0x2cce\n#define mmSPI_SHADER_USER_DATA_ES_3                                             0x2ccf\n#define mmSPI_SHADER_USER_DATA_ES_4                                             0x2cd0\n#define mmSPI_SHADER_USER_DATA_ES_5                                             0x2cd1\n#define mmSPI_SHADER_USER_DATA_ES_6                                             0x2cd2\n#define mmSPI_SHADER_USER_DATA_ES_7                                             0x2cd3\n#define mmSPI_SHADER_USER_DATA_ES_8                                             0x2cd4\n#define mmSPI_SHADER_USER_DATA_ES_9                                             0x2cd5\n#define mmSPI_SHADER_USER_DATA_ES_10                                            0x2cd6\n#define mmSPI_SHADER_USER_DATA_ES_11                                            0x2cd7\n#define mmSPI_SHADER_USER_DATA_ES_12                                            0x2cd8\n#define mmSPI_SHADER_USER_DATA_ES_13                                            0x2cd9\n#define mmSPI_SHADER_USER_DATA_ES_14                                            0x2cda\n#define mmSPI_SHADER_USER_DATA_ES_15                                            0x2cdb\n#define mmSPI_SHADER_PGM_RSRC2_LS_ES                                            0x2cfd\n#define mmSPI_SHADER_TBA_LO_HS                                                  0x2d00\n#define mmSPI_SHADER_TBA_HI_HS                                                  0x2d01\n#define mmSPI_SHADER_TMA_LO_HS                                                  0x2d02\n#define mmSPI_SHADER_TMA_HI_HS                                                  0x2d03\n#define mmSPI_SHADER_PGM_LO_HS                                                  0x2d08\n#define mmSPI_SHADER_PGM_HI_HS                                                  0x2d09\n#define mmSPI_SHADER_PGM_RSRC1_HS                                               0x2d0a\n#define mmSPI_SHADER_PGM_RSRC2_HS                                               0x2d0b\n#define mmSPI_SHADER_PGM_RSRC3_HS                                               0x2d07\n#define mmSPI_SHADER_USER_DATA_HS_0                                             0x2d0c\n#define mmSPI_SHADER_USER_DATA_HS_1                                             0x2d0d\n#define mmSPI_SHADER_USER_DATA_HS_2                                             0x2d0e\n#define mmSPI_SHADER_USER_DATA_HS_3                                             0x2d0f\n#define mmSPI_SHADER_USER_DATA_HS_4                                             0x2d10\n#define mmSPI_SHADER_USER_DATA_HS_5                                             0x2d11\n#define mmSPI_SHADER_USER_DATA_HS_6                                             0x2d12\n#define mmSPI_SHADER_USER_DATA_HS_7                                             0x2d13\n#define mmSPI_SHADER_USER_DATA_HS_8                                             0x2d14\n#define mmSPI_SHADER_USER_DATA_HS_9                                             0x2d15\n#define mmSPI_SHADER_USER_DATA_HS_10                                            0x2d16\n#define mmSPI_SHADER_USER_DATA_HS_11                                            0x2d17\n#define mmSPI_SHADER_USER_DATA_HS_12                                            0x2d18\n#define mmSPI_SHADER_USER_DATA_HS_13                                            0x2d19\n#define mmSPI_SHADER_USER_DATA_HS_14                                            0x2d1a\n#define mmSPI_SHADER_USER_DATA_HS_15                                            0x2d1b\n#define mmSPI_SHADER_PGM_RSRC2_LS_HS                                            0x2d3d\n#define mmSPI_SHADER_TBA_LO_LS                                                  0x2d40\n#define mmSPI_SHADER_TBA_HI_LS                                                  0x2d41\n#define mmSPI_SHADER_TMA_LO_LS                                                  0x2d42\n#define mmSPI_SHADER_TMA_HI_LS                                                  0x2d43\n#define mmSPI_SHADER_PGM_LO_LS                                                  0x2d48\n#define mmSPI_SHADER_PGM_HI_LS                                                  0x2d49\n#define mmSPI_SHADER_PGM_RSRC1_LS                                               0x2d4a\n#define mmSPI_SHADER_PGM_RSRC2_LS                                               0x2d4b\n#define mmSPI_SHADER_PGM_RSRC3_LS                                               0x2d47\n#define mmSPI_SHADER_USER_DATA_LS_0                                             0x2d4c\n#define mmSPI_SHADER_USER_DATA_LS_1                                             0x2d4d\n#define mmSPI_SHADER_USER_DATA_LS_2                                             0x2d4e\n#define mmSPI_SHADER_USER_DATA_LS_3                                             0x2d4f\n#define mmSPI_SHADER_USER_DATA_LS_4                                             0x2d50\n#define mmSPI_SHADER_USER_DATA_LS_5                                             0x2d51\n#define mmSPI_SHADER_USER_DATA_LS_6                                             0x2d52\n#define mmSPI_SHADER_USER_DATA_LS_7                                             0x2d53\n#define mmSPI_SHADER_USER_DATA_LS_8                                             0x2d54\n#define mmSPI_SHADER_USER_DATA_LS_9                                             0x2d55\n#define mmSPI_SHADER_USER_DATA_LS_10                                            0x2d56\n#define mmSPI_SHADER_USER_DATA_LS_11                                            0x2d57\n#define mmSPI_SHADER_USER_DATA_LS_12                                            0x2d58\n#define mmSPI_SHADER_USER_DATA_LS_13                                            0x2d59\n#define mmSPI_SHADER_USER_DATA_LS_14                                            0x2d5a\n#define mmSPI_SHADER_USER_DATA_LS_15                                            0x2d5b\n#define mmSQ_CONFIG                                                             0x2300\n#define mmSQC_CONFIG                                                            0x2301\n#define mmSQC_CACHES                                                            0xc348\n#define mmSQ_RANDOM_WAVE_PRI                                                    0x2303\n#define mmSQ_REG_CREDITS                                                        0x2304\n#define mmSQ_FIFO_SIZES                                                         0x2305\n#define mmSQ_INTERRUPT_AUTO_MASK                                                0x2314\n#define mmSQ_INTERRUPT_MSG_CTRL                                                 0x2315\n#define mmSQ_PERFCOUNTER_CTRL                                                   0xd9e0\n#define mmSQ_PERFCOUNTER_MASK                                                   0xd9e1\n#define mmSQ_PERFCOUNTER_CTRL2                                                  0xd9e2\n#define mmCC_SQC_BANK_DISABLE                                                   0x2307\n#define mmUSER_SQC_BANK_DISABLE                                                 0x2308\n#define mmSQ_PERFCOUNTER0_LO                                                    0xd1c0\n#define mmSQ_PERFCOUNTER1_LO                                                    0xd1c2\n#define mmSQ_PERFCOUNTER2_LO                                                    0xd1c4\n#define mmSQ_PERFCOUNTER3_LO                                                    0xd1c6\n#define mmSQ_PERFCOUNTER4_LO                                                    0xd1c8\n#define mmSQ_PERFCOUNTER5_LO                                                    0xd1ca\n#define mmSQ_PERFCOUNTER6_LO                                                    0xd1cc\n#define mmSQ_PERFCOUNTER7_LO                                                    0xd1ce\n#define mmSQ_PERFCOUNTER8_LO                                                    0xd1d0\n#define mmSQ_PERFCOUNTER9_LO                                                    0xd1d2\n#define mmSQ_PERFCOUNTER10_LO                                                   0xd1d4\n#define mmSQ_PERFCOUNTER11_LO                                                   0xd1d6\n#define mmSQ_PERFCOUNTER12_LO                                                   0xd1d8\n#define mmSQ_PERFCOUNTER13_LO                                                   0xd1da\n#define mmSQ_PERFCOUNTER14_LO                                                   0xd1dc\n#define mmSQ_PERFCOUNTER15_LO                                                   0xd1de\n#define mmSQ_PERFCOUNTER0_HI                                                    0xd1c1\n#define mmSQ_PERFCOUNTER1_HI                                                    0xd1c3\n#define mmSQ_PERFCOUNTER2_HI                                                    0xd1c5\n#define mmSQ_PERFCOUNTER3_HI                                                    0xd1c7\n#define mmSQ_PERFCOUNTER4_HI                                                    0xd1c9\n#define mmSQ_PERFCOUNTER5_HI                                                    0xd1cb\n#define mmSQ_PERFCOUNTER6_HI                                                    0xd1cd\n#define mmSQ_PERFCOUNTER7_HI                                                    0xd1cf\n#define mmSQ_PERFCOUNTER8_HI                                                    0xd1d1\n#define mmSQ_PERFCOUNTER9_HI                                                    0xd1d3\n#define mmSQ_PERFCOUNTER10_HI                                                   0xd1d5\n#define mmSQ_PERFCOUNTER11_HI                                                   0xd1d7\n#define mmSQ_PERFCOUNTER12_HI                                                   0xd1d9\n#define mmSQ_PERFCOUNTER13_HI                                                   0xd1db\n#define mmSQ_PERFCOUNTER14_HI                                                   0xd1dd\n#define mmSQ_PERFCOUNTER15_HI                                                   0xd1df\n#define mmSQ_PERFCOUNTER0_SELECT                                                0xd9c0\n#define mmSQ_PERFCOUNTER1_SELECT                                                0xd9c1\n#define mmSQ_PERFCOUNTER2_SELECT                                                0xd9c2\n#define mmSQ_PERFCOUNTER3_SELECT                                                0xd9c3\n#define mmSQ_PERFCOUNTER4_SELECT                                                0xd9c4\n#define mmSQ_PERFCOUNTER5_SELECT                                                0xd9c5\n#define mmSQ_PERFCOUNTER6_SELECT                                                0xd9c6\n#define mmSQ_PERFCOUNTER7_SELECT                                                0xd9c7\n#define mmSQ_PERFCOUNTER8_SELECT                                                0xd9c8\n#define mmSQ_PERFCOUNTER9_SELECT                                                0xd9c9\n#define mmSQ_PERFCOUNTER10_SELECT                                               0xd9ca\n#define mmSQ_PERFCOUNTER11_SELECT                                               0xd9cb\n#define mmSQ_PERFCOUNTER12_SELECT                                               0xd9cc\n#define mmSQ_PERFCOUNTER13_SELECT                                               0xd9cd\n#define mmSQ_PERFCOUNTER14_SELECT                                               0xd9ce\n#define mmSQ_PERFCOUNTER15_SELECT                                               0xd9cf\n#define mmCGTT_SQ_CLK_CTRL                                                      0xf08c\n#define mmCGTT_SQG_CLK_CTRL                                                     0xf08d\n#define mmSQ_ALU_CLK_CTRL                                                       0xf08e\n#define mmSQ_TEX_CLK_CTRL                                                       0xf08f\n#define mmSQ_LDS_CLK_CTRL                                                       0xf090\n#define mmSQ_POWER_THROTTLE                                                     0xf091\n#define mmSQ_POWER_THROTTLE2                                                    0xf092\n#define mmSQ_TIME_HI                                                            0x237c\n#define mmSQ_TIME_LO                                                            0x237d\n#define mmSQ_THREAD_TRACE_BASE                                                  0x2380\n#define mmSQ_THREAD_TRACE_BASE2                                                 0x2385\n#define mmSQ_THREAD_TRACE_SIZE                                                  0x2381\n#define mmSQ_THREAD_TRACE_MASK                                                  0x2382\n#define mmSQ_THREAD_TRACE_USERDATA_0                                            0xc340\n#define mmSQ_THREAD_TRACE_USERDATA_1                                            0xc341\n#define mmSQ_THREAD_TRACE_USERDATA_2                                            0xc342\n#define mmSQ_THREAD_TRACE_USERDATA_3                                            0xc343\n#define mmSQ_THREAD_TRACE_MODE                                                  0x238e\n#define mmSQ_THREAD_TRACE_CTRL                                                  0x238f\n#define mmSQ_THREAD_TRACE_TOKEN_MASK                                            0x2383\n#define mmSQ_THREAD_TRACE_TOKEN_MASK2                                           0x2386\n#define mmSQ_THREAD_TRACE_PERF_MASK                                             0x2384\n#define mmSQ_THREAD_TRACE_WPTR                                                  0x238c\n#define mmSQ_THREAD_TRACE_STATUS                                                0x238d\n#define mmSQ_THREAD_TRACE_CNTR                                                  0x2390\n#define mmSQ_THREAD_TRACE_HIWATER                                               0x2392\n#define mmSQ_LB_CTR_CTRL                                                        0x2398\n#define mmSQ_LB_DATA_ALU_CYCLES                                                 0x2399\n#define mmSQ_LB_DATA_TEX_CYCLES                                                 0x239a\n#define mmSQ_LB_DATA_ALU_STALLS                                                 0x239b\n#define mmSQ_LB_DATA_TEX_STALLS                                                 0x239c\n#define mmSQC_SECDED_CNT                                                        0x23a0\n#define mmSQ_SEC_CNT                                                            0x23a1\n#define mmSQ_DED_CNT                                                            0x23a2\n#define mmSQ_DED_INFO                                                           0x23a3\n#define mmSQ_BUF_RSRC_WORD0                                                     0x23c0\n#define mmSQ_BUF_RSRC_WORD1                                                     0x23c1\n#define mmSQ_BUF_RSRC_WORD2                                                     0x23c2\n#define mmSQ_BUF_RSRC_WORD3                                                     0x23c3\n#define mmSQ_IMG_RSRC_WORD0                                                     0x23c4\n#define mmSQ_IMG_RSRC_WORD1                                                     0x23c5\n#define mmSQ_IMG_RSRC_WORD2                                                     0x23c6\n#define mmSQ_IMG_RSRC_WORD3                                                     0x23c7\n#define mmSQ_IMG_RSRC_WORD4                                                     0x23c8\n#define mmSQ_IMG_RSRC_WORD5                                                     0x23c9\n#define mmSQ_IMG_RSRC_WORD6                                                     0x23ca\n#define mmSQ_IMG_RSRC_WORD7                                                     0x23cb\n#define mmSQ_IMG_SAMP_WORD0                                                     0x23cc\n#define mmSQ_IMG_SAMP_WORD1                                                     0x23cd\n#define mmSQ_IMG_SAMP_WORD2                                                     0x23ce\n#define mmSQ_IMG_SAMP_WORD3                                                     0x23cf\n#define mmSQ_FLAT_SCRATCH_WORD0                                                 0x23d0\n#define mmSQ_FLAT_SCRATCH_WORD1                                                 0x23d1\n#define mmSQ_IND_INDEX                                                          0x2378\n#define mmSQ_IND_CMD                                                            0x237a\n#define mmSQ_CMD                                                                0x237b\n#define mmSQ_IND_DATA                                                           0x2379\n#define mmSQ_REG_TIMESTAMP                                                      0x2374\n#define mmSQ_CMD_TIMESTAMP                                                      0x2375\n#define mmSQ_HV_VMID_CTRL                                                       0xf840\n#define ixSQ_WAVE_INST_DW0                                                      0x1a\n#define ixSQ_WAVE_INST_DW1                                                      0x1b\n#define ixSQ_WAVE_PC_LO                                                         0x18\n#define ixSQ_WAVE_PC_HI                                                         0x19\n#define ixSQ_WAVE_IB_DBG0                                                       0x1c\n#define ixSQ_WAVE_EXEC_LO                                                       0x27e\n#define ixSQ_WAVE_EXEC_HI                                                       0x27f\n#define ixSQ_WAVE_STATUS                                                        0x12\n#define ixSQ_WAVE_MODE                                                          0x11\n#define ixSQ_WAVE_TRAPSTS                                                       0x13\n#define ixSQ_WAVE_HW_ID                                                         0x14\n#define ixSQ_WAVE_GPR_ALLOC                                                     0x15\n#define ixSQ_WAVE_LDS_ALLOC                                                     0x16\n#define ixSQ_WAVE_IB_STS                                                        0x17\n#define ixSQ_WAVE_M0                                                            0x27c\n#define ixSQ_WAVE_TBA_LO                                                        0x26c\n#define ixSQ_WAVE_TBA_HI                                                        0x26d\n#define ixSQ_WAVE_TMA_LO                                                        0x26e\n#define ixSQ_WAVE_TMA_HI                                                        0x26f\n#define ixSQ_WAVE_TTMP0                                                         0x270\n#define ixSQ_WAVE_TTMP1                                                         0x271\n#define ixSQ_WAVE_TTMP2                                                         0x272\n#define ixSQ_WAVE_TTMP3                                                         0x273\n#define ixSQ_WAVE_TTMP4                                                         0x274\n#define ixSQ_WAVE_TTMP5                                                         0x275\n#define ixSQ_WAVE_TTMP6                                                         0x276\n#define ixSQ_WAVE_TTMP7                                                         0x277\n#define ixSQ_WAVE_TTMP8                                                         0x278\n#define ixSQ_WAVE_TTMP9                                                         0x279\n#define ixSQ_WAVE_TTMP10                                                        0x27a\n#define ixSQ_WAVE_TTMP11                                                        0x27b\n#define mmSQ_DEBUG_STS_GLOBAL                                                   0x2309\n#define mmSQ_DEBUG_STS_GLOBAL2                                                  0x2310\n#define mmSQ_DEBUG_STS_GLOBAL3                                                  0x2311\n#define ixSQ_DEBUG_STS_LOCAL                                                    0x8\n#define ixSQ_DEBUG_CTRL_LOCAL                                                   0x9\n#define mmSH_MEM_BASES                                                          0x230a\n#define mmSH_MEM_APE1_BASE                                                      0x230b\n#define mmSH_MEM_APE1_LIMIT                                                     0x230c\n#define mmSH_MEM_CONFIG                                                         0x230d\n#define mmSQC_POLICY                                                            0x230e\n#define mmSQC_VOLATILE                                                          0x230f\n#define mmSQ_THREAD_TRACE_WORD_CMN                                              0x23b0\n#define mmSQ_THREAD_TRACE_WORD_INST                                             0x23b0\n#define mmSQ_THREAD_TRACE_WORD_INST_PC_1_OF_2                                   0x23b0\n#define mmSQ_THREAD_TRACE_WORD_INST_PC_2_OF_2                                   0x23b1\n#define mmSQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2                             0x23b0\n#define mmSQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2                             0x23b1\n#define mmSQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2                                 0x23b0\n#define mmSQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2                                 0x23b1\n#define mmSQ_THREAD_TRACE_WORD_WAVE                                             0x23b0\n#define mmSQ_THREAD_TRACE_WORD_MISC                                             0x23b0\n#define mmSQ_THREAD_TRACE_WORD_WAVE_START                                       0x23b0\n#define mmSQ_THREAD_TRACE_WORD_REG_1_OF_2                                       0x23b0\n#define mmSQ_THREAD_TRACE_WORD_REG_2_OF_2                                       0x23b0\n#define mmSQ_THREAD_TRACE_WORD_REG_CS_1_OF_2                                    0x23b0\n#define mmSQ_THREAD_TRACE_WORD_REG_CS_2_OF_2                                    0x23b0\n#define mmSQ_THREAD_TRACE_WORD_EVENT                                            0x23b0\n#define mmSQ_THREAD_TRACE_WORD_ISSUE                                            0x23b0\n#define mmSQ_THREAD_TRACE_WORD_PERF_1_OF_2                                      0x23b0\n#define mmSQ_THREAD_TRACE_WORD_PERF_2_OF_2                                      0x23b1\n#define ixSQ_INTERRUPT_WORD_CMN                                                 0x20c0\n#define ixSQ_INTERRUPT_WORD_AUTO                                                0x20c0\n#define ixSQ_INTERRUPT_WORD_WAVE                                                0x20c0\n#define mmSQ_SOP2                                                               0x237f\n#define mmSQ_VOP1                                                               0x237f\n#define mmSQ_MTBUF_1                                                            0x237f\n#define mmSQ_EXP_1                                                              0x237f\n#define mmSQ_MUBUF_1                                                            0x237f\n#define mmSQ_INST                                                               0x237f\n#define mmSQ_EXP_0                                                              0x237f\n#define mmSQ_MUBUF_0                                                            0x237f\n#define mmSQ_VOP3_0                                                             0x237f\n#define mmSQ_VOP2                                                               0x237f\n#define mmSQ_MTBUF_0                                                            0x237f\n#define mmSQ_SOPP                                                               0x237f\n#define mmSQ_FLAT_0                                                             0x237f\n#define mmSQ_VOP3_0_SDST_ENC                                                    0x237f\n#define mmSQ_MIMG_1                                                             0x237f\n#define mmSQ_SMRD                                                               0x237f\n#define mmSQ_SOP1                                                               0x237f\n#define mmSQ_SOPC                                                               0x237f\n#define mmSQ_FLAT_1                                                             0x237f\n#define mmSQ_DS_1                                                               0x237f\n#define mmSQ_VOP3_1                                                             0x237f\n#define mmSQ_MIMG_0                                                             0x237f\n#define mmSQ_SOPK                                                               0x237f\n#define mmSQ_DS_0                                                               0x237f\n#define mmSQ_VOPC                                                               0x237f\n#define mmSQ_VINTRP                                                             0x237f\n#define mmCGTT_SX_CLK_CTRL0                                                     0xf094\n#define mmCGTT_SX_CLK_CTRL1                                                     0xf095\n#define mmCGTT_SX_CLK_CTRL2                                                     0xf096\n#define mmCGTT_SX_CLK_CTRL3                                                     0xf097\n#define mmCGTT_SX_CLK_CTRL4                                                     0xf098\n#define mmSX_DEBUG_BUSY                                                         0x2414\n#define mmSX_DEBUG_BUSY_2                                                       0x2415\n#define mmSX_DEBUG_BUSY_3                                                       0x2416\n#define mmSX_DEBUG_BUSY_4                                                       0x2417\n#define mmSX_DEBUG_1                                                            0x2418\n#define mmSX_PERFCOUNTER0_SELECT                                                0xda40\n#define mmSX_PERFCOUNTER1_SELECT                                                0xda41\n#define mmSX_PERFCOUNTER2_SELECT                                                0xda42\n#define mmSX_PERFCOUNTER3_SELECT                                                0xda43\n#define mmSX_PERFCOUNTER0_SELECT1                                               0xda44\n#define mmSX_PERFCOUNTER1_SELECT1                                               0xda45\n#define mmSX_PERFCOUNTER0_LO                                                    0xd240\n#define mmSX_PERFCOUNTER0_HI                                                    0xd241\n#define mmSX_PERFCOUNTER1_LO                                                    0xd242\n#define mmSX_PERFCOUNTER1_HI                                                    0xd243\n#define mmSX_PERFCOUNTER2_LO                                                    0xd244\n#define mmSX_PERFCOUNTER2_HI                                                    0xd245\n#define mmSX_PERFCOUNTER3_LO                                                    0xd246\n#define mmSX_PERFCOUNTER3_HI                                                    0xd247\n#define mmTCC_CTRL                                                              0x2b80\n#define mmTCC_EDC_COUNTER                                                       0x2b82\n#define mmTCC_REDUNDANCY                                                        0x2b83\n#define mmTCC_CGTT_SCLK_CTRL                                                    0xf0ac\n#define mmTCA_CGTT_SCLK_CTRL                                                    0xf0ad\n#define mmTCS_CGTT_SCLK_CTRL                                                    0xf0ae\n#define mmTCC_PERFCOUNTER0_SELECT                                               0xdb80\n#define mmTCC_PERFCOUNTER1_SELECT                                               0xdb82\n#define mmTCC_PERFCOUNTER0_SELECT1                                              0xdb81\n#define mmTCC_PERFCOUNTER1_SELECT1                                              0xdb83\n#define mmTCC_PERFCOUNTER2_SELECT                                               0xdb84\n#define mmTCC_PERFCOUNTER3_SELECT                                               0xdb85\n#define mmTCC_PERFCOUNTER0_LO                                                   0xd380\n#define mmTCC_PERFCOUNTER1_LO                                                   0xd382\n#define mmTCC_PERFCOUNTER2_LO                                                   0xd384\n#define mmTCC_PERFCOUNTER3_LO                                                   0xd386\n#define mmTCC_PERFCOUNTER0_HI                                                   0xd381\n#define mmTCC_PERFCOUNTER1_HI                                                   0xd383\n#define mmTCC_PERFCOUNTER2_HI                                                   0xd385\n#define mmTCC_PERFCOUNTER3_HI                                                   0xd387\n#define mmTCA_CTRL                                                              0x2bc0\n#define mmTCA_PERFCOUNTER0_SELECT                                               0xdb90\n#define mmTCA_PERFCOUNTER1_SELECT                                               0xdb92\n#define mmTCA_PERFCOUNTER0_SELECT1                                              0xdb91\n#define mmTCA_PERFCOUNTER1_SELECT1                                              0xdb93\n#define mmTCA_PERFCOUNTER2_SELECT                                               0xdb94\n#define mmTCA_PERFCOUNTER3_SELECT                                               0xdb95\n#define mmTCA_PERFCOUNTER0_LO                                                   0xd390\n#define mmTCA_PERFCOUNTER1_LO                                                   0xd392\n#define mmTCA_PERFCOUNTER2_LO                                                   0xd394\n#define mmTCA_PERFCOUNTER3_LO                                                   0xd396\n#define mmTCA_PERFCOUNTER0_HI                                                   0xd391\n#define mmTCA_PERFCOUNTER1_HI                                                   0xd393\n#define mmTCA_PERFCOUNTER2_HI                                                   0xd395\n#define mmTCA_PERFCOUNTER3_HI                                                   0xd397\n#define mmTCS_CTRL                                                              0x2be0\n#define mmTCS_PERFCOUNTER0_SELECT                                               0xdba0\n#define mmTCS_PERFCOUNTER0_SELECT1                                              0xdba1\n#define mmTCS_PERFCOUNTER1_SELECT                                               0xdba2\n#define mmTCS_PERFCOUNTER2_SELECT                                               0xdba3\n#define mmTCS_PERFCOUNTER3_SELECT                                               0xdba4\n#define mmTCS_PERFCOUNTER0_LO                                                   0xd3a0\n#define mmTCS_PERFCOUNTER1_LO                                                   0xd3a2\n#define mmTCS_PERFCOUNTER2_LO                                                   0xd3a4\n#define mmTCS_PERFCOUNTER3_LO                                                   0xd3a6\n#define mmTCS_PERFCOUNTER0_HI                                                   0xd3a1\n#define mmTCS_PERFCOUNTER1_HI                                                   0xd3a3\n#define mmTCS_PERFCOUNTER2_HI                                                   0xd3a5\n#define mmTCS_PERFCOUNTER3_HI                                                   0xd3a7\n#define mmTA_BC_BASE_ADDR                                                       0xa020\n#define mmTA_BC_BASE_ADDR_HI                                                    0xa021\n#define mmTD_CNTL                                                               0x2525\n#define mmTD_STATUS                                                             0x2526\n#define mmTD_DEBUG_INDEX                                                        0x2528\n#define mmTD_DEBUG_DATA                                                         0x2529\n#define mmTD_PERFCOUNTER0_SELECT                                                0xdb00\n#define mmTD_PERFCOUNTER1_SELECT                                                0xdb02\n#define mmTD_PERFCOUNTER0_SELECT1                                               0xdb01\n#define mmTD_PERFCOUNTER0_LO                                                    0xd300\n#define mmTD_PERFCOUNTER1_LO                                                    0xd302\n#define mmTD_PERFCOUNTER0_HI                                                    0xd301\n#define mmTD_PERFCOUNTER1_HI                                                    0xd303\n#define mmTD_SCRATCH                                                            0x2533\n#define mmTA_CNTL                                                               0x2541\n#define mmTA_CNTL_AUX                                                           0x2542\n#define mmTA_RESERVED_010C                                                      0x2543\n#define mmTA_CS_BC_BASE_ADDR                                                    0xc380\n#define mmTA_CS_BC_BASE_ADDR_HI                                                 0xc381\n#define mmTA_STATUS                                                             0x2548\n#define mmTA_DEBUG_INDEX                                                        0x254c\n#define mmTA_DEBUG_DATA                                                         0x254d\n#define mmTA_PERFCOUNTER0_SELECT                                                0xdac0\n#define mmTA_PERFCOUNTER1_SELECT                                                0xdac2\n#define mmTA_PERFCOUNTER0_SELECT1                                               0xdac1\n#define mmTA_PERFCOUNTER0_LO                                                    0xd2c0\n#define mmTA_PERFCOUNTER1_LO                                                    0xd2c2\n#define mmTA_PERFCOUNTER0_HI                                                    0xd2c1\n#define mmTA_PERFCOUNTER1_HI                                                    0xd2c3\n#define mmTA_SCRATCH                                                            0x2564\n#define mmSH_HIDDEN_PRIVATE_BASE_VMID                                           0x2580\n#define mmSH_STATIC_MEM_CONFIG                                                  0x2581\n#define mmTCP_INVALIDATE                                                        0x2b00\n#define mmTCP_STATUS                                                            0x2b01\n#define mmTCP_CNTL                                                              0x2b02\n#define mmTCP_CHAN_STEER_LO                                                     0x2b03\n#define mmTCP_CHAN_STEER_HI                                                     0x2b04\n#define mmTCP_ADDR_CONFIG                                                       0x2b05\n#define mmTCP_CREDIT                                                            0x2b06\n#define mmTCP_PERFCOUNTER0_SELECT                                               0xdb40\n#define mmTCP_PERFCOUNTER1_SELECT                                               0xdb42\n#define mmTCP_PERFCOUNTER0_SELECT1                                              0xdb41\n#define mmTCP_PERFCOUNTER1_SELECT1                                              0xdb43\n#define mmTCP_PERFCOUNTER2_SELECT                                               0xdb44\n#define mmTCP_PERFCOUNTER3_SELECT                                               0xdb45\n#define mmTCP_PERFCOUNTER0_LO                                                   0xd340\n#define mmTCP_PERFCOUNTER1_LO                                                   0xd342\n#define mmTCP_PERFCOUNTER2_LO                                                   0xd344\n#define mmTCP_PERFCOUNTER3_LO                                                   0xd346\n#define mmTCP_PERFCOUNTER0_HI                                                   0xd341\n#define mmTCP_PERFCOUNTER1_HI                                                   0xd343\n#define mmTCP_PERFCOUNTER2_HI                                                   0xd345\n#define mmTCP_PERFCOUNTER3_HI                                                   0xd347\n#define mmTCP_BUFFER_ADDR_HASH_CNTL                                             0x2b16\n#define mmTCP_EDC_COUNTER                                                       0x2b17\n#define mmTC_CFG_L1_LOAD_POLICY0                                                0x2b1a\n#define mmTC_CFG_L1_LOAD_POLICY1                                                0x2b1b\n#define mmTC_CFG_L1_STORE_POLICY                                                0x2b1c\n#define mmTC_CFG_L2_LOAD_POLICY0                                                0x2b1d\n#define mmTC_CFG_L2_LOAD_POLICY1                                                0x2b1e\n#define mmTC_CFG_L2_STORE_POLICY0                                               0x2b1f\n#define mmTC_CFG_L2_STORE_POLICY1                                               0x2b20\n#define mmTC_CFG_L2_ATOMIC_POLICY                                               0x2b21\n#define mmTC_CFG_L1_VOLATILE                                                    0x2b22\n#define mmTC_CFG_L2_VOLATILE                                                    0x2b23\n#define mmTCP_WATCH0_ADDR_H                                                     0x32a0\n#define mmTCP_WATCH1_ADDR_H                                                     0x32a3\n#define mmTCP_WATCH2_ADDR_H                                                     0x32a6\n#define mmTCP_WATCH3_ADDR_H                                                     0x32a9\n#define mmTCP_WATCH0_ADDR_L                                                     0x32a1\n#define mmTCP_WATCH1_ADDR_L                                                     0x32a4\n#define mmTCP_WATCH2_ADDR_L                                                     0x32a7\n#define mmTCP_WATCH3_ADDR_L                                                     0x32aa\n#define mmTCP_WATCH0_CNTL                                                       0x32a2\n#define mmTCP_WATCH1_CNTL                                                       0x32a5\n#define mmTCP_WATCH2_CNTL                                                       0x32a8\n#define mmTCP_WATCH3_CNTL                                                       0x32ab\n#define mmTD_CGTT_CTRL                                                          0xf09c\n#define mmTA_CGTT_CTRL                                                          0xf09d\n#define mmCGTT_TCP_CLK_CTRL                                                     0xf09e\n#define mmCGTT_TCI_CLK_CTRL                                                     0xf09f\n#define mmTCI_STATUS                                                            0x2b61\n#define mmTCI_CNTL_1                                                            0x2b62\n#define mmTCI_CNTL_2                                                            0x2b63\n#define mmGDS_CONFIG                                                            0x25c0\n#define mmGDS_CNTL_STATUS                                                       0x25c1\n#define mmGDS_ENHANCE2                                                          0x25c2\n#define mmGDS_PROTECTION_FAULT                                                  0x25c3\n#define mmGDS_VM_PROTECTION_FAULT                                               0x25c4\n#define mmGDS_SECDED_CNT                                                        0x25c5\n#define mmGDS_GRBM_SECDED_CNT                                                   0x25c6\n#define mmGDS_OA_DED                                                            0x25c7\n#define mmGDS_DEBUG_CNTL                                                        0x25c8\n#define mmGDS_DEBUG_DATA                                                        0x25c9\n#define mmCGTT_GDS_CLK_CTRL                                                     0xf0a0\n#define mmGDS_RD_ADDR                                                           0xc400\n#define mmGDS_RD_DATA                                                           0xc401\n#define mmGDS_RD_BURST_ADDR                                                     0xc402\n#define mmGDS_RD_BURST_COUNT                                                    0xc403\n#define mmGDS_RD_BURST_DATA                                                     0xc404\n#define mmGDS_WR_ADDR                                                           0xc405\n#define mmGDS_WR_DATA                                                           0xc406\n#define mmGDS_WR_BURST_ADDR                                                     0xc407\n#define mmGDS_WR_BURST_DATA                                                     0xc408\n#define mmGDS_WRITE_COMPLETE                                                    0xc409\n#define mmGDS_ATOM_CNTL                                                         0xc40a\n#define mmGDS_ATOM_COMPLETE                                                     0xc40b\n#define mmGDS_ATOM_BASE                                                         0xc40c\n#define mmGDS_ATOM_SIZE                                                         0xc40d\n#define mmGDS_ATOM_OFFSET0                                                      0xc40e\n#define mmGDS_ATOM_OFFSET1                                                      0xc40f\n#define mmGDS_ATOM_DST                                                          0xc410\n#define mmGDS_ATOM_OP                                                           0xc411\n#define mmGDS_ATOM_SRC0                                                         0xc412\n#define mmGDS_ATOM_SRC0_U                                                       0xc413\n#define mmGDS_ATOM_SRC1                                                         0xc414\n#define mmGDS_ATOM_SRC1_U                                                       0xc415\n#define mmGDS_ATOM_READ0                                                        0xc416\n#define mmGDS_ATOM_READ0_U                                                      0xc417\n#define mmGDS_ATOM_READ1                                                        0xc418\n#define mmGDS_ATOM_READ1_U                                                      0xc419\n#define mmGDS_GWS_RESOURCE_CNTL                                                 0xc41a\n#define mmGDS_GWS_RESOURCE                                                      0xc41b\n#define mmGDS_GWS_RESOURCE_CNT                                                  0xc41c\n#define mmGDS_OA_CNTL                                                           0xc41d\n#define mmGDS_OA_COUNTER                                                        0xc41e\n#define mmGDS_OA_ADDRESS                                                        0xc41f\n#define mmGDS_OA_INCDEC                                                         0xc420\n#define mmGDS_OA_RING_SIZE                                                      0xc421\n#define ixGDS_DEBUG_REG0                                                        0x0\n#define ixGDS_DEBUG_REG1                                                        0x1\n#define ixGDS_DEBUG_REG2                                                        0x2\n#define ixGDS_DEBUG_REG3                                                        0x3\n#define ixGDS_DEBUG_REG4                                                        0x4\n#define ixGDS_DEBUG_REG5                                                        0x5\n#define ixGDS_DEBUG_REG6                                                        0x6\n#define mmGDS_PERFCOUNTER0_SELECT                                               0xda80\n#define mmGDS_PERFCOUNTER1_SELECT                                               0xda81\n#define mmGDS_PERFCOUNTER2_SELECT                                               0xda82\n#define mmGDS_PERFCOUNTER3_SELECT                                               0xda83\n#define mmGDS_PERFCOUNTER0_LO                                                   0xd280\n#define mmGDS_PERFCOUNTER1_LO                                                   0xd282\n#define mmGDS_PERFCOUNTER2_LO                                                   0xd284\n#define mmGDS_PERFCOUNTER3_LO                                                   0xd286\n#define mmGDS_PERFCOUNTER0_HI                                                   0xd281\n#define mmGDS_PERFCOUNTER1_HI                                                   0xd283\n#define mmGDS_PERFCOUNTER2_HI                                                   0xd285\n#define mmGDS_PERFCOUNTER3_HI                                                   0xd287\n#define mmGDS_PERFCOUNTER0_SELECT1                                              0xda84\n#define mmGDS_VMID0_BASE                                                        0x3300\n#define mmGDS_VMID1_BASE                                                        0x3302\n#define mmGDS_VMID2_BASE                                                        0x3304\n#define mmGDS_VMID3_BASE                                                        0x3306\n#define mmGDS_VMID4_BASE                                                        0x3308\n#define mmGDS_VMID5_BASE                                                        0x330a\n#define mmGDS_VMID6_BASE                                                        0x330c\n#define mmGDS_VMID7_BASE                                                        0x330e\n#define mmGDS_VMID8_BASE                                                        0x3310\n#define mmGDS_VMID9_BASE                                                        0x3312\n#define mmGDS_VMID10_BASE                                                       0x3314\n#define mmGDS_VMID11_BASE                                                       0x3316\n#define mmGDS_VMID12_BASE                                                       0x3318\n#define mmGDS_VMID13_BASE                                                       0x331a\n#define mmGDS_VMID14_BASE                                                       0x331c\n#define mmGDS_VMID15_BASE                                                       0x331e\n#define mmGDS_VMID0_SIZE                                                        0x3301\n#define mmGDS_VMID1_SIZE                                                        0x3303\n#define mmGDS_VMID2_SIZE                                                        0x3305\n#define mmGDS_VMID3_SIZE                                                        0x3307\n#define mmGDS_VMID4_SIZE                                                        0x3309\n#define mmGDS_VMID5_SIZE                                                        0x330b\n#define mmGDS_VMID6_SIZE                                                        0x330d\n#define mmGDS_VMID7_SIZE                                                        0x330f\n#define mmGDS_VMID8_SIZE                                                        0x3311\n#define mmGDS_VMID9_SIZE                                                        0x3313\n#define mmGDS_VMID10_SIZE                                                       0x3315\n#define mmGDS_VMID11_SIZE                                                       0x3317\n#define mmGDS_VMID12_SIZE                                                       0x3319\n#define mmGDS_VMID13_SIZE                                                       0x331b\n#define mmGDS_VMID14_SIZE                                                       0x331d\n#define mmGDS_VMID15_SIZE                                                       0x331f\n#define mmGDS_GWS_VMID0                                                         0x3320\n#define mmGDS_GWS_VMID1                                                         0x3321\n#define mmGDS_GWS_VMID2                                                         0x3322\n#define mmGDS_GWS_VMID3                                                         0x3323\n#define mmGDS_GWS_VMID4                                                         0x3324\n#define mmGDS_GWS_VMID5                                                         0x3325\n#define mmGDS_GWS_VMID6                                                         0x3326\n#define mmGDS_GWS_VMID7                                                         0x3327\n#define mmGDS_GWS_VMID8                                                         0x3328\n#define mmGDS_GWS_VMID9                                                         0x3329\n#define mmGDS_GWS_VMID10                                                        0x332a\n#define mmGDS_GWS_VMID11                                                        0x332b\n#define mmGDS_GWS_VMID12                                                        0x332c\n#define mmGDS_GWS_VMID13                                                        0x332d\n#define mmGDS_GWS_VMID14                                                        0x332e\n#define mmGDS_GWS_VMID15                                                        0x332f\n#define mmGDS_OA_VMID0                                                          0x3330\n#define mmGDS_OA_VMID1                                                          0x3331\n#define mmGDS_OA_VMID2                                                          0x3332\n#define mmGDS_OA_VMID3                                                          0x3333\n#define mmGDS_OA_VMID4                                                          0x3334\n#define mmGDS_OA_VMID5                                                          0x3335\n#define mmGDS_OA_VMID6                                                          0x3336\n#define mmGDS_OA_VMID7                                                          0x3337\n#define mmGDS_OA_VMID8                                                          0x3338\n#define mmGDS_OA_VMID9                                                          0x3339\n#define mmGDS_OA_VMID10                                                         0x333a\n#define mmGDS_OA_VMID11                                                         0x333b\n#define mmGDS_OA_VMID12                                                         0x333c\n#define mmGDS_OA_VMID13                                                         0x333d\n#define mmGDS_OA_VMID14                                                         0x333e\n#define mmGDS_OA_VMID15                                                         0x333f\n#define mmGDS_GWS_RESET0                                                        0x3344\n#define mmGDS_GWS_RESET1                                                        0x3345\n#define mmGDS_GWS_RESOURCE_RESET                                                0x3346\n#define mmGDS_COMPUTE_MAX_WAVE_ID                                               0x3348\n#define mmGDS_OA_RESET_MASK                                                     0x3349\n#define mmGDS_OA_RESET                                                          0x334a\n#define mmGDS_ENHANCE                                                           0x334b\n#define mmGDS_OA_CGPG_RESTORE                                                   0x334c\n#define mmCS_COPY_STATE                                                         0xa1f3\n#define mmGFX_COPY_STATE                                                        0xa1f4\n#define mmVGT_DRAW_INITIATOR                                                    0xa1fc\n#define mmVGT_EVENT_INITIATOR                                                   0xa2a4\n#define mmVGT_EVENT_ADDRESS_REG                                                 0xa1fe\n#define mmVGT_DMA_BASE_HI                                                       0xa1f9\n#define mmVGT_DMA_BASE                                                          0xa1fa\n#define mmVGT_DMA_INDEX_TYPE                                                    0xa29f\n#define mmVGT_DMA_NUM_INSTANCES                                                 0xa2a2\n#define mmIA_ENHANCE                                                            0xa29c\n#define mmVGT_DMA_SIZE                                                          0xa29d\n#define mmVGT_DMA_MAX_SIZE                                                      0xa29e\n#define mmVGT_DMA_PRIMITIVE_TYPE                                                0x2271\n#define mmVGT_DMA_CONTROL                                                       0x2272\n#define mmVGT_IMMED_DATA                                                        0xa1fd\n#define mmVGT_INDEX_TYPE                                                        0xc243\n#define mmVGT_NUM_INDICES                                                       0xc24c\n#define mmVGT_NUM_INSTANCES                                                     0xc24d\n#define mmVGT_PRIMITIVE_TYPE                                                    0xc242\n#define mmVGT_PRIMITIVEID_EN                                                    0xa2a1\n#define mmVGT_PRIMITIVEID_RESET                                                 0xa2a3\n#define mmVGT_VTX_CNT_EN                                                        0xa2ae\n#define mmVGT_REUSE_OFF                                                         0xa2ad\n#define mmVGT_INSTANCE_STEP_RATE_0                                              0xa2a8\n#define mmVGT_INSTANCE_STEP_RATE_1                                              0xa2a9\n#define mmVGT_MAX_VTX_INDX                                                      0xa100\n#define mmVGT_MIN_VTX_INDX                                                      0xa101\n#define mmVGT_INDX_OFFSET                                                       0xa102\n#define mmVGT_VERTEX_REUSE_BLOCK_CNTL                                           0xa316\n#define mmVGT_OUT_DEALLOC_CNTL                                                  0xa317\n#define mmVGT_MULTI_PRIM_IB_RESET_INDX                                          0xa103\n#define mmVGT_MULTI_PRIM_IB_RESET_EN                                            0xa2a5\n#define mmVGT_ENHANCE                                                           0xa294\n#define mmVGT_OUTPUT_PATH_CNTL                                                  0xa284\n#define mmVGT_HOS_CNTL                                                          0xa285\n#define mmVGT_HOS_MAX_TESS_LEVEL                                                0xa286\n#define mmVGT_HOS_MIN_TESS_LEVEL                                                0xa287\n#define mmVGT_HOS_REUSE_DEPTH                                                   0xa288\n#define mmVGT_GROUP_PRIM_TYPE                                                   0xa289\n#define mmVGT_GROUP_FIRST_DECR                                                  0xa28a\n#define mmVGT_GROUP_DECR                                                        0xa28b\n#define mmVGT_GROUP_VECT_0_CNTL                                                 0xa28c\n#define mmVGT_GROUP_VECT_1_CNTL                                                 0xa28d\n#define mmVGT_GROUP_VECT_0_FMT_CNTL                                             0xa28e\n#define mmVGT_GROUP_VECT_1_FMT_CNTL                                             0xa28f\n#define mmVGT_VTX_VECT_EJECT_REG                                                0x222c\n#define mmVGT_DMA_DATA_FIFO_DEPTH                                               0x222d\n#define mmVGT_DMA_REQ_FIFO_DEPTH                                                0x222e\n#define mmVGT_DRAW_INIT_FIFO_DEPTH                                              0x222f\n#define mmVGT_LAST_COPY_STATE                                                   0x2230\n#define mmCC_GC_SHADER_ARRAY_CONFIG                                             0x226f\n#define mmGC_USER_SHADER_ARRAY_CONFIG                                           0x2270\n#define mmVGT_GS_MODE                                                           0xa290\n#define mmVGT_GS_ONCHIP_CNTL                                                    0xa291\n#define mmVGT_GS_OUT_PRIM_TYPE                                                  0xa29b\n#define mmVGT_CACHE_INVALIDATION                                                0x2231\n#define mmVGT_RESET_DEBUG                                                       0x2232\n#define mmVGT_STRMOUT_DELAY                                                     0x2233\n#define mmVGT_FIFO_DEPTHS                                                       0x2234\n#define mmVGT_GS_PER_ES                                                         0xa295\n#define mmVGT_ES_PER_GS                                                         0xa296\n#define mmVGT_GS_PER_VS                                                         0xa297\n#define mmVGT_GS_VERTEX_REUSE                                                   0x2235\n#define mmVGT_MC_LAT_CNTL                                                       0x2236\n#define mmIA_CNTL_STATUS                                                        0x2237\n#define mmVGT_STRMOUT_CONFIG                                                    0xa2e5\n#define mmVGT_STRMOUT_BUFFER_SIZE_0                                             0xa2b4\n#define mmVGT_STRMOUT_BUFFER_SIZE_1                                             0xa2b8\n#define mmVGT_STRMOUT_BUFFER_SIZE_2                                             0xa2bc\n#define mmVGT_STRMOUT_BUFFER_SIZE_3                                             0xa2c0\n#define mmVGT_STRMOUT_BUFFER_OFFSET_0                                           0xa2b7\n#define mmVGT_STRMOUT_BUFFER_OFFSET_1                                           0xa2bb\n#define mmVGT_STRMOUT_BUFFER_OFFSET_2                                           0xa2bf\n#define mmVGT_STRMOUT_BUFFER_OFFSET_3                                           0xa2c3\n#define mmVGT_STRMOUT_VTX_STRIDE_0                                              0xa2b5\n#define mmVGT_STRMOUT_VTX_STRIDE_1                                              0xa2b9\n#define mmVGT_STRMOUT_VTX_STRIDE_2                                              0xa2bd\n#define mmVGT_STRMOUT_VTX_STRIDE_3                                              0xa2c1\n#define mmVGT_STRMOUT_BUFFER_CONFIG                                             0xa2e6\n#define mmVGT_STRMOUT_BUFFER_FILLED_SIZE_0                                      0xc244\n#define mmVGT_STRMOUT_BUFFER_FILLED_SIZE_1                                      0xc245\n#define mmVGT_STRMOUT_BUFFER_FILLED_SIZE_2                                      0xc246\n#define mmVGT_STRMOUT_BUFFER_FILLED_SIZE_3                                      0xc247\n#define mmVGT_STRMOUT_DRAW_OPAQUE_OFFSET                                        0xa2ca\n#define mmVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE                            0xa2cb\n#define mmVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE                                 0xa2cc\n#define mmVGT_GS_MAX_VERT_OUT                                                   0xa2ce\n#define mmIA_VMID_OVERRIDE                                                      0x2260\n#define mmVGT_SHADER_STAGES_EN                                                  0xa2d5\n#define mmVGT_DISPATCH_DRAW_INDEX                                               0xa2dd\n#define mmVGT_LS_HS_CONFIG                                                      0xa2d6\n#define mmVGT_DMA_LS_HS_CONFIG                                                  0x2273\n#define mmVGT_TF_PARAM                                                          0xa2db\n#define mmVGT_TF_RING_SIZE                                                      0xc24e\n#define mmVGT_SYS_CONFIG                                                        0x2263\n#define mmVGT_HS_OFFCHIP_PARAM                                                  0xc24f\n#define mmVGT_TF_MEMORY_BASE                                                    0xc250\n#define mmVGT_GS_INSTANCE_CNT                                                   0xa2e4\n#define mmIA_MULTI_VGT_PARAM                                                    0xa2aa\n#define mmVGT_VS_MAX_WAVE_ID                                                    0x2268\n#define mmVGT_ESGS_RING_SIZE                                                    0xc240\n#define mmVGT_GSVS_RING_SIZE                                                    0xc241\n#define mmVGT_GSVS_RING_OFFSET_1                                                0xa298\n#define mmVGT_GSVS_RING_OFFSET_2                                                0xa299\n#define mmVGT_GSVS_RING_OFFSET_3                                                0xa29a\n#define mmVGT_ESGS_RING_ITEMSIZE                                                0xa2ab\n#define mmVGT_GSVS_RING_ITEMSIZE                                                0xa2ac\n#define mmVGT_GS_VERT_ITEMSIZE                                                  0xa2d7\n#define mmVGT_GS_VERT_ITEMSIZE_1                                                0xa2d8\n#define mmVGT_GS_VERT_ITEMSIZE_2                                                0xa2d9\n#define mmVGT_GS_VERT_ITEMSIZE_3                                                0xa2da\n#define mmWD_CNTL_STATUS                                                        0x223f\n#define mmWD_ENHANCE                                                            0xa2a0\n#define mmGFX_PIPE_CONTROL                                                      0x226d\n#define mmGFX_PIPE_PRIORITY                                                     0xf87f\n#define mmCGTT_VGT_CLK_CTRL                                                     0xf084\n#define mmCGTT_IA_CLK_CTRL                                                      0xf085\n#define mmCGTT_WD_CLK_CTRL                                                      0xf086\n#define mmVGT_DEBUG_CNTL                                                        0x2238\n#define mmVGT_DEBUG_DATA                                                        0x2239\n#define mmIA_DEBUG_CNTL                                                         0x223a\n#define mmIA_DEBUG_DATA                                                         0x223b\n#define mmVGT_CNTL_STATUS                                                       0x223c\n#define mmWD_DEBUG_CNTL                                                         0x223d\n#define mmWD_DEBUG_DATA                                                         0x223e\n#define mmCC_GC_PRIM_CONFIG                                                     0x2240\n#define mmGC_USER_PRIM_CONFIG                                                   0x2241\n#define ixWD_DEBUG_REG0                                                         0x0\n#define ixWD_DEBUG_REG1                                                         0x1\n#define ixWD_DEBUG_REG2                                                         0x2\n#define ixWD_DEBUG_REG3                                                         0x3\n#define ixWD_DEBUG_REG4                                                         0x4\n#define ixWD_DEBUG_REG5                                                         0x5\n#define ixIA_DEBUG_REG0                                                         0x0\n#define ixIA_DEBUG_REG1                                                         0x1\n#define ixIA_DEBUG_REG2                                                         0x2\n#define ixIA_DEBUG_REG3                                                         0x3\n#define ixIA_DEBUG_REG4                                                         0x4\n#define ixIA_DEBUG_REG5                                                         0x5\n#define ixIA_DEBUG_REG6                                                         0x6\n#define ixIA_DEBUG_REG7                                                         0x7\n#define ixIA_DEBUG_REG8                                                         0x8\n#define ixIA_DEBUG_REG9                                                         0x9\n#define ixVGT_DEBUG_REG0                                                        0x0\n#define ixVGT_DEBUG_REG1                                                        0x1\n#define ixVGT_DEBUG_REG2                                                        0x1e\n#define ixVGT_DEBUG_REG3                                                        0x1f\n#define ixVGT_DEBUG_REG4                                                        0x20\n#define ixVGT_DEBUG_REG5                                                        0x21\n#define ixVGT_DEBUG_REG6                                                        0x22\n#define ixVGT_DEBUG_REG7                                                        0x23\n#define ixVGT_DEBUG_REG8                                                        0x8\n#define ixVGT_DEBUG_REG9                                                        0x9\n#define ixVGT_DEBUG_REG10                                                       0xa\n#define ixVGT_DEBUG_REG11                                                       0xb\n#define ixVGT_DEBUG_REG12                                                       0xc\n#define ixVGT_DEBUG_REG13                                                       0xd\n#define ixVGT_DEBUG_REG14                                                       0xe\n#define ixVGT_DEBUG_REG15                                                       0xf\n#define ixVGT_DEBUG_REG16                                                       0x10\n#define ixVGT_DEBUG_REG17                                                       0x11\n#define ixVGT_DEBUG_REG18                                                       0x7\n#define ixVGT_DEBUG_REG19                                                       0x13\n#define ixVGT_DEBUG_REG20                                                       0x14\n#define ixVGT_DEBUG_REG21                                                       0x15\n#define ixVGT_DEBUG_REG22                                                       0x16\n#define ixVGT_DEBUG_REG23                                                       0x17\n#define ixVGT_DEBUG_REG24                                                       0x18\n#define ixVGT_DEBUG_REG25                                                       0x19\n#define ixVGT_DEBUG_REG26                                                       0x24\n#define ixVGT_DEBUG_REG27                                                       0x1b\n#define ixVGT_DEBUG_REG28                                                       0x1c\n#define ixVGT_DEBUG_REG29                                                       0x1d\n#define ixVGT_DEBUG_REG30                                                       0x25\n#define ixVGT_DEBUG_REG31                                                       0x26\n#define ixVGT_DEBUG_REG32                                                       0x27\n#define ixVGT_DEBUG_REG33                                                       0x28\n#define ixVGT_DEBUG_REG34                                                       0x29\n#define ixVGT_DEBUG_REG35                                                       0x2a\n#define mmVGT_PERFCOUNTER_SEID_MASK                                             0xd894\n#define mmVGT_PERFCOUNTER0_SELECT                                               0xd88c\n#define mmVGT_PERFCOUNTER1_SELECT                                               0xd88d\n#define mmVGT_PERFCOUNTER2_SELECT                                               0xd88e\n#define mmVGT_PERFCOUNTER3_SELECT                                               0xd88f\n#define mmVGT_PERFCOUNTER0_SELECT1                                              0xd890\n#define mmVGT_PERFCOUNTER1_SELECT1                                              0xd891\n#define mmVGT_PERFCOUNTER0_LO                                                   0xd090\n#define mmVGT_PERFCOUNTER1_LO                                                   0xd092\n#define mmVGT_PERFCOUNTER2_LO                                                   0xd094\n#define mmVGT_PERFCOUNTER3_LO                                                   0xd096\n#define mmVGT_PERFCOUNTER0_HI                                                   0xd091\n#define mmVGT_PERFCOUNTER1_HI                                                   0xd093\n#define mmVGT_PERFCOUNTER2_HI                                                   0xd095\n#define mmVGT_PERFCOUNTER3_HI                                                   0xd097\n#define mmIA_PERFCOUNTER0_SELECT                                                0xd884\n#define mmIA_PERFCOUNTER1_SELECT                                                0xd885\n#define mmIA_PERFCOUNTER2_SELECT                                                0xd886\n#define mmIA_PERFCOUNTER3_SELECT                                                0xd887\n#define mmIA_PERFCOUNTER0_SELECT1                                               0xd888\n#define mmIA_PERFCOUNTER0_LO                                                    0xd088\n#define mmIA_PERFCOUNTER1_LO                                                    0xd08a\n#define mmIA_PERFCOUNTER2_LO                                                    0xd08c\n#define mmIA_PERFCOUNTER3_LO                                                    0xd08e\n#define mmIA_PERFCOUNTER0_HI                                                    0xd089\n#define mmIA_PERFCOUNTER1_HI                                                    0xd08b\n#define mmIA_PERFCOUNTER2_HI                                                    0xd08d\n#define mmIA_PERFCOUNTER3_HI                                                    0xd08f\n#define mmWD_PERFCOUNTER0_SELECT                                                0xd880\n#define mmWD_PERFCOUNTER1_SELECT                                                0xd881\n#define mmWD_PERFCOUNTER2_SELECT                                                0xd882\n#define mmWD_PERFCOUNTER3_SELECT                                                0xd883\n#define mmWD_PERFCOUNTER0_LO                                                    0xd080\n#define mmWD_PERFCOUNTER1_LO                                                    0xd082\n#define mmWD_PERFCOUNTER2_LO                                                    0xd084\n#define mmWD_PERFCOUNTER3_LO                                                    0xd086\n#define mmWD_PERFCOUNTER0_HI                                                    0xd081\n#define mmWD_PERFCOUNTER1_HI                                                    0xd083\n#define mmWD_PERFCOUNTER2_HI                                                    0xd085\n#define mmWD_PERFCOUNTER3_HI                                                    0xd087\n#define mmDIDT_IND_INDEX                                                        0x3280\n#define mmDIDT_IND_DATA                                                         0x3281\n#define ixDIDT_SQ_CTRL0                                                         0x0\n#define ixDIDT_SQ_CTRL1                                                         0x1\n#define ixDIDT_SQ_CTRL2                                                         0x2\n#define ixDIDT_SQ_WEIGHT0_3                                                     0x10\n#define ixDIDT_SQ_WEIGHT4_7                                                     0x11\n#define ixDIDT_SQ_WEIGHT8_11                                                    0x12\n#define ixDIDT_DB_CTRL0                                                         0x20\n#define ixDIDT_DB_CTRL1                                                         0x21\n#define ixDIDT_DB_CTRL2                                                         0x22\n#define ixDIDT_DB_WEIGHT0_3                                                     0x30\n#define ixDIDT_DB_WEIGHT4_7                                                     0x31\n#define ixDIDT_DB_WEIGHT8_11                                                    0x32\n#define ixDIDT_TD_CTRL0                                                         0x40\n#define ixDIDT_TD_CTRL1                                                         0x41\n#define ixDIDT_TD_CTRL2                                                         0x42\n#define ixDIDT_TD_WEIGHT0_3                                                     0x50\n#define ixDIDT_TD_WEIGHT4_7                                                     0x51\n#define ixDIDT_TD_WEIGHT8_11                                                    0x52\n#define ixDIDT_TCP_CTRL0                                                        0x60\n#define ixDIDT_TCP_CTRL1                                                        0x61\n#define ixDIDT_TCP_CTRL2                                                        0x62\n#define ixDIDT_TCP_WEIGHT0_3                                                    0x70\n#define ixDIDT_TCP_WEIGHT4_7                                                    0x71\n#define ixDIDT_TCP_WEIGHT8_11                                                   0x72\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}