{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 12 19:06:23 2025 " "Info: Processing started: Sun Oct 12 19:06:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Water_Lc -c Water_Lc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Water_Lc -c Water_Lc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Info: Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "water_lc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file water_lc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Water_Lc-rtl " "Info: Found design unit 1: Water_Lc-rtl" {  } { { "Water_Lc.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/Water_Lc.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Water_Lc " "Info: Found entity 1: Water_Lc" {  } { { "Water_Lc.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/Water_Lc.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledmatrix.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ledmatrix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LedMatrix-rtl " "Info: Found design unit 1: LedMatrix-rtl" {  } { { "LedMatrix.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/LedMatrix.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LedMatrix " "Info: Found entity 1: LedMatrix" {  } { { "LedMatrix.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/LedMatrix.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledmatrix_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ledmatrix_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LedMatrix_Controller-rtl " "Info: Found design unit 1: LedMatrix_Controller-rtl" {  } { { "LedMatrix_Controller.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/LedMatrix_Controller.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LedMatrix_Controller " "Info: Found entity 1: LedMatrix_Controller" {  } { { "LedMatrix_Controller.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/LedMatrix_Controller.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledmatrix_anime.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ledmatrix_anime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LedMatrix_Anime-rtl " "Info: Found design unit 1: LedMatrix_Anime-rtl" {  } { { "LedMatrix_Anime.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/LedMatrix_Anime.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LedMatrix_Anime " "Info: Found entity 1: LedMatrix_Anime" {  } { { "LedMatrix_Anime.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/LedMatrix_Anime.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Button-rtl " "Info: Found design unit 1: Button-rtl" {  } { { "Button.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/Button.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Button " "Info: Found entity 1: Button" {  } { { "Button.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/Button.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_generater.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_generater.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_Generater-rtl " "Info: Found design unit 1: Clk_Generater-rtl" {  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/Clk_Generater.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clk_Generater " "Info: Found entity 1: Clk_Generater" {  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/Clk_Generater.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitaldisplay.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file digitaldisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalDisplay-rtl " "Info: Found design unit 1: DigitalDisplay-rtl" {  } { { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/DigitalDisplay.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DigitalDisplay " "Info: Found entity 1: DigitalDisplay" {  } { { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/DigitalDisplay.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ultrasonic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ultrasonic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UltraSonic-rtl " "Info: Found design unit 1: UltraSonic-rtl" {  } { { "UltraSonic.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/UltraSonic.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UltraSonic " "Info: Found entity 1: UltraSonic" {  } { { "UltraSonic.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/UltraSonic.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beep.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file beep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Beep-rtl " "Info: Found design unit 1: Beep-rtl" {  } { { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/Beep.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Beep " "Info: Found entity 1: Beep" {  } { { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/Beep.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Water_Lc " "Info: Elaborating entity \"Water_Lc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "level Water_Lc.vhd(51) " "Warning (10540): VHDL Signal Declaration warning at Water_Lc.vhd(51): used explicit default value for signal \"level\" because signal was never assigned a value" {  } { { "Water_Lc.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/Water_Lc.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_time_to_release Water_Lc.vhd(52) " "Warning (10036): Verilog HDL or VHDL warning at Water_Lc.vhd(52): object \"is_time_to_release\" assigned a value but never read" {  } { { "Water_Lc.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/Water_Lc.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Button:Button_Inst " "Info: Elaborating entity \"Button\" for hierarchy \"Button:Button_Inst\"" {  } { { "Water_Lc.vhd" "Button_Inst" { Text "C:/Users/ParaComet/Documents/water_LC/Water_Lc.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Generater Clk_Generater:Clk_Generater_Inst " "Info: Elaborating entity \"Clk_Generater\" for hierarchy \"Clk_Generater:Clk_Generater_Inst\"" {  } { { "Water_Lc.vhd" "Clk_Generater_Inst" { Text "C:/Users/ParaComet/Documents/water_LC/Water_Lc.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_1mhz Clk_Generater.vhd(14) " "Warning (10541): VHDL Signal Declaration warning at Clk_Generater.vhd(14): used implicit default value for signal \"clk_1mhz\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/Clk_Generater.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedMatrix LedMatrix:LedMatrix_inst " "Info: Elaborating entity \"LedMatrix\" for hierarchy \"LedMatrix:LedMatrix_inst\"" {  } { { "Water_Lc.vhd" "LedMatrix_inst" { Text "C:/Users/ParaComet/Documents/water_LC/Water_Lc.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "release_tick_cnt LedMatrix.vhd(47) " "Warning (10036): Verilog HDL or VHDL warning at LedMatrix.vhd(47): object \"release_tick_cnt\" assigned a value but never read" {  } { { "LedMatrix.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/LedMatrix.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedMatrix_Anime LedMatrix:LedMatrix_inst\|LedMatrix_Anime:LedMatrix_Animation_Inst " "Info: Elaborating entity \"LedMatrix_Anime\" for hierarchy \"LedMatrix:LedMatrix_inst\|LedMatrix_Anime:LedMatrix_Animation_Inst\"" {  } { { "LedMatrix.vhd" "LedMatrix_Animation_Inst" { Text "C:/Users/ParaComet/Documents/water_LC/LedMatrix.vhd" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedMatrix_Controller LedMatrix:LedMatrix_inst\|LedMatrix_Controller:LedMatrix_PwmController_Inst " "Info: Elaborating entity \"LedMatrix_Controller\" for hierarchy \"LedMatrix:LedMatrix_inst\|LedMatrix_Controller:LedMatrix_PwmController_Inst\"" {  } { { "LedMatrix.vhd" "LedMatrix_PwmController_Inst" { Text "C:/Users/ParaComet/Documents/water_LC/LedMatrix.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalDisplay DigitalDisplay:DigitalDisplay_inst " "Info: Elaborating entity \"DigitalDisplay\" for hierarchy \"DigitalDisplay:DigitalDisplay_inst\"" {  } { { "Water_Lc.vhd" "DigitalDisplay_inst" { Text "C:/Users/ParaComet/Documents/water_LC/Water_Lc.vhd" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dp_now DigitalDisplay.vhd(27) " "Warning (10540): VHDL Signal Declaration warning at DigitalDisplay.vhd(27): used explicit default value for signal \"dp_now\" because signal was never assigned a value" {  } { { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/DigitalDisplay.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stage_reg DigitalDisplay.vhd(61) " "Warning (10492): VHDL Process Statement warning at DigitalDisplay.vhd(61): signal \"stage_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/DigitalDisplay.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stage_reg DigitalDisplay.vhd(62) " "Warning (10492): VHDL Process Statement warning at DigitalDisplay.vhd(62): signal \"stage_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/DigitalDisplay.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "level DigitalDisplay.vhd(71) " "Warning (10492): VHDL Process Statement warning at DigitalDisplay.vhd(71): signal \"level\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/DigitalDisplay.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_VALUE_OUTSIDE_CONSTRAINT" "5 0 to 4 DigitalDisplay.vhd(96) " "Error (10528): VHDL error at DigitalDisplay.vhd(96): value \"5\" is outside the target constraint range (0 to 4)" {  } { { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/water_LC/DigitalDisplay.vhd" 96 0 0 } }  } 0 10528 "VHDL error at %3!s!: value \"%1!s!\" is outside the target constraint range (%2!s!)" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "DigitalDisplay:DigitalDisplay_inst " "Error: Can't elaborate user hierarchy \"DigitalDisplay:DigitalDisplay_inst\"" {  } { { "Water_Lc.vhd" "DigitalDisplay_inst" { Text "C:/Users/ParaComet/Documents/water_LC/Water_Lc.vhd" 104 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4444 " "Error: Peak virtual memory: 4444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 12 19:06:24 2025 " "Error: Processing ended: Sun Oct 12 19:06:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
