TimeQuest Timing Analyzer report for Lab11step1
Wed Nov 18 18:52:15 2015
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'
 13. Slow Model Setup: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'
 14. Slow Model Setup: 'clock_generator:inst1|inst7'
 15. Slow Model Hold: 'clk'
 16. Slow Model Hold: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'
 17. Slow Model Hold: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'
 18. Slow Model Hold: 'clock_generator:inst1|inst7'
 19. Slow Model Minimum Pulse Width: 'clk'
 20. Slow Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'
 21. Slow Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'
 22. Slow Model Minimum Pulse Width: 'clock_generator:inst1|inst7'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'clk'
 33. Fast Model Setup: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'
 34. Fast Model Setup: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'
 35. Fast Model Setup: 'clock_generator:inst1|inst7'
 36. Fast Model Hold: 'clk'
 37. Fast Model Hold: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'
 38. Fast Model Hold: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'
 39. Fast Model Hold: 'clock_generator:inst1|inst7'
 40. Fast Model Minimum Pulse Width: 'clk'
 41. Fast Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'
 42. Fast Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'
 43. Fast Model Minimum Pulse Width: 'clock_generator:inst1|inst7'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; Lab11step1                                                       ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+
; Clock Name                                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                     ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+
; clk                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                     ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst1|clock_divider_1024:inst101|inst10 } ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst1|clock_divider_1024:inst102|inst10 } ;
; clock_generator:inst1|inst7                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst1|inst7 }                             ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                              ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
; 561.8 MHz  ; 420.17 MHz      ; clk                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 562.75 MHz ; 500.0 MHz       ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 688.71 MHz ; 500.0 MHz       ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 965.25 MHz ; 500.0 MHz       ; clock_generator:inst1|inst7                             ; limit due to high minimum pulse width violation (tch)         ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                         ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -0.780 ; -4.020        ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.777 ; -4.003        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.452 ; -1.491        ;
; clock_generator:inst1|inst7                             ; -0.036 ; -0.070        ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                          ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -2.558 ; -2.558        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -2.185 ; -2.185        ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -2.148 ; -2.148        ;
; clock_generator:inst1|inst7                             ; 0.391  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -1.380 ; -11.380       ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
; clock_generator:inst1|inst7                             ; -0.500 ; -3.000        ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -0.780 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.816      ;
; -0.758 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.794      ;
; -0.758 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.794      ;
; -0.742 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.778      ;
; -0.645 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.681      ;
; -0.607 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.643      ;
; -0.587 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.623      ;
; -0.573 ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.609      ;
; -0.502 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.538      ;
; -0.473 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.509      ;
; -0.472 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.508      ;
; -0.470 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.506      ;
; -0.470 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.506      ;
; -0.466 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.502      ;
; -0.465 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.501      ;
; -0.461 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.497      ;
; -0.451 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.487      ;
; -0.450 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.486      ;
; -0.448 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.484      ;
; -0.444 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.480      ;
; -0.443 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.479      ;
; -0.338 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.374      ;
; -0.337 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.373      ;
; -0.335 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.371      ;
; -0.331 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.367      ;
; -0.330 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.366      ;
; -0.318 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.354      ;
; -0.258 ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.294      ;
; -0.255 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.291      ;
; -0.245 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.281      ;
; -0.233 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.269      ;
; -0.232 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.268      ;
; -0.195 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.231      ;
; -0.195 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.231      ;
; -0.194 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.230      ;
; -0.192 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.228      ;
; -0.188 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.224      ;
; -0.187 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.223      ;
; -0.056 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.092      ;
; -0.052 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.088      ;
; -0.046 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.082      ;
; -0.037 ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.073      ;
; 0.043  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.993      ;
; 0.044  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.992      ;
; 0.045  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.991      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 2.828  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; 0.500        ; 2.699      ; 0.657      ;
; 3.328  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; 1.000        ; 2.699      ; 0.657      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -0.777 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.813      ;
; -0.760 ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.796      ;
; -0.748 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.784      ;
; -0.745 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.781      ;
; -0.594 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.630      ;
; -0.591 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.627      ;
; -0.580 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.616      ;
; -0.482 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.518      ;
; -0.482 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.518      ;
; -0.481 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.517      ;
; -0.479 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.515      ;
; -0.479 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.515      ;
; -0.478 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.514      ;
; -0.465 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.501      ;
; -0.452 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.488      ;
; -0.436 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.472      ;
; -0.436 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.472      ;
; -0.435 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.471      ;
; -0.433 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.469      ;
; -0.433 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.469      ;
; -0.432 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.468      ;
; -0.337 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.373      ;
; -0.337 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.373      ;
; -0.336 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.372      ;
; -0.334 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.370      ;
; -0.334 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.370      ;
; -0.333 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.369      ;
; -0.253 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.289      ;
; -0.226 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.262      ;
; -0.226 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.262      ;
; -0.222 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.258      ;
; -0.219 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.255      ;
; -0.212 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.248      ;
; -0.212 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.248      ;
; -0.211 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.247      ;
; -0.209 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.245      ;
; -0.209 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.245      ;
; -0.208 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.244      ;
; -0.087 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.123      ;
; -0.084 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.120      ;
; -0.081 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.117      ;
; -0.077 ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.113      ;
; -0.076 ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.112      ;
; 0.218  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.818      ;
; 0.240  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.796      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.418  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.500        ; 2.289      ; 0.657      ;
; 2.918  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 2.289      ; 0.657      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                                                                                     ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -0.452 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.488      ;
; -0.451 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.487      ;
; -0.451 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.487      ;
; -0.412 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.448      ;
; -0.411 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.447      ;
; -0.411 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.447      ;
; -0.310 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.346      ;
; -0.309 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.345      ;
; -0.309 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.345      ;
; -0.167 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.203      ;
; -0.166 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.202      ;
; -0.166 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.202      ;
; -0.069 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.105      ;
; -0.068 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.104      ;
; -0.067 ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.103      ;
; -0.046 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.082      ;
; -0.037 ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.073      ;
; -0.035 ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.071      ;
; 0.051  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.985      ;
; 0.051  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.985      ;
; 0.244  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.792      ;
; 0.379  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst1 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.455  ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.500        ; 2.326      ; 0.657      ;
; 2.955  ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 2.326      ; 0.657      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst1|inst7'                                                                                   ;
+--------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.036 ; inst4     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 1.072      ;
; -0.034 ; inst2     ; inst4   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 1.070      ;
; 0.234  ; inst2     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.802      ;
; 0.246  ; inst3     ; inst4   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.790      ;
; 0.379  ; inst2     ; inst2   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; inst3     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; inst4     ; inst4   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -2.558 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; 0.000        ; 2.699      ; 0.657      ;
; -2.058 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; -0.500       ; 2.699      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.725  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.991      ;
; 0.726  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.992      ;
; 0.727  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.993      ;
; 0.807  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.073      ;
; 0.816  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.082      ;
; 0.822  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.088      ;
; 0.826  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.092      ;
; 0.957  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.223      ;
; 0.958  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.224      ;
; 0.962  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.228      ;
; 0.964  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.230      ;
; 0.965  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.231      ;
; 0.965  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.231      ;
; 1.002  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.268      ;
; 1.003  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.269      ;
; 1.015  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.281      ;
; 1.025  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.291      ;
; 1.028  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.294      ;
; 1.088  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.354      ;
; 1.100  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.366      ;
; 1.101  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.367      ;
; 1.105  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.371      ;
; 1.107  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.373      ;
; 1.108  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.374      ;
; 1.213  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.479      ;
; 1.214  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.480      ;
; 1.218  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.484      ;
; 1.220  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.486      ;
; 1.221  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.487      ;
; 1.231  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.497      ;
; 1.235  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.501      ;
; 1.236  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.502      ;
; 1.240  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.506      ;
; 1.240  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.506      ;
; 1.242  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.508      ;
; 1.243  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.509      ;
; 1.272  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.538      ;
; 1.343  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.609      ;
; 1.357  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.623      ;
; 1.377  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.643      ;
; 1.415  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.681      ;
; 1.512  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.778      ;
; 1.528  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.794      ;
; 1.528  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.794      ;
; 1.550  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.816      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                                                                                      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -2.185 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 2.326      ; 0.657      ;
; -1.685 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.500       ; 2.326      ; 0.657      ;
; 0.391  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst1 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.526  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.792      ;
; 0.719  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.985      ;
; 0.719  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.985      ;
; 0.805  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.071      ;
; 0.807  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.073      ;
; 0.816  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.082      ;
; 0.837  ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.105      ;
; 0.936  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.202      ;
; 0.936  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.202      ;
; 0.937  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.203      ;
; 1.079  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.345      ;
; 1.079  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.345      ;
; 1.080  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.346      ;
; 1.181  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.447      ;
; 1.181  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.447      ;
; 1.182  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.448      ;
; 1.221  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.487      ;
; 1.221  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.487      ;
; 1.222  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.488      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -2.148 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 2.289      ; 0.657      ;
; -1.648 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.500       ; 2.289      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.530  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.796      ;
; 0.552  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.818      ;
; 0.846  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.113      ;
; 0.851  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.117      ;
; 0.854  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.120      ;
; 0.857  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.123      ;
; 0.978  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.244      ;
; 0.979  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.245      ;
; 0.979  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.245      ;
; 0.981  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.247      ;
; 0.982  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.248      ;
; 0.982  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.248      ;
; 0.989  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.255      ;
; 0.992  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.258      ;
; 0.996  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.262      ;
; 0.996  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.262      ;
; 1.023  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.289      ;
; 1.103  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.369      ;
; 1.104  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.370      ;
; 1.104  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.370      ;
; 1.106  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.372      ;
; 1.107  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.373      ;
; 1.107  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.373      ;
; 1.202  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.468      ;
; 1.203  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.469      ;
; 1.203  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.469      ;
; 1.205  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.471      ;
; 1.206  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.472      ;
; 1.206  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.472      ;
; 1.222  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.488      ;
; 1.235  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.501      ;
; 1.248  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.514      ;
; 1.249  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.515      ;
; 1.249  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.515      ;
; 1.251  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.517      ;
; 1.252  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.518      ;
; 1.252  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.518      ;
; 1.350  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.616      ;
; 1.361  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.627      ;
; 1.364  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.630      ;
; 1.515  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.781      ;
; 1.518  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.784      ;
; 1.530  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.796      ;
; 1.547  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.813      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst1|inst7'                                                                                   ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; inst2     ; inst2   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; inst3     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; inst4     ; inst4   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.524 ; inst3     ; inst4   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.790      ;
; 0.536 ; inst2     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.802      ;
; 0.804 ; inst2     ; inst4   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 1.070      ;
; 0.806 ; inst4     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 1.072      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst7|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst1|inst7'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst2                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst2                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst3                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst3                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst4                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst4                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst2|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst2|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst3|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst3|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst4|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst4|clk                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; w         ; clock_generator:inst1|inst7 ; 5.040 ; 5.040 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; w         ; clock_generator:inst1|inst7 ; -4.491 ; -4.491 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; q1        ; clock_generator:inst1|inst7 ; 7.196 ; 7.196 ; Rise       ; clock_generator:inst1|inst7 ;
; q2        ; clock_generator:inst1|inst7 ; 7.159 ; 7.159 ; Rise       ; clock_generator:inst1|inst7 ;
; q3        ; clock_generator:inst1|inst7 ; 7.140 ; 7.140 ; Rise       ; clock_generator:inst1|inst7 ;
; q4        ; clock_generator:inst1|inst7 ; 6.945 ; 6.945 ; Rise       ; clock_generator:inst1|inst7 ;
; q5        ; clock_generator:inst1|inst7 ; 6.948 ; 6.948 ; Rise       ; clock_generator:inst1|inst7 ;
; q6        ; clock_generator:inst1|inst7 ; 6.933 ; 6.933 ; Rise       ; clock_generator:inst1|inst7 ;
; q7        ; clock_generator:inst1|inst7 ; 6.938 ; 6.938 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; q1        ; clock_generator:inst1|inst7 ; 7.018 ; 7.018 ; Rise       ; clock_generator:inst1|inst7 ;
; q2        ; clock_generator:inst1|inst7 ; 6.980 ; 6.980 ; Rise       ; clock_generator:inst1|inst7 ;
; q3        ; clock_generator:inst1|inst7 ; 7.001 ; 7.001 ; Rise       ; clock_generator:inst1|inst7 ;
; q4        ; clock_generator:inst1|inst7 ; 6.766 ; 6.766 ; Rise       ; clock_generator:inst1|inst7 ;
; q5        ; clock_generator:inst1|inst7 ; 6.740 ; 6.740 ; Rise       ; clock_generator:inst1|inst7 ;
; q6        ; clock_generator:inst1|inst7 ; 6.755 ; 6.755 ; Rise       ; clock_generator:inst1|inst7 ;
; q7        ; clock_generator:inst1|inst7 ; 6.759 ; 6.759 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+---------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                        ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clk                                                     ; 0.181 ; 0.000         ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.200 ; 0.000         ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.323 ; 0.000         ;
; clock_generator:inst1|inst7                             ; 0.518 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                          ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -1.599 ; -1.599        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -1.345 ; -1.345        ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -1.318 ; -1.318        ;
; clock_generator:inst1|inst7                             ; 0.215  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -1.380 ; -11.380       ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
; clock_generator:inst1|inst7                             ; -0.500 ; -3.000        ;
+---------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 0.181 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.851      ;
; 0.190 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.842      ;
; 0.211 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.821      ;
; 0.212 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.820      ;
; 0.238 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.794      ;
; 0.257 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.775      ;
; 0.290 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.742      ;
; 0.296 ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.736      ;
; 0.309 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.723      ;
; 0.310 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.722      ;
; 0.311 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.721      ;
; 0.315 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.717      ;
; 0.316 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.716      ;
; 0.316 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.716      ;
; 0.318 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.714      ;
; 0.319 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.713      ;
; 0.319 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.713      ;
; 0.320 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.712      ;
; 0.325 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.707      ;
; 0.325 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.707      ;
; 0.330 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.702      ;
; 0.366 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.666      ;
; 0.367 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.665      ;
; 0.368 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.664      ;
; 0.373 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.659      ;
; 0.373 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.659      ;
; 0.401 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.631      ;
; 0.421 ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.611      ;
; 0.423 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.609      ;
; 0.426 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.606      ;
; 0.426 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.606      ;
; 0.427 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.605      ;
; 0.429 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.603      ;
; 0.447 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.585      ;
; 0.448 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.584      ;
; 0.449 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.583      ;
; 0.454 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.578      ;
; 0.454 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.578      ;
; 0.505 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.527      ;
; 0.509 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.523      ;
; 0.510 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.522      ;
; 0.519 ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.513      ;
; 0.547 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.485      ;
; 0.547 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.485      ;
; 0.548 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.484      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 1.979 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; 0.500        ; 1.673      ; 0.367      ;
; 2.479 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; 1.000        ; 1.673      ; 0.367      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.200 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.832      ;
; 0.208 ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.824      ;
; 0.211 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.821      ;
; 0.213 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.819      ;
; 0.282 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.750      ;
; 0.283 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.749      ;
; 0.290 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.742      ;
; 0.304 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.728      ;
; 0.304 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.728      ;
; 0.305 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.727      ;
; 0.306 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.726      ;
; 0.307 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.725      ;
; 0.307 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.725      ;
; 0.310 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.722      ;
; 0.319 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.713      ;
; 0.327 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.705      ;
; 0.327 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.705      ;
; 0.328 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.704      ;
; 0.329 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.703      ;
; 0.330 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.702      ;
; 0.330 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.702      ;
; 0.364 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.668      ;
; 0.364 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.668      ;
; 0.365 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.667      ;
; 0.366 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.666      ;
; 0.367 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.665      ;
; 0.367 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.665      ;
; 0.426 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.606      ;
; 0.434 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.598      ;
; 0.435 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.597      ;
; 0.435 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.597      ;
; 0.436 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.596      ;
; 0.437 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.595      ;
; 0.437 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.595      ;
; 0.438 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.594      ;
; 0.439 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.593      ;
; 0.440 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.592      ;
; 0.440 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.592      ;
; 0.494 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.538      ;
; 0.496 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.536      ;
; 0.498 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.534      ;
; 0.500 ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.532      ;
; 0.502 ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.530      ;
; 0.623 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.409      ;
; 0.635 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.397      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.698 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.500        ; 1.392      ; 0.367      ;
; 2.198 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 1.392      ; 0.367      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                                                                                    ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.323 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.709      ;
; 0.324 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.708      ;
; 0.324 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.708      ;
; 0.341 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.691      ;
; 0.342 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.690      ;
; 0.342 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.690      ;
; 0.383 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.649      ;
; 0.384 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.648      ;
; 0.384 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.648      ;
; 0.462 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.570      ;
; 0.463 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.569      ;
; 0.463 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.569      ;
; 0.506 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.526      ;
; 0.506 ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.526      ;
; 0.507 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.525      ;
; 0.510 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.522      ;
; 0.515 ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.517      ;
; 0.518 ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.514      ;
; 0.551 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.481      ;
; 0.551 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.481      ;
; 0.637 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.395      ;
; 0.665 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst1 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.725 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.500        ; 1.419      ; 0.367      ;
; 2.225 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 1.419      ; 0.367      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst1|inst7'                                                                                  ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.518 ; inst4     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.514      ;
; 0.518 ; inst2     ; inst4   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.514      ;
; 0.634 ; inst2     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.398      ;
; 0.641 ; inst3     ; inst4   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.391      ;
; 0.665 ; inst2     ; inst2   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; inst3     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; inst4     ; inst4   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -1.599 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; 0.000        ; 1.673      ; 0.367      ;
; -1.099 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; -0.500       ; 1.673      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.332  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.484      ;
; 0.333  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.485      ;
; 0.333  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.485      ;
; 0.361  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.370  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.375  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.527      ;
; 0.426  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.578      ;
; 0.426  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.578      ;
; 0.431  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.583      ;
; 0.432  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.584      ;
; 0.433  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.585      ;
; 0.451  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.603      ;
; 0.453  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.605      ;
; 0.454  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.606      ;
; 0.454  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.606      ;
; 0.457  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.609      ;
; 0.459  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.611      ;
; 0.479  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.631      ;
; 0.507  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.659      ;
; 0.507  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.659      ;
; 0.512  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.513  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.665      ;
; 0.514  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.666      ;
; 0.550  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.702      ;
; 0.555  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.707      ;
; 0.555  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.707      ;
; 0.560  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.712      ;
; 0.561  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.713      ;
; 0.561  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.713      ;
; 0.562  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.714      ;
; 0.564  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.716      ;
; 0.564  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.716      ;
; 0.565  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.717      ;
; 0.569  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.721      ;
; 0.570  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.722      ;
; 0.571  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.723      ;
; 0.584  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.736      ;
; 0.590  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.742      ;
; 0.623  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.775      ;
; 0.642  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.794      ;
; 0.668  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.820      ;
; 0.669  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.821      ;
; 0.690  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.842      ;
; 0.699  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.851      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                                                                                      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -1.345 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 1.419      ; 0.367      ;
; -0.845 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.500       ; 1.419      ; 0.367      ;
; 0.215  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst1 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.395      ;
; 0.329  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.481      ;
; 0.329  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.481      ;
; 0.362  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.514      ;
; 0.365  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.517      ;
; 0.370  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.522      ;
; 0.373  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.526      ;
; 0.417  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.569      ;
; 0.417  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.569      ;
; 0.418  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.570      ;
; 0.496  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.649      ;
; 0.538  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.690      ;
; 0.538  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.690      ;
; 0.539  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.691      ;
; 0.556  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.708      ;
; 0.556  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.708      ;
; 0.557  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.709      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -1.318 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 1.392      ; 0.367      ;
; -0.818 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.500       ; 1.392      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.245  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.397      ;
; 0.257  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.409      ;
; 0.378  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.530      ;
; 0.380  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.532      ;
; 0.382  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.534      ;
; 0.384  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.536      ;
; 0.386  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.538      ;
; 0.440  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.592      ;
; 0.440  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.592      ;
; 0.441  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.593      ;
; 0.442  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.594      ;
; 0.443  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.595      ;
; 0.443  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.595      ;
; 0.444  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.596      ;
; 0.445  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.597      ;
; 0.445  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.597      ;
; 0.446  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.598      ;
; 0.454  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.606      ;
; 0.513  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.665      ;
; 0.513  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.665      ;
; 0.514  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.667      ;
; 0.516  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.668      ;
; 0.550  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.702      ;
; 0.550  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.702      ;
; 0.551  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.703      ;
; 0.552  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.705      ;
; 0.553  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.705      ;
; 0.561  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.713      ;
; 0.570  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.722      ;
; 0.573  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.725      ;
; 0.573  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.725      ;
; 0.574  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.726      ;
; 0.575  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.727      ;
; 0.576  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.728      ;
; 0.576  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.728      ;
; 0.590  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.742      ;
; 0.597  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.749      ;
; 0.598  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.750      ;
; 0.667  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.819      ;
; 0.669  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.821      ;
; 0.672  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.824      ;
; 0.680  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.832      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst1|inst7'                                                                                   ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; inst2     ; inst2   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; inst3     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; inst4     ; inst4   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; inst3     ; inst4   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.391      ;
; 0.246 ; inst2     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.398      ;
; 0.362 ; inst4     ; inst3   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; inst2     ; inst4   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.514      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst7|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst1|inst7'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst2                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst2                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst3                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst3                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst4                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst4                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst2|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst2|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst3|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst3|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst4|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst4|clk                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; w         ; clock_generator:inst1|inst7 ; 2.765 ; 2.765 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; w         ; clock_generator:inst1|inst7 ; -2.497 ; -2.497 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; q1        ; clock_generator:inst1|inst7 ; 3.929 ; 3.929 ; Rise       ; clock_generator:inst1|inst7 ;
; q2        ; clock_generator:inst1|inst7 ; 3.904 ; 3.904 ; Rise       ; clock_generator:inst1|inst7 ;
; q3        ; clock_generator:inst1|inst7 ; 3.914 ; 3.914 ; Rise       ; clock_generator:inst1|inst7 ;
; q4        ; clock_generator:inst1|inst7 ; 3.808 ; 3.808 ; Rise       ; clock_generator:inst1|inst7 ;
; q5        ; clock_generator:inst1|inst7 ; 3.810 ; 3.810 ; Rise       ; clock_generator:inst1|inst7 ;
; q6        ; clock_generator:inst1|inst7 ; 3.799 ; 3.799 ; Rise       ; clock_generator:inst1|inst7 ;
; q7        ; clock_generator:inst1|inst7 ; 3.802 ; 3.802 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; q1        ; clock_generator:inst1|inst7 ; 3.855 ; 3.855 ; Rise       ; clock_generator:inst1|inst7 ;
; q2        ; clock_generator:inst1|inst7 ; 3.822 ; 3.822 ; Rise       ; clock_generator:inst1|inst7 ;
; q3        ; clock_generator:inst1|inst7 ; 3.839 ; 3.839 ; Rise       ; clock_generator:inst1|inst7 ;
; q4        ; clock_generator:inst1|inst7 ; 3.734 ; 3.734 ; Rise       ; clock_generator:inst1|inst7 ;
; q5        ; clock_generator:inst1|inst7 ; 3.736 ; 3.736 ; Rise       ; clock_generator:inst1|inst7 ;
; q6        ; clock_generator:inst1|inst7 ; 3.725 ; 3.725 ; Rise       ; clock_generator:inst1|inst7 ;
; q7        ; clock_generator:inst1|inst7 ; 3.729 ; 3.729 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+----------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                    ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                         ; -0.780 ; -2.558 ; N/A      ; N/A     ; -1.380              ;
;  clk                                                     ; -0.780 ; -2.558 ; N/A      ; N/A     ; -1.380              ;
;  clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.777 ; -2.148 ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.452 ; -2.185 ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:inst1|inst7                             ; -0.036 ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                          ; -9.584 ; -6.891 ; 0.0      ; 0.0     ; -31.38              ;
;  clk                                                     ; -4.020 ; -2.558 ; N/A      ; N/A     ; -11.380             ;
;  clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -4.003 ; -2.148 ; N/A      ; N/A     ; -10.000             ;
;  clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -1.491 ; -2.185 ; N/A      ; N/A     ; -7.000              ;
;  clock_generator:inst1|inst7                             ; -0.070 ; 0.000  ; N/A      ; N/A     ; -3.000              ;
+----------------------------------------------------------+--------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; w         ; clock_generator:inst1|inst7 ; 5.040 ; 5.040 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; w         ; clock_generator:inst1|inst7 ; -2.497 ; -2.497 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; q1        ; clock_generator:inst1|inst7 ; 7.196 ; 7.196 ; Rise       ; clock_generator:inst1|inst7 ;
; q2        ; clock_generator:inst1|inst7 ; 7.159 ; 7.159 ; Rise       ; clock_generator:inst1|inst7 ;
; q3        ; clock_generator:inst1|inst7 ; 7.140 ; 7.140 ; Rise       ; clock_generator:inst1|inst7 ;
; q4        ; clock_generator:inst1|inst7 ; 6.945 ; 6.945 ; Rise       ; clock_generator:inst1|inst7 ;
; q5        ; clock_generator:inst1|inst7 ; 6.948 ; 6.948 ; Rise       ; clock_generator:inst1|inst7 ;
; q6        ; clock_generator:inst1|inst7 ; 6.933 ; 6.933 ; Rise       ; clock_generator:inst1|inst7 ;
; q7        ; clock_generator:inst1|inst7 ; 6.938 ; 6.938 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; q1        ; clock_generator:inst1|inst7 ; 3.855 ; 3.855 ; Rise       ; clock_generator:inst1|inst7 ;
; q2        ; clock_generator:inst1|inst7 ; 3.822 ; 3.822 ; Rise       ; clock_generator:inst1|inst7 ;
; q3        ; clock_generator:inst1|inst7 ; 3.839 ; 3.839 ; Rise       ; clock_generator:inst1|inst7 ;
; q4        ; clock_generator:inst1|inst7 ; 3.734 ; 3.734 ; Rise       ; clock_generator:inst1|inst7 ;
; q5        ; clock_generator:inst1|inst7 ; 3.736 ; 3.736 ; Rise       ; clock_generator:inst1|inst7 ;
; q6        ; clock_generator:inst1|inst7 ; 3.725 ; 3.725 ; Rise       ; clock_generator:inst1|inst7 ;
; q7        ; clock_generator:inst1|inst7 ; 3.729 ; 3.729 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; clk                                                     ; clk                                                     ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst1|inst7                             ; clock_generator:inst1|inst7                             ; 7        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; clk                                                     ; clk                                                     ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst1|inst7                             ; clock_generator:inst1|inst7                             ; 7        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Nov 18 18:52:12 2015
Info: Command: quartus_sta Lab11step1 -c Lab11step1
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Lab11step1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_generator:inst1|inst7 clock_generator:inst1|inst7
    Info (332105): create_clock -period 1.000 -name clock_generator:inst1|clock_divider_1024:inst102|inst10 clock_generator:inst1|clock_divider_1024:inst102|inst10
    Info (332105): create_clock -period 1.000 -name clock_generator:inst1|clock_divider_1024:inst101|inst10 clock_generator:inst1|clock_divider_1024:inst101|inst10
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.780
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.780        -4.020 clk 
    Info (332119):    -0.777        -4.003 clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.452        -1.491 clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.036        -0.070 clock_generator:inst1|inst7 
Info (332146): Worst-case hold slack is -2.558
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.558        -2.558 clk 
    Info (332119):    -2.185        -2.185 clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):    -2.148        -2.148 clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):     0.391         0.000 clock_generator:inst1|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 clk 
    Info (332119):    -0.500       -10.000 clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.500        -3.000 clock_generator:inst1|inst7 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 0.181
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.181         0.000 clk 
    Info (332119):     0.200         0.000 clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):     0.323         0.000 clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):     0.518         0.000 clock_generator:inst1|inst7 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.599
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.599        -1.599 clk 
    Info (332119):    -1.345        -1.345 clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):    -1.318        -1.318 clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):     0.215         0.000 clock_generator:inst1|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 clk 
    Info (332119):    -0.500       -10.000 clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.500        -3.000 clock_generator:inst1|inst7 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 601 megabytes
    Info: Processing ended: Wed Nov 18 18:52:15 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


