Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed May 28 20:36:43 2025
| Host         : cccad4.doc.ic.ac.uk running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
| Design       : calculate_value
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 in1_0_V[1]
                            (input port)
  Destination:            result_0_V[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.636ns  (logic 5.027ns (75.761%)  route 1.608ns (24.239%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in1_0_V[1] (IN)
                         net (fo=0)                   0.000     0.000    in1_0_V[1]
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  in1_0_V_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    in1_0_V_IBUF[1]
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  result_0_V_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     1.895    result_0_V_OBUF[3]_inst_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  result_0_V_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    result_0_V_OBUF[3]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.554 r  result_0_V_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.554    result_0_V_OBUF[7]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.671 r  result_0_V_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.671    result_0_V_OBUF[11]_inst_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     2.952 r  result_0_V_OBUF[12]_inst_i_1/CO[0]
                         net (fo=1, unplaced)         0.800     3.752    result_0_V_OBUF[12]
                         OBUF (Prop_obuf_I_O)         2.883     6.636 r  result_0_V_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.636    result_0_V[12]
                                                                      r  result_0_V[12] (OUT)
  -------------------------------------------------------------------    -------------------




