

================================================================
== Vivado HLS Report for 'pool_layer1'
================================================================
* Date:           Tue Jun  5 11:36:17 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.46|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6789|  6789|  6789|  6789|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |- L_pool_layer1_label6  |  6496|  6496|       233|        232|          1|    28|    yes   |
        |- Loop 2                |   290|   290|        10|          -|          -|    29|    no    |
        | + Loop 2.1             |     8|     8|         1|          -|          -|     8|    no    |
        +------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 232, depth = 233


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 237
* Pipeline : 1
  Pipeline-0 : II = 232, D = 233, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	235  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	2  / true
235 --> 
	236  / true
236 --> 
	237  / (!exitcond4)
237 --> 
	237  / (!exitcond)
	236  / (exitcond)

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i24* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str193, i32 0, i32 0, [1 x i8]* @p_str194, [1 x i8]* @p_str195, [1 x i8]* @p_str196, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str197, [1 x i8]* @p_str198)"
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecInterface(i24* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str179, i32 0, i32 0, [1 x i8]* @p_str180, [1 x i8]* @p_str181, [1 x i8]* @p_str182, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str183, [1 x i8]* @p_str184)"
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%pool_buff_val_0_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%pool_buff_val_1_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%pool_buff_val_2_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%pool_buff_val_3_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%pool_buff_val_4_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%pool_buff_val_5_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%pool_buff_val_6_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%pool_buff_val_7_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%pool_buff_val_8_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%pool_buff_val_9_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%pool_buff_val_10_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%pool_buff_val_11_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%pool_buff_val_12_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%pool_buff_val_13_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%pool_buff_val_14_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%pool_buff_val_15_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%pool_buff_val_16_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%pool_buff_val_17_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%pool_buff_val_18_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%pool_buff_val_19_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%pool_buff_val_20_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%pool_buff_val_21_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%pool_buff_val_22_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%pool_buff_val_23_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%pool_buff_val_24_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%pool_buff_val_25_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%pool_buff_val_26_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%pool_buff_val_27_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%pool_buff_val_28_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%pool_buff_val_29_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%pool_buff_val_30_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%pool_buff_val_31_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%pool_buff_val_32_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%pool_buff_val_33_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%pool_buff_val_34_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%pool_buff_val_35_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%pool_buff_val_36_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%pool_buff_val_37_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%pool_buff_val_38_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%pool_buff_val_39_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%pool_buff_val_40_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%pool_buff_val_41_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%pool_buff_val_42_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%pool_buff_val_43_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%pool_buff_val_44_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%pool_buff_val_45_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%pool_buff_val_46_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%pool_buff_val_47_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%pool_buff_val_48_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%pool_buff_val_49_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%pool_buff_val_50_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%pool_buff_val_51_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%pool_buff_val_52_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%pool_buff_val_53_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%pool_buff_val_54_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%pool_buff_val_55_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%pool_buff_val_56_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%pool_buff_val_57_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%pool_buff_val_58_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%pool_buff_val_59_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%pool_buff_val_60_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%pool_buff_val_61_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%pool_buff_val_62_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%pool_buff_val_63_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%pool_buff_val_64_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%pool_buff_val_65_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%pool_buff_val_66_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%pool_buff_val_67_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%pool_buff_val_68_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%pool_buff_val_69_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%pool_buff_val_70_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%pool_buff_val_71_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%pool_buff_val_72_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%pool_buff_val_73_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%pool_buff_val_74_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%pool_buff_val_75_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%pool_buff_val_76_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%pool_buff_val_77_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%pool_buff_val_78_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%pool_buff_val_79_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%pool_buff_val_80_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%pool_buff_val_81_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%pool_buff_val_82_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%pool_buff_val_83_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%pool_buff_val_84_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%pool_buff_val_85_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%pool_buff_val_86_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%pool_buff_val_87_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%pool_buff_val_88_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%pool_buff_val_89_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%pool_buff_val_90_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%pool_buff_val_91_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%pool_buff_val_92_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%pool_buff_val_93_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%pool_buff_val_94_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%pool_buff_val_95_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%pool_buff_val_96_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%pool_buff_val_97_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%pool_buff_val_98_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%pool_buff_val_99_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%pool_buff_val_100_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%pool_buff_val_101_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%pool_buff_val_102_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%pool_buff_val_103_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%pool_buff_val_104_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%pool_buff_val_105_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%pool_buff_val_106_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%pool_buff_val_107_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%pool_buff_val_108_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%pool_buff_val_109_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%pool_buff_val_110_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%pool_buff_val_111_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([96 x i8]* @hls_KD_KD_LineBuffe_2) nounwind"
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([96 x i8]* @hls_KD_KD_LineBuffe_2, i32 %rbegin_i) nounwind"
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%pool_buff_val_0_V_a = getelementptr [1 x i24]* %pool_buff_val_0_V, i64 0, i64 0"
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%pool_buff_val_1_V_a = getelementptr [1 x i24]* %pool_buff_val_1_V, i64 0, i64 0"
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%pool_buff_val_2_V_a = getelementptr [1 x i24]* %pool_buff_val_2_V, i64 0, i64 0"
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%pool_buff_val_3_V_a = getelementptr [1 x i24]* %pool_buff_val_3_V, i64 0, i64 0"
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%pool_buff_val_4_V_a = getelementptr [1 x i24]* %pool_buff_val_4_V, i64 0, i64 0"
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%pool_buff_val_5_V_a = getelementptr [1 x i24]* %pool_buff_val_5_V, i64 0, i64 0"
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%pool_buff_val_6_V_a = getelementptr [1 x i24]* %pool_buff_val_6_V, i64 0, i64 0"
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%pool_buff_val_7_V_a = getelementptr [1 x i24]* %pool_buff_val_7_V, i64 0, i64 0"
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%pool_buff_val_8_V_a = getelementptr [1 x i24]* %pool_buff_val_8_V, i64 0, i64 0"
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%pool_buff_val_9_V_a = getelementptr [1 x i24]* %pool_buff_val_9_V, i64 0, i64 0"
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%pool_buff_val_10_V_s = getelementptr [1 x i24]* %pool_buff_val_10_V, i64 0, i64 0"
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%pool_buff_val_11_V_s = getelementptr [1 x i24]* %pool_buff_val_11_V, i64 0, i64 0"
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%pool_buff_val_12_V_s = getelementptr [1 x i24]* %pool_buff_val_12_V, i64 0, i64 0"
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%pool_buff_val_13_V_s = getelementptr [1 x i24]* %pool_buff_val_13_V, i64 0, i64 0"
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%pool_buff_val_14_V_s = getelementptr [1 x i24]* %pool_buff_val_14_V, i64 0, i64 0"
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%pool_buff_val_15_V_s = getelementptr [1 x i24]* %pool_buff_val_15_V, i64 0, i64 0"
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%pool_buff_val_16_V_s = getelementptr [1 x i24]* %pool_buff_val_16_V, i64 0, i64 0"
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%pool_buff_val_17_V_s = getelementptr [1 x i24]* %pool_buff_val_17_V, i64 0, i64 0"
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%pool_buff_val_18_V_s = getelementptr [1 x i24]* %pool_buff_val_18_V, i64 0, i64 0"
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%pool_buff_val_19_V_s = getelementptr [1 x i24]* %pool_buff_val_19_V, i64 0, i64 0"
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%pool_buff_val_20_V_s = getelementptr [1 x i24]* %pool_buff_val_20_V, i64 0, i64 0"
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%pool_buff_val_21_V_s = getelementptr [1 x i24]* %pool_buff_val_21_V, i64 0, i64 0"
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%pool_buff_val_22_V_s = getelementptr [1 x i24]* %pool_buff_val_22_V, i64 0, i64 0"
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%pool_buff_val_23_V_s = getelementptr [1 x i24]* %pool_buff_val_23_V, i64 0, i64 0"
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%pool_buff_val_24_V_s = getelementptr [1 x i24]* %pool_buff_val_24_V, i64 0, i64 0"
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%pool_buff_val_25_V_s = getelementptr [1 x i24]* %pool_buff_val_25_V, i64 0, i64 0"
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%pool_buff_val_26_V_s = getelementptr [1 x i24]* %pool_buff_val_26_V, i64 0, i64 0"
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%pool_buff_val_27_V_s = getelementptr [1 x i24]* %pool_buff_val_27_V, i64 0, i64 0"
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%pool_buff_val_28_V_s = getelementptr [1 x i24]* %pool_buff_val_28_V, i64 0, i64 0"
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%pool_buff_val_29_V_s = getelementptr [1 x i24]* %pool_buff_val_29_V, i64 0, i64 0"
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%pool_buff_val_30_V_s = getelementptr [1 x i24]* %pool_buff_val_30_V, i64 0, i64 0"
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%pool_buff_val_31_V_s = getelementptr [1 x i24]* %pool_buff_val_31_V, i64 0, i64 0"
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%pool_buff_val_32_V_s = getelementptr [1 x i24]* %pool_buff_val_32_V, i64 0, i64 0"
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%pool_buff_val_33_V_s = getelementptr [1 x i24]* %pool_buff_val_33_V, i64 0, i64 0"
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%pool_buff_val_34_V_s = getelementptr [1 x i24]* %pool_buff_val_34_V, i64 0, i64 0"
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%pool_buff_val_35_V_s = getelementptr [1 x i24]* %pool_buff_val_35_V, i64 0, i64 0"
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%pool_buff_val_36_V_s = getelementptr [1 x i24]* %pool_buff_val_36_V, i64 0, i64 0"
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%pool_buff_val_37_V_s = getelementptr [1 x i24]* %pool_buff_val_37_V, i64 0, i64 0"
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%pool_buff_val_38_V_s = getelementptr [1 x i24]* %pool_buff_val_38_V, i64 0, i64 0"
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%pool_buff_val_39_V_s = getelementptr [1 x i24]* %pool_buff_val_39_V, i64 0, i64 0"
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%pool_buff_val_40_V_s = getelementptr [1 x i24]* %pool_buff_val_40_V, i64 0, i64 0"
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%pool_buff_val_41_V_s = getelementptr [1 x i24]* %pool_buff_val_41_V, i64 0, i64 0"
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%pool_buff_val_42_V_s = getelementptr [1 x i24]* %pool_buff_val_42_V, i64 0, i64 0"
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%pool_buff_val_43_V_s = getelementptr [1 x i24]* %pool_buff_val_43_V, i64 0, i64 0"
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%pool_buff_val_44_V_s = getelementptr [1 x i24]* %pool_buff_val_44_V, i64 0, i64 0"
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%pool_buff_val_45_V_s = getelementptr [1 x i24]* %pool_buff_val_45_V, i64 0, i64 0"
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%pool_buff_val_46_V_s = getelementptr [1 x i24]* %pool_buff_val_46_V, i64 0, i64 0"
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%pool_buff_val_47_V_s = getelementptr [1 x i24]* %pool_buff_val_47_V, i64 0, i64 0"
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%pool_buff_val_48_V_s = getelementptr [1 x i24]* %pool_buff_val_48_V, i64 0, i64 0"
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%pool_buff_val_49_V_s = getelementptr [1 x i24]* %pool_buff_val_49_V, i64 0, i64 0"
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%pool_buff_val_50_V_s = getelementptr [1 x i24]* %pool_buff_val_50_V, i64 0, i64 0"
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%pool_buff_val_51_V_s = getelementptr [1 x i24]* %pool_buff_val_51_V, i64 0, i64 0"
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%pool_buff_val_52_V_s = getelementptr [1 x i24]* %pool_buff_val_52_V, i64 0, i64 0"
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%pool_buff_val_53_V_s = getelementptr [1 x i24]* %pool_buff_val_53_V, i64 0, i64 0"
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%pool_buff_val_54_V_s = getelementptr [1 x i24]* %pool_buff_val_54_V, i64 0, i64 0"
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%pool_buff_val_55_V_s = getelementptr [1 x i24]* %pool_buff_val_55_V, i64 0, i64 0"
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%pool_buff_val_56_V_s = getelementptr [1 x i24]* %pool_buff_val_56_V, i64 0, i64 0"
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%pool_buff_val_57_V_s = getelementptr [1 x i24]* %pool_buff_val_57_V, i64 0, i64 0"
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%pool_buff_val_58_V_s = getelementptr [1 x i24]* %pool_buff_val_58_V, i64 0, i64 0"
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%pool_buff_val_59_V_s = getelementptr [1 x i24]* %pool_buff_val_59_V, i64 0, i64 0"
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%pool_buff_val_60_V_s = getelementptr [1 x i24]* %pool_buff_val_60_V, i64 0, i64 0"
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%pool_buff_val_61_V_s = getelementptr [1 x i24]* %pool_buff_val_61_V, i64 0, i64 0"
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%pool_buff_val_62_V_s = getelementptr [1 x i24]* %pool_buff_val_62_V, i64 0, i64 0"
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%pool_buff_val_63_V_s = getelementptr [1 x i24]* %pool_buff_val_63_V, i64 0, i64 0"
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%pool_buff_val_64_V_s = getelementptr [1 x i24]* %pool_buff_val_64_V, i64 0, i64 0"
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%pool_buff_val_65_V_s = getelementptr [1 x i24]* %pool_buff_val_65_V, i64 0, i64 0"
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%pool_buff_val_66_V_s = getelementptr [1 x i24]* %pool_buff_val_66_V, i64 0, i64 0"
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%pool_buff_val_67_V_s = getelementptr [1 x i24]* %pool_buff_val_67_V, i64 0, i64 0"
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%pool_buff_val_68_V_s = getelementptr [1 x i24]* %pool_buff_val_68_V, i64 0, i64 0"
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%pool_buff_val_69_V_s = getelementptr [1 x i24]* %pool_buff_val_69_V, i64 0, i64 0"
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%pool_buff_val_70_V_s = getelementptr [1 x i24]* %pool_buff_val_70_V, i64 0, i64 0"
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%pool_buff_val_71_V_s = getelementptr [1 x i24]* %pool_buff_val_71_V, i64 0, i64 0"
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%pool_buff_val_72_V_s = getelementptr [1 x i24]* %pool_buff_val_72_V, i64 0, i64 0"
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%pool_buff_val_73_V_s = getelementptr [1 x i24]* %pool_buff_val_73_V, i64 0, i64 0"
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%pool_buff_val_74_V_s = getelementptr [1 x i24]* %pool_buff_val_74_V, i64 0, i64 0"
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%pool_buff_val_75_V_s = getelementptr [1 x i24]* %pool_buff_val_75_V, i64 0, i64 0"
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%pool_buff_val_76_V_s = getelementptr [1 x i24]* %pool_buff_val_76_V, i64 0, i64 0"
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%pool_buff_val_77_V_s = getelementptr [1 x i24]* %pool_buff_val_77_V, i64 0, i64 0"
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%pool_buff_val_78_V_s = getelementptr [1 x i24]* %pool_buff_val_78_V, i64 0, i64 0"
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%pool_buff_val_79_V_s = getelementptr [1 x i24]* %pool_buff_val_79_V, i64 0, i64 0"
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%pool_buff_val_80_V_s = getelementptr [1 x i24]* %pool_buff_val_80_V, i64 0, i64 0"
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%pool_buff_val_81_V_s = getelementptr [1 x i24]* %pool_buff_val_81_V, i64 0, i64 0"
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%pool_buff_val_82_V_s = getelementptr [1 x i24]* %pool_buff_val_82_V, i64 0, i64 0"
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%pool_buff_val_83_V_s = getelementptr [1 x i24]* %pool_buff_val_83_V, i64 0, i64 0"
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%pool_buff_val_84_V_s = getelementptr [1 x i24]* %pool_buff_val_84_V, i64 0, i64 0"
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%pool_buff_val_85_V_s = getelementptr [1 x i24]* %pool_buff_val_85_V, i64 0, i64 0"
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%pool_buff_val_86_V_s = getelementptr [1 x i24]* %pool_buff_val_86_V, i64 0, i64 0"
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%pool_buff_val_87_V_s = getelementptr [1 x i24]* %pool_buff_val_87_V, i64 0, i64 0"
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%pool_buff_val_88_V_s = getelementptr [1 x i24]* %pool_buff_val_88_V, i64 0, i64 0"
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%pool_buff_val_89_V_s = getelementptr [1 x i24]* %pool_buff_val_89_V, i64 0, i64 0"
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%pool_buff_val_90_V_s = getelementptr [1 x i24]* %pool_buff_val_90_V, i64 0, i64 0"
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%pool_buff_val_91_V_s = getelementptr [1 x i24]* %pool_buff_val_91_V, i64 0, i64 0"
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%pool_buff_val_92_V_s = getelementptr [1 x i24]* %pool_buff_val_92_V, i64 0, i64 0"
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%pool_buff_val_93_V_s = getelementptr [1 x i24]* %pool_buff_val_93_V, i64 0, i64 0"
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%pool_buff_val_94_V_s = getelementptr [1 x i24]* %pool_buff_val_94_V, i64 0, i64 0"
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%pool_buff_val_95_V_s = getelementptr [1 x i24]* %pool_buff_val_95_V, i64 0, i64 0"
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%pool_buff_val_96_V_s = getelementptr [1 x i24]* %pool_buff_val_96_V, i64 0, i64 0"
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%pool_buff_val_97_V_s = getelementptr [1 x i24]* %pool_buff_val_97_V, i64 0, i64 0"
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%pool_buff_val_98_V_s = getelementptr [1 x i24]* %pool_buff_val_98_V, i64 0, i64 0"
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%pool_buff_val_99_V_s = getelementptr [1 x i24]* %pool_buff_val_99_V, i64 0, i64 0"
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%pool_buff_val_100_V_1 = getelementptr [1 x i24]* %pool_buff_val_100_V, i64 0, i64 0"
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%pool_buff_val_101_V_1 = getelementptr [1 x i24]* %pool_buff_val_101_V, i64 0, i64 0"
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%pool_buff_val_102_V_1 = getelementptr [1 x i24]* %pool_buff_val_102_V, i64 0, i64 0"
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%pool_buff_val_103_V_1 = getelementptr [1 x i24]* %pool_buff_val_103_V, i64 0, i64 0"
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%pool_buff_val_104_V_1 = getelementptr [1 x i24]* %pool_buff_val_104_V, i64 0, i64 0"
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%pool_buff_val_105_V_1 = getelementptr [1 x i24]* %pool_buff_val_105_V, i64 0, i64 0"
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%pool_buff_val_106_V_1 = getelementptr [1 x i24]* %pool_buff_val_106_V, i64 0, i64 0"
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%pool_buff_val_107_V_1 = getelementptr [1 x i24]* %pool_buff_val_107_V, i64 0, i64 0"
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%pool_buff_val_108_V_1 = getelementptr [1 x i24]* %pool_buff_val_108_V, i64 0, i64 0"
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%pool_buff_val_109_V_1 = getelementptr [1 x i24]* %pool_buff_val_109_V, i64 0, i64 0"
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%pool_buff_val_110_V_1 = getelementptr [1 x i24]* %pool_buff_val_110_V, i64 0, i64 0"
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%pool_buff_val_111_V_1 = getelementptr [1 x i24]* %pool_buff_val_111_V, i64 0, i64 0"
ST_1 : Operation 466 [1/1] (1.76ns)   --->   "br label %.preheader60" [nnet_stream/solution1/nnet.cpp:160]

 <State 2> : 1.78ns
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %0 ], [ %indvar_flatten_next, %.preheader56.preheader.0 ]"
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%l = phi i2 [ 0, %0 ], [ %l_2, %.preheader56.preheader.0 ]"
ST_2 : Operation 469 [1/1] (1.36ns)   --->   "%exitcond_flatten = icmp eq i5 %indvar_flatten, -4"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (1.78ns)   --->   "%indvar_flatten_next = add i5 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader55.0, label %.preheader60.preheader"

 <State 3> : 3.63ns
ST_3 : Operation 472 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %l, -2" [nnet_stream/solution1/nnet.cpp:161]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 473 [1/1] (1.37ns)   --->   "%l_mid2 = select i1 %exitcond1, i2 0, i2 %l" [nnet_stream/solution1/nnet.cpp:161]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str19)" [nnet_stream/solution1/nnet.cpp:162]
ST_3 : Operation 475 [1/1] (3.63ns)   --->   "%tmp_V = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 4> : 3.63ns
ST_4 : Operation 476 [1/1] (3.63ns)   --->   "%tmp_V_425 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 5> : 3.63ns
ST_5 : Operation 477 [1/1] (3.63ns)   --->   "%tmp_V_426 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 6> : 3.63ns
ST_6 : Operation 478 [1/1] (3.63ns)   --->   "%tmp_V_427 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 7> : 3.63ns
ST_7 : Operation 479 [1/1] (3.63ns)   --->   "%tmp_V_428 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 8> : 3.63ns
ST_8 : Operation 480 [1/1] (3.63ns)   --->   "%tmp_V_429 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 9> : 3.63ns
ST_9 : Operation 481 [1/1] (3.63ns)   --->   "%tmp_V_430 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 10> : 3.63ns
ST_10 : Operation 482 [2/2] (2.32ns)   --->   "%pool_buff_val_0_V_l = load i24* %pool_buff_val_0_V_a, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_10 : Operation 483 [1/1] (3.63ns)   --->   "%tmp_V_431 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 11> : 6.14ns
ST_11 : Operation 484 [1/1] (0.95ns)   --->   "%tmp_s = icmp eq i2 %l_mid2, 1" [nnet_stream/solution1/nnet.cpp:174]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 485 [1/1] (0.95ns)   --->   "%tmp_1 = icmp eq i2 %l_mid2, 0" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 486 [1/2] (2.32ns)   --->   "%pool_buff_val_0_V_l = load i24* %pool_buff_val_0_V_a, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_11 : Operation 487 [1/1] (2.45ns)   --->   "%tmp_2 = icmp sgt i24 %pool_buff_val_0_V_l, %tmp_V" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%pool_buff_val_V_load_309 = select i1 %tmp_2, i24 %pool_buff_val_0_V_l, i24 %tmp_V" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 489 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge = select i1 %tmp_1, i24 %tmp_V, i24 %pool_buff_val_V_load_309" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 490 [2/2] (2.32ns)   --->   "%pool_buff_val_1_V_l = load i24* %pool_buff_val_1_V_a, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_11 : Operation 491 [1/1] (3.63ns)   --->   "%tmp_V_432 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_11 : Operation 492 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.0.1.1, label %.preheader58.0.1.2.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 12> : 7.46ns
ST_12 : Operation 493 [1/2] (2.32ns)   --->   "%pool_buff_val_1_V_l = load i24* %pool_buff_val_1_V_a, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_12 : Operation 494 [1/1] (2.45ns)   --->   "%tmp_20_0_0_1 = icmp sgt i24 %pool_buff_val_1_V_l, %tmp_V_425" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node storemerge_0_0_1)   --->   "%pool_buff_val_V_load_143 = select i1 %tmp_20_0_0_1, i24 %pool_buff_val_1_V_l, i24 %tmp_V_425" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 496 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_0_0_1 = select i1 %tmp_1, i24 %tmp_V_425, i24 %pool_buff_val_V_load_143" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 497 [2/2] (2.32ns)   --->   "%pool_buff_val_2_V_l = load i24* %pool_buff_val_2_V_a, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_12 : Operation 498 [1/1] (2.45ns)   --->   "%tmp_20_0_1 = icmp sgt i24 %storemerge, %tmp_V_432" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 499 [1/1] (1.37ns)   --->   "%tmp_V_433 = select i1 %tmp_20_0_1, i24 %storemerge, i24 %tmp_V_432" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 500 [1/1] (2.32ns)   --->   "store i24 %tmp_V_433, i24* %pool_buff_val_0_V_a, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_12 : Operation 501 [1/1] (3.63ns)   --->   "%tmp_V_436 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_12 : Operation 502 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_433)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_12 : Operation 503 [1/1] (3.63ns)   --->   "%tmp_V_434 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 13> : 7.46ns
ST_13 : Operation 504 [1/2] (2.32ns)   --->   "%pool_buff_val_2_V_l = load i24* %pool_buff_val_2_V_a, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_13 : Operation 505 [1/1] (2.45ns)   --->   "%tmp_20_0_0_2 = icmp sgt i24 %pool_buff_val_2_V_l, %tmp_V_426" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node storemerge_0_0_2)   --->   "%pool_buff_val_V_load_303 = select i1 %tmp_20_0_0_2, i24 %pool_buff_val_2_V_l, i24 %tmp_V_426" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 507 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_0_0_2 = select i1 %tmp_1, i24 %tmp_V_426, i24 %pool_buff_val_V_load_303" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 508 [2/2] (2.32ns)   --->   "%pool_buff_val_3_V_l = load i24* %pool_buff_val_3_V_a, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_13 : Operation 509 [1/1] (2.45ns)   --->   "%tmp_20_0_1_1_c = icmp sgt i24 %storemerge_0_0_1, %tmp_V_436" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 510 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load = select i1 %tmp_20_0_1_1_c, i24 %storemerge_0_0_1, i24 %tmp_V_436" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 511 [1/1] (1.76ns)   --->   "br label %.preheader58.0.1.2"
ST_13 : Operation 512 [1/1] (2.45ns)   --->   "%tmp_20_0_1_1 = icmp sgt i24 %storemerge_0_0_1, %tmp_V_434" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 513 [1/1] (1.37ns)   --->   "%tmp_V_435 = select i1 %tmp_20_0_1_1, i24 %storemerge_0_0_1, i24 %tmp_V_434" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 514 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_435)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_13 : Operation 515 [1/1] (1.76ns)   --->   "br label %.preheader58.0.1.2" [nnet_stream/solution1/nnet.cpp:175]
ST_13 : Operation 516 [1/1] (3.63ns)   --->   "%tmp_V_437 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 14> : 7.46ns
ST_14 : Operation 517 [1/2] (2.32ns)   --->   "%pool_buff_val_3_V_l = load i24* %pool_buff_val_3_V_a, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_14 : Operation 518 [1/1] (2.45ns)   --->   "%tmp_20_0_0_3 = icmp sgt i24 %pool_buff_val_3_V_l, %tmp_V_427" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node storemerge_0_0_3)   --->   "%pool_buff_val_V_load_304 = select i1 %tmp_20_0_0_3, i24 %pool_buff_val_3_V_l, i24 %tmp_V_427" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 520 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_0_0_3 = select i1 %tmp_1, i24 %tmp_V_427, i24 %pool_buff_val_V_load_304" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 521 [2/2] (2.32ns)   --->   "%pool_buff_val_4_V_l = load i24* %pool_buff_val_4_V_a, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_14 : Operation 522 [1/1] (0.00ns)   --->   "%gep12435_new = phi i24 [ %tmp_V_435, %.preheader58.0.1.1 ], [ %pool_buff_val_V_load, %.preheader58.0.1.2.critedge ]"
ST_14 : Operation 523 [1/1] (2.45ns)   --->   "%tmp_20_0_1_2 = icmp sgt i24 %storemerge_0_0_2, %tmp_V_437" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 524 [1/1] (1.37ns)   --->   "%tmp_V_438 = select i1 %tmp_20_0_1_2, i24 %storemerge_0_0_2, i24 %tmp_V_437" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 525 [1/1] (2.32ns)   --->   "store i24 %tmp_V_438, i24* %pool_buff_val_2_V_a, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_14 : Operation 526 [1/1] (2.32ns)   --->   "store i24 %gep12435_new, i24* %pool_buff_val_1_V_a, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_14 : Operation 527 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.0.1.3, label %.preheader58.0.1.4.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_14 : Operation 528 [1/1] (3.63ns)   --->   "%tmp_V_441 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_14 : Operation 529 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_438)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_14 : Operation 530 [1/1] (3.63ns)   --->   "%tmp_V_439 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 15> : 7.46ns
ST_15 : Operation 531 [1/2] (2.32ns)   --->   "%pool_buff_val_4_V_l = load i24* %pool_buff_val_4_V_a, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_15 : Operation 532 [1/1] (2.45ns)   --->   "%tmp_20_0_0_4 = icmp sgt i24 %pool_buff_val_4_V_l, %tmp_V_428" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node storemerge_0_0_4)   --->   "%pool_buff_val_V_load_305 = select i1 %tmp_20_0_0_4, i24 %pool_buff_val_4_V_l, i24 %tmp_V_428" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 534 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_0_0_4 = select i1 %tmp_1, i24 %tmp_V_428, i24 %pool_buff_val_V_load_305" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 535 [2/2] (2.32ns)   --->   "%pool_buff_val_5_V_l = load i24* %pool_buff_val_5_V_a, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_15 : Operation 536 [1/1] (2.45ns)   --->   "%tmp_20_0_1_3_c = icmp sgt i24 %storemerge_0_0_3, %tmp_V_441" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 537 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_144 = select i1 %tmp_20_0_1_3_c, i24 %storemerge_0_0_3, i24 %tmp_V_441" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 538 [1/1] (1.76ns)   --->   "br label %.preheader58.0.1.4"
ST_15 : Operation 539 [1/1] (2.45ns)   --->   "%tmp_20_0_1_3 = icmp sgt i24 %storemerge_0_0_3, %tmp_V_439" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 540 [1/1] (1.37ns)   --->   "%tmp_V_440 = select i1 %tmp_20_0_1_3, i24 %storemerge_0_0_3, i24 %tmp_V_439" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 541 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_440)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_15 : Operation 542 [1/1] (1.76ns)   --->   "br label %.preheader58.0.1.4" [nnet_stream/solution1/nnet.cpp:175]
ST_15 : Operation 543 [1/1] (3.63ns)   --->   "%tmp_V_442 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_15 : Operation 544 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.0.1.5, label %.preheader58.0.1.6.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 16> : 7.46ns
ST_16 : Operation 545 [1/2] (2.32ns)   --->   "%pool_buff_val_5_V_l = load i24* %pool_buff_val_5_V_a, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_16 : Operation 546 [1/1] (2.45ns)   --->   "%tmp_20_0_0_5 = icmp sgt i24 %pool_buff_val_5_V_l, %tmp_V_429" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node storemerge_0_0_5)   --->   "%pool_buff_val_V_load_306 = select i1 %tmp_20_0_0_5, i24 %pool_buff_val_5_V_l, i24 %tmp_V_429" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 548 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_0_0_5 = select i1 %tmp_1, i24 %tmp_V_429, i24 %pool_buff_val_V_load_306" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 549 [2/2] (2.32ns)   --->   "%pool_buff_val_6_V_l = load i24* %pool_buff_val_6_V_a, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_16 : Operation 550 [1/1] (0.00ns)   --->   "%gep12209_new = phi i24 [ %tmp_V_440, %.preheader58.0.1.3 ], [ %pool_buff_val_V_load_144, %.preheader58.0.1.4.critedge ]"
ST_16 : Operation 551 [1/1] (2.45ns)   --->   "%tmp_20_0_1_4 = icmp sgt i24 %storemerge_0_0_4, %tmp_V_442" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 552 [1/1] (1.37ns)   --->   "%tmp_V_443 = select i1 %tmp_20_0_1_4, i24 %storemerge_0_0_4, i24 %tmp_V_442" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 553 [1/1] (2.32ns)   --->   "store i24 %tmp_V_443, i24* %pool_buff_val_4_V_a, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_16 : Operation 554 [1/1] (2.32ns)   --->   "store i24 %gep12209_new, i24* %pool_buff_val_3_V_a, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_16 : Operation 555 [1/1] (3.63ns)   --->   "%tmp_V_446 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_16 : Operation 556 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_443)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_16 : Operation 557 [1/1] (3.63ns)   --->   "%tmp_V_444 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 17> : 7.46ns
ST_17 : Operation 558 [1/2] (2.32ns)   --->   "%pool_buff_val_6_V_l = load i24* %pool_buff_val_6_V_a, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 559 [1/1] (2.45ns)   --->   "%tmp_20_0_0_6 = icmp sgt i24 %pool_buff_val_6_V_l, %tmp_V_430" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node storemerge_0_0_6)   --->   "%pool_buff_val_V_load_307 = select i1 %tmp_20_0_0_6, i24 %pool_buff_val_6_V_l, i24 %tmp_V_430" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 561 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_0_0_6 = select i1 %tmp_1, i24 %tmp_V_430, i24 %pool_buff_val_V_load_307" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 562 [2/2] (2.32ns)   --->   "%pool_buff_val_7_V_l = load i24* %pool_buff_val_7_V_a, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 563 [1/1] (2.45ns)   --->   "%tmp_20_0_1_5_c = icmp sgt i24 %storemerge_0_0_5, %tmp_V_446" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 564 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_145 = select i1 %tmp_20_0_1_5_c, i24 %storemerge_0_0_5, i24 %tmp_V_446" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 565 [1/1] (1.76ns)   --->   "br label %.preheader58.0.1.6"
ST_17 : Operation 566 [1/1] (2.45ns)   --->   "%tmp_20_0_1_5 = icmp sgt i24 %storemerge_0_0_5, %tmp_V_444" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 567 [1/1] (1.37ns)   --->   "%tmp_V_445 = select i1 %tmp_20_0_1_5, i24 %storemerge_0_0_5, i24 %tmp_V_444" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 568 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_445)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_17 : Operation 569 [1/1] (1.76ns)   --->   "br label %.preheader58.0.1.6" [nnet_stream/solution1/nnet.cpp:175]
ST_17 : Operation 570 [1/1] (3.63ns)   --->   "%tmp_V_447 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_17 : Operation 571 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.0.1.7, label %.preheader59.preheader.1.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 18> : 7.46ns
ST_18 : Operation 572 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @L_pool_layer1_label6)"
ST_18 : Operation 573 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"
ST_18 : Operation 574 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str19) nounwind" [nnet_stream/solution1/nnet.cpp:162]
ST_18 : Operation 575 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [nnet_stream/solution1/nnet.cpp:163]
ST_18 : Operation 576 [1/2] (2.32ns)   --->   "%pool_buff_val_7_V_l = load i24* %pool_buff_val_7_V_a, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 577 [1/1] (2.45ns)   --->   "%tmp_20_0_0_7 = icmp sgt i24 %pool_buff_val_7_V_l, %tmp_V_431" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node storemerge_0_0_7)   --->   "%pool_buff_val_V_load_308 = select i1 %tmp_20_0_0_7, i24 %pool_buff_val_7_V_l, i24 %tmp_V_431" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 579 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_0_0_7 = select i1 %tmp_1, i24 %tmp_V_431, i24 %pool_buff_val_V_load_308" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 580 [1/1] (0.00ns)   --->   "%gep11983_new = phi i24 [ %tmp_V_445, %.preheader58.0.1.5 ], [ %pool_buff_val_V_load_145, %.preheader58.0.1.6.critedge ]"
ST_18 : Operation 581 [1/1] (2.45ns)   --->   "%tmp_20_0_1_6 = icmp sgt i24 %storemerge_0_0_6, %tmp_V_447" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 582 [1/1] (1.37ns)   --->   "%tmp_V_448 = select i1 %tmp_20_0_1_6, i24 %storemerge_0_0_6, i24 %tmp_V_447" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 583 [1/1] (2.32ns)   --->   "store i24 %tmp_V_448, i24* %pool_buff_val_6_V_a, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 584 [1/1] (2.32ns)   --->   "store i24 %gep11983_new, i24* %pool_buff_val_5_V_a, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 585 [1/1] (3.63ns)   --->   "%tmp_V_451 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_18 : Operation 586 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_448)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_18 : Operation 587 [1/1] (3.63ns)   --->   "%tmp_V_449 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 19> : 7.46ns
ST_19 : Operation 588 [1/1] (2.45ns)   --->   "%tmp_20_0_1_7_c = icmp sgt i24 %storemerge_0_0_7, %tmp_V_451" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 589 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_149 = select i1 %tmp_20_0_1_7_c, i24 %storemerge_0_0_7, i24 %tmp_V_451" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 590 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.1_ifconv"
ST_19 : Operation 591 [1/1] (2.45ns)   --->   "%tmp_20_0_1_7 = icmp sgt i24 %storemerge_0_0_7, %tmp_V_449" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 592 [1/1] (1.37ns)   --->   "%tmp_V_450 = select i1 %tmp_20_0_1_7, i24 %storemerge_0_0_7, i24 %tmp_V_449" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 593 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_450)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_19 : Operation 594 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.1_ifconv" [nnet_stream/solution1/nnet.cpp:175]
ST_19 : Operation 595 [1/1] (3.63ns)   --->   "%tmp_V_452 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_19 : Operation 596 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.1.1.1, label %.preheader58.1.1.2.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 20> : 3.63ns
ST_20 : Operation 597 [1/1] (0.00ns)   --->   "%gep11757_new = phi i24 [ %tmp_V_450, %.preheader58.0.1.7 ], [ %pool_buff_val_V_load_149, %.preheader59.preheader.1.critedge ]"
ST_20 : Operation 598 [1/1] (2.32ns)   --->   "store i24 %gep11757_new, i24* %pool_buff_val_7_V_a, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_20 : Operation 599 [1/1] (3.63ns)   --->   "%tmp_V_453 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 21> : 3.63ns
ST_21 : Operation 600 [1/1] (3.63ns)   --->   "%tmp_V_454 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 22> : 3.63ns
ST_22 : Operation 601 [1/1] (3.63ns)   --->   "%tmp_V_455 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 23> : 3.63ns
ST_23 : Operation 602 [1/1] (3.63ns)   --->   "%tmp_V_456 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 24> : 3.63ns
ST_24 : Operation 603 [1/1] (3.63ns)   --->   "%tmp_V_457 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 25> : 3.63ns
ST_25 : Operation 604 [1/1] (3.63ns)   --->   "%tmp_V_458 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 26> : 3.63ns
ST_26 : Operation 605 [2/2] (2.32ns)   --->   "%pool_buff_val_8_V_l = load i24* %pool_buff_val_8_V_a, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_26 : Operation 606 [1/1] (3.63ns)   --->   "%tmp_V_459 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 27> : 6.14ns
ST_27 : Operation 607 [1/2] (2.32ns)   --->   "%pool_buff_val_8_V_l = load i24* %pool_buff_val_8_V_a, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_27 : Operation 608 [1/1] (2.45ns)   --->   "%tmp_20_1 = icmp sgt i24 %pool_buff_val_8_V_l, %tmp_V_452" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node storemerge_1)   --->   "%pool_buff_val_V_load_150 = select i1 %tmp_20_1, i24 %pool_buff_val_8_V_l, i24 %tmp_V_452" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 610 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_1 = select i1 %tmp_1, i24 %tmp_V_452, i24 %pool_buff_val_V_load_150" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 611 [2/2] (2.32ns)   --->   "%pool_buff_val_9_V_l = load i24* %pool_buff_val_9_V_a, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_27 : Operation 612 [1/1] (3.63ns)   --->   "%tmp_V_460 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 28> : 7.46ns
ST_28 : Operation 613 [1/2] (2.32ns)   --->   "%pool_buff_val_9_V_l = load i24* %pool_buff_val_9_V_a, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_28 : Operation 614 [1/1] (2.45ns)   --->   "%tmp_20_1_0_1 = icmp sgt i24 %pool_buff_val_9_V_l, %tmp_V_453" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node storemerge_1_0_1)   --->   "%pool_buff_val_V_load_151 = select i1 %tmp_20_1_0_1, i24 %pool_buff_val_9_V_l, i24 %tmp_V_453" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 616 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_1_0_1 = select i1 %tmp_1, i24 %tmp_V_453, i24 %pool_buff_val_V_load_151" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 617 [2/2] (2.32ns)   --->   "%pool_buff_val_10_V_2 = load i24* %pool_buff_val_10_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_28 : Operation 618 [1/1] (2.45ns)   --->   "%tmp_20_1_1 = icmp sgt i24 %storemerge_1, %tmp_V_460" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 619 [1/1] (1.37ns)   --->   "%tmp_V_461 = select i1 %tmp_20_1_1, i24 %storemerge_1, i24 %tmp_V_460" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 620 [1/1] (2.32ns)   --->   "store i24 %tmp_V_461, i24* %pool_buff_val_8_V_a, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_28 : Operation 621 [1/1] (3.63ns)   --->   "%tmp_V_464 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_28 : Operation 622 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_461)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_28 : Operation 623 [1/1] (3.63ns)   --->   "%tmp_V_462 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 29> : 7.46ns
ST_29 : Operation 624 [1/2] (2.32ns)   --->   "%pool_buff_val_10_V_2 = load i24* %pool_buff_val_10_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_29 : Operation 625 [1/1] (2.45ns)   --->   "%tmp_20_1_0_2 = icmp sgt i24 %pool_buff_val_10_V_2, %tmp_V_454" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node storemerge_1_0_2)   --->   "%pool_buff_val_V_load_152 = select i1 %tmp_20_1_0_2, i24 %pool_buff_val_10_V_2, i24 %tmp_V_454" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 627 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_1_0_2 = select i1 %tmp_1, i24 %tmp_V_454, i24 %pool_buff_val_V_load_152" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 628 [2/2] (2.32ns)   --->   "%pool_buff_val_11_V_2 = load i24* %pool_buff_val_11_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_29 : Operation 629 [1/1] (2.45ns)   --->   "%tmp_20_1_1_1_c = icmp sgt i24 %storemerge_1_0_1, %tmp_V_464" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 630 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_146 = select i1 %tmp_20_1_1_1_c, i24 %storemerge_1_0_1, i24 %tmp_V_464" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 631 [1/1] (1.76ns)   --->   "br label %.preheader58.1.1.2"
ST_29 : Operation 632 [1/1] (2.45ns)   --->   "%tmp_20_1_1_1 = icmp sgt i24 %storemerge_1_0_1, %tmp_V_462" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 633 [1/1] (1.37ns)   --->   "%tmp_V_463 = select i1 %tmp_20_1_1_1, i24 %storemerge_1_0_1, i24 %tmp_V_462" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 634 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_463)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_29 : Operation 635 [1/1] (1.76ns)   --->   "br label %.preheader58.1.1.2" [nnet_stream/solution1/nnet.cpp:175]
ST_29 : Operation 636 [1/1] (3.63ns)   --->   "%tmp_V_465 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 30> : 7.46ns
ST_30 : Operation 637 [1/2] (2.32ns)   --->   "%pool_buff_val_11_V_2 = load i24* %pool_buff_val_11_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_30 : Operation 638 [1/1] (2.45ns)   --->   "%tmp_20_1_0_3 = icmp sgt i24 %pool_buff_val_11_V_2, %tmp_V_455" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node storemerge_1_0_3)   --->   "%pool_buff_val_V_load_153 = select i1 %tmp_20_1_0_3, i24 %pool_buff_val_11_V_2, i24 %tmp_V_455" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 640 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_1_0_3 = select i1 %tmp_1, i24 %tmp_V_455, i24 %pool_buff_val_V_load_153" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 641 [2/2] (2.32ns)   --->   "%pool_buff_val_12_V_2 = load i24* %pool_buff_val_12_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_30 : Operation 642 [1/1] (0.00ns)   --->   "%gep11531_new = phi i24 [ %tmp_V_463, %.preheader58.1.1.1 ], [ %pool_buff_val_V_load_146, %.preheader58.1.1.2.critedge ]"
ST_30 : Operation 643 [1/1] (2.45ns)   --->   "%tmp_20_1_1_2 = icmp sgt i24 %storemerge_1_0_2, %tmp_V_465" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 644 [1/1] (1.37ns)   --->   "%tmp_V_466 = select i1 %tmp_20_1_1_2, i24 %storemerge_1_0_2, i24 %tmp_V_465" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 645 [1/1] (2.32ns)   --->   "store i24 %tmp_V_466, i24* %pool_buff_val_10_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_30 : Operation 646 [1/1] (2.32ns)   --->   "store i24 %gep11531_new, i24* %pool_buff_val_9_V_a, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_30 : Operation 647 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.1.1.3, label %.preheader58.1.1.4.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_30 : Operation 648 [1/1] (3.63ns)   --->   "%tmp_V_469 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_30 : Operation 649 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_466)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_30 : Operation 650 [1/1] (3.63ns)   --->   "%tmp_V_467 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 31> : 7.46ns
ST_31 : Operation 651 [1/2] (2.32ns)   --->   "%pool_buff_val_12_V_2 = load i24* %pool_buff_val_12_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_31 : Operation 652 [1/1] (2.45ns)   --->   "%tmp_20_1_0_4 = icmp sgt i24 %pool_buff_val_12_V_2, %tmp_V_456" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node storemerge_1_0_4)   --->   "%pool_buff_val_V_load_154 = select i1 %tmp_20_1_0_4, i24 %pool_buff_val_12_V_2, i24 %tmp_V_456" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 654 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_1_0_4 = select i1 %tmp_1, i24 %tmp_V_456, i24 %pool_buff_val_V_load_154" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 655 [2/2] (2.32ns)   --->   "%pool_buff_val_13_V_2 = load i24* %pool_buff_val_13_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_31 : Operation 656 [1/1] (2.45ns)   --->   "%tmp_20_1_1_3_c = icmp sgt i24 %storemerge_1_0_3, %tmp_V_469" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 657 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_147 = select i1 %tmp_20_1_1_3_c, i24 %storemerge_1_0_3, i24 %tmp_V_469" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 658 [1/1] (1.76ns)   --->   "br label %.preheader58.1.1.4"
ST_31 : Operation 659 [1/1] (2.45ns)   --->   "%tmp_20_1_1_3 = icmp sgt i24 %storemerge_1_0_3, %tmp_V_467" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 660 [1/1] (1.37ns)   --->   "%tmp_V_468 = select i1 %tmp_20_1_1_3, i24 %storemerge_1_0_3, i24 %tmp_V_467" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 661 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_468)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_31 : Operation 662 [1/1] (1.76ns)   --->   "br label %.preheader58.1.1.4" [nnet_stream/solution1/nnet.cpp:175]
ST_31 : Operation 663 [1/1] (3.63ns)   --->   "%tmp_V_470 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 32> : 7.46ns
ST_32 : Operation 664 [1/2] (2.32ns)   --->   "%pool_buff_val_13_V_2 = load i24* %pool_buff_val_13_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_32 : Operation 665 [1/1] (2.45ns)   --->   "%tmp_20_1_0_5 = icmp sgt i24 %pool_buff_val_13_V_2, %tmp_V_457" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node storemerge_1_0_5)   --->   "%pool_buff_val_V_load_155 = select i1 %tmp_20_1_0_5, i24 %pool_buff_val_13_V_2, i24 %tmp_V_457" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 667 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_1_0_5 = select i1 %tmp_1, i24 %tmp_V_457, i24 %pool_buff_val_V_load_155" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 668 [2/2] (2.32ns)   --->   "%pool_buff_val_14_V_2 = load i24* %pool_buff_val_14_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_32 : Operation 669 [1/1] (0.00ns)   --->   "%gep11305_new = phi i24 [ %tmp_V_468, %.preheader58.1.1.3 ], [ %pool_buff_val_V_load_147, %.preheader58.1.1.4.critedge ]"
ST_32 : Operation 670 [1/1] (2.45ns)   --->   "%tmp_20_1_1_4 = icmp sgt i24 %storemerge_1_0_4, %tmp_V_470" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 671 [1/1] (1.37ns)   --->   "%tmp_V_471 = select i1 %tmp_20_1_1_4, i24 %storemerge_1_0_4, i24 %tmp_V_470" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 672 [1/1] (2.32ns)   --->   "store i24 %tmp_V_471, i24* %pool_buff_val_12_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_32 : Operation 673 [1/1] (2.32ns)   --->   "store i24 %gep11305_new, i24* %pool_buff_val_11_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_32 : Operation 674 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.1.1.5, label %.preheader58.1.1.6.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_32 : Operation 675 [1/1] (3.63ns)   --->   "%tmp_V_474 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_32 : Operation 676 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_471)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_32 : Operation 677 [1/1] (3.63ns)   --->   "%tmp_V_472 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 33> : 7.46ns
ST_33 : Operation 678 [1/2] (2.32ns)   --->   "%pool_buff_val_14_V_2 = load i24* %pool_buff_val_14_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_33 : Operation 679 [1/1] (2.45ns)   --->   "%tmp_20_1_0_6 = icmp sgt i24 %pool_buff_val_14_V_2, %tmp_V_458" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node storemerge_1_0_6)   --->   "%pool_buff_val_V_load_156 = select i1 %tmp_20_1_0_6, i24 %pool_buff_val_14_V_2, i24 %tmp_V_458" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 681 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_1_0_6 = select i1 %tmp_1, i24 %tmp_V_458, i24 %pool_buff_val_V_load_156" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 682 [2/2] (2.32ns)   --->   "%pool_buff_val_15_V_2 = load i24* %pool_buff_val_15_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_33 : Operation 683 [1/1] (2.45ns)   --->   "%tmp_20_1_1_5_c = icmp sgt i24 %storemerge_1_0_5, %tmp_V_474" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 684 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_148 = select i1 %tmp_20_1_1_5_c, i24 %storemerge_1_0_5, i24 %tmp_V_474" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 685 [1/1] (1.76ns)   --->   "br label %.preheader58.1.1.6"
ST_33 : Operation 686 [1/1] (2.45ns)   --->   "%tmp_20_1_1_5 = icmp sgt i24 %storemerge_1_0_5, %tmp_V_472" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 687 [1/1] (1.37ns)   --->   "%tmp_V_473 = select i1 %tmp_20_1_1_5, i24 %storemerge_1_0_5, i24 %tmp_V_472" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 688 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_473)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_33 : Operation 689 [1/1] (1.76ns)   --->   "br label %.preheader58.1.1.6" [nnet_stream/solution1/nnet.cpp:175]
ST_33 : Operation 690 [1/1] (3.63ns)   --->   "%tmp_V_475 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 34> : 7.46ns
ST_34 : Operation 691 [1/2] (2.32ns)   --->   "%pool_buff_val_15_V_2 = load i24* %pool_buff_val_15_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_34 : Operation 692 [1/1] (2.45ns)   --->   "%tmp_20_1_0_7 = icmp sgt i24 %pool_buff_val_15_V_2, %tmp_V_459" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node storemerge_1_0_7)   --->   "%pool_buff_val_V_load_157 = select i1 %tmp_20_1_0_7, i24 %pool_buff_val_15_V_2, i24 %tmp_V_459" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 694 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_1_0_7 = select i1 %tmp_1, i24 %tmp_V_459, i24 %pool_buff_val_V_load_157" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 695 [1/1] (0.00ns)   --->   "%gep11079_new = phi i24 [ %tmp_V_473, %.preheader58.1.1.5 ], [ %pool_buff_val_V_load_148, %.preheader58.1.1.6.critedge ]"
ST_34 : Operation 696 [1/1] (2.45ns)   --->   "%tmp_20_1_1_6 = icmp sgt i24 %storemerge_1_0_6, %tmp_V_475" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 697 [1/1] (1.37ns)   --->   "%tmp_V_476 = select i1 %tmp_20_1_1_6, i24 %storemerge_1_0_6, i24 %tmp_V_475" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 698 [1/1] (2.32ns)   --->   "store i24 %tmp_V_476, i24* %pool_buff_val_14_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_34 : Operation 699 [1/1] (2.32ns)   --->   "store i24 %gep11079_new, i24* %pool_buff_val_13_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_34 : Operation 700 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.1.1.7, label %.preheader59.preheader.2.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_34 : Operation 701 [1/1] (3.63ns)   --->   "%tmp_V_479 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_34 : Operation 702 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_476)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_34 : Operation 703 [1/1] (3.63ns)   --->   "%tmp_V_477 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 35> : 7.46ns
ST_35 : Operation 704 [1/1] (2.45ns)   --->   "%tmp_20_1_1_7_c = icmp sgt i24 %storemerge_1_0_7, %tmp_V_479" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 705 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_161 = select i1 %tmp_20_1_1_7_c, i24 %storemerge_1_0_7, i24 %tmp_V_479" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 706 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.2_ifconv"
ST_35 : Operation 707 [1/1] (2.45ns)   --->   "%tmp_20_1_1_7 = icmp sgt i24 %storemerge_1_0_7, %tmp_V_477" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 708 [1/1] (1.37ns)   --->   "%tmp_V_478 = select i1 %tmp_20_1_1_7, i24 %storemerge_1_0_7, i24 %tmp_V_477" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 709 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_478)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_35 : Operation 710 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.2_ifconv" [nnet_stream/solution1/nnet.cpp:175]
ST_35 : Operation 711 [1/1] (3.63ns)   --->   "%tmp_V_480 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_35 : Operation 712 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.2.1.1, label %.preheader58.2.1.2.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 36> : 3.63ns
ST_36 : Operation 713 [1/1] (0.00ns)   --->   "%gep10853_new = phi i24 [ %tmp_V_478, %.preheader58.1.1.7 ], [ %pool_buff_val_V_load_161, %.preheader59.preheader.2.critedge ]"
ST_36 : Operation 714 [1/1] (2.32ns)   --->   "store i24 %gep10853_new, i24* %pool_buff_val_15_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_36 : Operation 715 [1/1] (3.63ns)   --->   "%tmp_V_481 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 37> : 3.63ns
ST_37 : Operation 716 [1/1] (3.63ns)   --->   "%tmp_V_482 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 38> : 3.63ns
ST_38 : Operation 717 [1/1] (3.63ns)   --->   "%tmp_V_483 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 39> : 3.63ns
ST_39 : Operation 718 [1/1] (3.63ns)   --->   "%tmp_V_484 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 40> : 3.63ns
ST_40 : Operation 719 [1/1] (3.63ns)   --->   "%tmp_V_485 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 41> : 3.63ns
ST_41 : Operation 720 [1/1] (3.63ns)   --->   "%tmp_V_486 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 42> : 3.63ns
ST_42 : Operation 721 [2/2] (2.32ns)   --->   "%pool_buff_val_16_V_2 = load i24* %pool_buff_val_16_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_42 : Operation 722 [1/1] (3.63ns)   --->   "%tmp_V_487 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 43> : 6.14ns
ST_43 : Operation 723 [1/2] (2.32ns)   --->   "%pool_buff_val_16_V_2 = load i24* %pool_buff_val_16_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_43 : Operation 724 [1/1] (2.45ns)   --->   "%tmp_20_2 = icmp sgt i24 %pool_buff_val_16_V_2, %tmp_V_480" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node storemerge_2)   --->   "%pool_buff_val_V_load_162 = select i1 %tmp_20_2, i24 %pool_buff_val_16_V_2, i24 %tmp_V_480" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 726 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_2 = select i1 %tmp_1, i24 %tmp_V_480, i24 %pool_buff_val_V_load_162" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 727 [2/2] (2.32ns)   --->   "%pool_buff_val_17_V_2 = load i24* %pool_buff_val_17_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_43 : Operation 728 [1/1] (3.63ns)   --->   "%tmp_V_488 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 44> : 7.46ns
ST_44 : Operation 729 [1/2] (2.32ns)   --->   "%pool_buff_val_17_V_2 = load i24* %pool_buff_val_17_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_44 : Operation 730 [1/1] (2.45ns)   --->   "%tmp_20_2_0_1 = icmp sgt i24 %pool_buff_val_17_V_2, %tmp_V_481" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node storemerge_2_0_1)   --->   "%pool_buff_val_V_load_163 = select i1 %tmp_20_2_0_1, i24 %pool_buff_val_17_V_2, i24 %tmp_V_481" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 732 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_2_0_1 = select i1 %tmp_1, i24 %tmp_V_481, i24 %pool_buff_val_V_load_163" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 733 [2/2] (2.32ns)   --->   "%pool_buff_val_18_V_2 = load i24* %pool_buff_val_18_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_44 : Operation 734 [1/1] (2.45ns)   --->   "%tmp_20_2_1 = icmp sgt i24 %storemerge_2, %tmp_V_488" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 735 [1/1] (1.37ns)   --->   "%tmp_V_489 = select i1 %tmp_20_2_1, i24 %storemerge_2, i24 %tmp_V_488" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 736 [1/1] (2.32ns)   --->   "store i24 %tmp_V_489, i24* %pool_buff_val_16_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_44 : Operation 737 [1/1] (3.63ns)   --->   "%tmp_V_492 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_44 : Operation 738 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_489)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_44 : Operation 739 [1/1] (3.63ns)   --->   "%tmp_V_490 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 45> : 7.46ns
ST_45 : Operation 740 [1/2] (2.32ns)   --->   "%pool_buff_val_18_V_2 = load i24* %pool_buff_val_18_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_45 : Operation 741 [1/1] (2.45ns)   --->   "%tmp_20_2_0_2 = icmp sgt i24 %pool_buff_val_18_V_2, %tmp_V_482" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node storemerge_2_0_2)   --->   "%pool_buff_val_V_load_164 = select i1 %tmp_20_2_0_2, i24 %pool_buff_val_18_V_2, i24 %tmp_V_482" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 743 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_2_0_2 = select i1 %tmp_1, i24 %tmp_V_482, i24 %pool_buff_val_V_load_164" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 744 [2/2] (2.32ns)   --->   "%pool_buff_val_19_V_2 = load i24* %pool_buff_val_19_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_45 : Operation 745 [1/1] (2.45ns)   --->   "%tmp_20_2_1_1_c = icmp sgt i24 %storemerge_2_0_1, %tmp_V_492" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 746 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_158 = select i1 %tmp_20_2_1_1_c, i24 %storemerge_2_0_1, i24 %tmp_V_492" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 747 [1/1] (1.76ns)   --->   "br label %.preheader58.2.1.2"
ST_45 : Operation 748 [1/1] (2.45ns)   --->   "%tmp_20_2_1_1 = icmp sgt i24 %storemerge_2_0_1, %tmp_V_490" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 749 [1/1] (1.37ns)   --->   "%tmp_V_491 = select i1 %tmp_20_2_1_1, i24 %storemerge_2_0_1, i24 %tmp_V_490" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 750 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_491)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_45 : Operation 751 [1/1] (1.76ns)   --->   "br label %.preheader58.2.1.2" [nnet_stream/solution1/nnet.cpp:175]
ST_45 : Operation 752 [1/1] (3.63ns)   --->   "%tmp_V_493 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 46> : 7.46ns
ST_46 : Operation 753 [1/2] (2.32ns)   --->   "%pool_buff_val_19_V_2 = load i24* %pool_buff_val_19_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_46 : Operation 754 [1/1] (2.45ns)   --->   "%tmp_20_2_0_3 = icmp sgt i24 %pool_buff_val_19_V_2, %tmp_V_483" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node storemerge_2_0_3)   --->   "%pool_buff_val_V_load_165 = select i1 %tmp_20_2_0_3, i24 %pool_buff_val_19_V_2, i24 %tmp_V_483" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 756 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_2_0_3 = select i1 %tmp_1, i24 %tmp_V_483, i24 %pool_buff_val_V_load_165" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 757 [2/2] (2.32ns)   --->   "%pool_buff_val_20_V_2 = load i24* %pool_buff_val_20_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_46 : Operation 758 [1/1] (0.00ns)   --->   "%gep10627_new = phi i24 [ %tmp_V_491, %.preheader58.2.1.1 ], [ %pool_buff_val_V_load_158, %.preheader58.2.1.2.critedge ]"
ST_46 : Operation 759 [1/1] (2.45ns)   --->   "%tmp_20_2_1_2 = icmp sgt i24 %storemerge_2_0_2, %tmp_V_493" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 760 [1/1] (1.37ns)   --->   "%tmp_V_494 = select i1 %tmp_20_2_1_2, i24 %storemerge_2_0_2, i24 %tmp_V_493" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 761 [1/1] (2.32ns)   --->   "store i24 %tmp_V_494, i24* %pool_buff_val_18_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_46 : Operation 762 [1/1] (2.32ns)   --->   "store i24 %gep10627_new, i24* %pool_buff_val_17_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_46 : Operation 763 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.2.1.3, label %.preheader58.2.1.4.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_46 : Operation 764 [1/1] (3.63ns)   --->   "%tmp_V_497 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_46 : Operation 765 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_494)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_46 : Operation 766 [1/1] (3.63ns)   --->   "%tmp_V_495 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 47> : 7.46ns
ST_47 : Operation 767 [1/2] (2.32ns)   --->   "%pool_buff_val_20_V_2 = load i24* %pool_buff_val_20_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_47 : Operation 768 [1/1] (2.45ns)   --->   "%tmp_20_2_0_4 = icmp sgt i24 %pool_buff_val_20_V_2, %tmp_V_484" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node storemerge_2_0_4)   --->   "%pool_buff_val_V_load_166 = select i1 %tmp_20_2_0_4, i24 %pool_buff_val_20_V_2, i24 %tmp_V_484" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 770 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_2_0_4 = select i1 %tmp_1, i24 %tmp_V_484, i24 %pool_buff_val_V_load_166" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 771 [2/2] (2.32ns)   --->   "%pool_buff_val_21_V_2 = load i24* %pool_buff_val_21_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_47 : Operation 772 [1/1] (2.45ns)   --->   "%tmp_20_2_1_3_c = icmp sgt i24 %storemerge_2_0_3, %tmp_V_497" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 773 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_159 = select i1 %tmp_20_2_1_3_c, i24 %storemerge_2_0_3, i24 %tmp_V_497" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 774 [1/1] (1.76ns)   --->   "br label %.preheader58.2.1.4"
ST_47 : Operation 775 [1/1] (2.45ns)   --->   "%tmp_20_2_1_3 = icmp sgt i24 %storemerge_2_0_3, %tmp_V_495" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 776 [1/1] (1.37ns)   --->   "%tmp_V_496 = select i1 %tmp_20_2_1_3, i24 %storemerge_2_0_3, i24 %tmp_V_495" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 777 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_496)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_47 : Operation 778 [1/1] (1.76ns)   --->   "br label %.preheader58.2.1.4" [nnet_stream/solution1/nnet.cpp:175]
ST_47 : Operation 779 [1/1] (3.63ns)   --->   "%tmp_V_498 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_47 : Operation 780 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.2.1.5, label %.preheader58.2.1.6.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 48> : 7.46ns
ST_48 : Operation 781 [1/2] (2.32ns)   --->   "%pool_buff_val_21_V_2 = load i24* %pool_buff_val_21_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_48 : Operation 782 [1/1] (2.45ns)   --->   "%tmp_20_2_0_5 = icmp sgt i24 %pool_buff_val_21_V_2, %tmp_V_485" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node storemerge_2_0_5)   --->   "%pool_buff_val_V_load_167 = select i1 %tmp_20_2_0_5, i24 %pool_buff_val_21_V_2, i24 %tmp_V_485" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 784 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_2_0_5 = select i1 %tmp_1, i24 %tmp_V_485, i24 %pool_buff_val_V_load_167" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 785 [2/2] (2.32ns)   --->   "%pool_buff_val_22_V_2 = load i24* %pool_buff_val_22_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_48 : Operation 786 [1/1] (0.00ns)   --->   "%gep10401_new = phi i24 [ %tmp_V_496, %.preheader58.2.1.3 ], [ %pool_buff_val_V_load_159, %.preheader58.2.1.4.critedge ]"
ST_48 : Operation 787 [1/1] (2.45ns)   --->   "%tmp_20_2_1_4 = icmp sgt i24 %storemerge_2_0_4, %tmp_V_498" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 788 [1/1] (1.37ns)   --->   "%tmp_V_499 = select i1 %tmp_20_2_1_4, i24 %storemerge_2_0_4, i24 %tmp_V_498" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 789 [1/1] (2.32ns)   --->   "store i24 %tmp_V_499, i24* %pool_buff_val_20_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_48 : Operation 790 [1/1] (2.32ns)   --->   "store i24 %gep10401_new, i24* %pool_buff_val_19_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_48 : Operation 791 [1/1] (3.63ns)   --->   "%tmp_V_502 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_48 : Operation 792 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_499)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_48 : Operation 793 [1/1] (3.63ns)   --->   "%tmp_V_500 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 49> : 7.46ns
ST_49 : Operation 794 [1/2] (2.32ns)   --->   "%pool_buff_val_22_V_2 = load i24* %pool_buff_val_22_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_49 : Operation 795 [1/1] (2.45ns)   --->   "%tmp_20_2_0_6 = icmp sgt i24 %pool_buff_val_22_V_2, %tmp_V_486" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node storemerge_2_0_6)   --->   "%pool_buff_val_V_load_168 = select i1 %tmp_20_2_0_6, i24 %pool_buff_val_22_V_2, i24 %tmp_V_486" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 797 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_2_0_6 = select i1 %tmp_1, i24 %tmp_V_486, i24 %pool_buff_val_V_load_168" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 798 [2/2] (2.32ns)   --->   "%pool_buff_val_23_V_2 = load i24* %pool_buff_val_23_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_49 : Operation 799 [1/1] (2.45ns)   --->   "%tmp_20_2_1_5_c = icmp sgt i24 %storemerge_2_0_5, %tmp_V_502" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 800 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_160 = select i1 %tmp_20_2_1_5_c, i24 %storemerge_2_0_5, i24 %tmp_V_502" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 801 [1/1] (1.76ns)   --->   "br label %.preheader58.2.1.6"
ST_49 : Operation 802 [1/1] (2.45ns)   --->   "%tmp_20_2_1_5 = icmp sgt i24 %storemerge_2_0_5, %tmp_V_500" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 803 [1/1] (1.37ns)   --->   "%tmp_V_501 = select i1 %tmp_20_2_1_5, i24 %storemerge_2_0_5, i24 %tmp_V_500" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 804 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_501)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_49 : Operation 805 [1/1] (1.76ns)   --->   "br label %.preheader58.2.1.6" [nnet_stream/solution1/nnet.cpp:175]
ST_49 : Operation 806 [1/1] (3.63ns)   --->   "%tmp_V_503 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_49 : Operation 807 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.2.1.7, label %.preheader59.preheader.3.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 50> : 7.46ns
ST_50 : Operation 808 [1/2] (2.32ns)   --->   "%pool_buff_val_23_V_2 = load i24* %pool_buff_val_23_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_50 : Operation 809 [1/1] (2.45ns)   --->   "%tmp_20_2_0_7 = icmp sgt i24 %pool_buff_val_23_V_2, %tmp_V_487" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node storemerge_2_0_7)   --->   "%pool_buff_val_V_load_169 = select i1 %tmp_20_2_0_7, i24 %pool_buff_val_23_V_2, i24 %tmp_V_487" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 811 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_2_0_7 = select i1 %tmp_1, i24 %tmp_V_487, i24 %pool_buff_val_V_load_169" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 812 [1/1] (0.00ns)   --->   "%gep10175_new = phi i24 [ %tmp_V_501, %.preheader58.2.1.5 ], [ %pool_buff_val_V_load_160, %.preheader58.2.1.6.critedge ]"
ST_50 : Operation 813 [1/1] (2.45ns)   --->   "%tmp_20_2_1_6 = icmp sgt i24 %storemerge_2_0_6, %tmp_V_503" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 814 [1/1] (1.37ns)   --->   "%tmp_V_504 = select i1 %tmp_20_2_1_6, i24 %storemerge_2_0_6, i24 %tmp_V_503" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 815 [1/1] (2.32ns)   --->   "store i24 %tmp_V_504, i24* %pool_buff_val_22_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_50 : Operation 816 [1/1] (2.32ns)   --->   "store i24 %gep10175_new, i24* %pool_buff_val_21_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_50 : Operation 817 [1/1] (3.63ns)   --->   "%tmp_V_507 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_50 : Operation 818 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_504)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_50 : Operation 819 [1/1] (3.63ns)   --->   "%tmp_V_505 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 51> : 7.46ns
ST_51 : Operation 820 [1/1] (2.45ns)   --->   "%tmp_20_2_1_7_c = icmp sgt i24 %storemerge_2_0_7, %tmp_V_507" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 821 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_173 = select i1 %tmp_20_2_1_7_c, i24 %storemerge_2_0_7, i24 %tmp_V_507" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 822 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.3_ifconv"
ST_51 : Operation 823 [1/1] (2.45ns)   --->   "%tmp_20_2_1_7 = icmp sgt i24 %storemerge_2_0_7, %tmp_V_505" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 824 [1/1] (1.37ns)   --->   "%tmp_V_506 = select i1 %tmp_20_2_1_7, i24 %storemerge_2_0_7, i24 %tmp_V_505" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 825 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_506)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_51 : Operation 826 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.3_ifconv" [nnet_stream/solution1/nnet.cpp:175]
ST_51 : Operation 827 [1/1] (3.63ns)   --->   "%tmp_V_508 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_51 : Operation 828 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.3.1.1, label %.preheader58.3.1.2.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 52> : 3.63ns
ST_52 : Operation 829 [1/1] (0.00ns)   --->   "%gep9949_new = phi i24 [ %tmp_V_506, %.preheader58.2.1.7 ], [ %pool_buff_val_V_load_173, %.preheader59.preheader.3.critedge ]"
ST_52 : Operation 830 [1/1] (2.32ns)   --->   "store i24 %gep9949_new, i24* %pool_buff_val_23_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_52 : Operation 831 [1/1] (3.63ns)   --->   "%tmp_V_509 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 53> : 3.63ns
ST_53 : Operation 832 [1/1] (3.63ns)   --->   "%tmp_V_510 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 54> : 3.63ns
ST_54 : Operation 833 [1/1] (3.63ns)   --->   "%tmp_V_511 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 55> : 3.63ns
ST_55 : Operation 834 [1/1] (3.63ns)   --->   "%tmp_V_512 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 56> : 3.63ns
ST_56 : Operation 835 [1/1] (3.63ns)   --->   "%tmp_V_513 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 57> : 3.63ns
ST_57 : Operation 836 [1/1] (3.63ns)   --->   "%tmp_V_514 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 58> : 3.63ns
ST_58 : Operation 837 [2/2] (2.32ns)   --->   "%pool_buff_val_24_V_2 = load i24* %pool_buff_val_24_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_58 : Operation 838 [1/1] (3.63ns)   --->   "%tmp_V_515 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 59> : 6.14ns
ST_59 : Operation 839 [1/2] (2.32ns)   --->   "%pool_buff_val_24_V_2 = load i24* %pool_buff_val_24_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_59 : Operation 840 [1/1] (2.45ns)   --->   "%tmp_20_3 = icmp sgt i24 %pool_buff_val_24_V_2, %tmp_V_508" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node storemerge_3)   --->   "%pool_buff_val_V_load_174 = select i1 %tmp_20_3, i24 %pool_buff_val_24_V_2, i24 %tmp_V_508" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 842 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_3 = select i1 %tmp_1, i24 %tmp_V_508, i24 %pool_buff_val_V_load_174" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 843 [2/2] (2.32ns)   --->   "%pool_buff_val_25_V_2 = load i24* %pool_buff_val_25_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_59 : Operation 844 [1/1] (3.63ns)   --->   "%tmp_V_516 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 60> : 7.46ns
ST_60 : Operation 845 [1/2] (2.32ns)   --->   "%pool_buff_val_25_V_2 = load i24* %pool_buff_val_25_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_60 : Operation 846 [1/1] (2.45ns)   --->   "%tmp_20_3_0_1 = icmp sgt i24 %pool_buff_val_25_V_2, %tmp_V_509" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node storemerge_3_0_1)   --->   "%pool_buff_val_V_load_175 = select i1 %tmp_20_3_0_1, i24 %pool_buff_val_25_V_2, i24 %tmp_V_509" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 848 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_3_0_1 = select i1 %tmp_1, i24 %tmp_V_509, i24 %pool_buff_val_V_load_175" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 849 [2/2] (2.32ns)   --->   "%pool_buff_val_26_V_2 = load i24* %pool_buff_val_26_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_60 : Operation 850 [1/1] (2.45ns)   --->   "%tmp_20_3_1 = icmp sgt i24 %storemerge_3, %tmp_V_516" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 851 [1/1] (1.37ns)   --->   "%tmp_V_517 = select i1 %tmp_20_3_1, i24 %storemerge_3, i24 %tmp_V_516" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 852 [1/1] (2.32ns)   --->   "store i24 %tmp_V_517, i24* %pool_buff_val_24_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_60 : Operation 853 [1/1] (3.63ns)   --->   "%tmp_V_520 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_60 : Operation 854 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_517)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_60 : Operation 855 [1/1] (3.63ns)   --->   "%tmp_V_518 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 61> : 7.46ns
ST_61 : Operation 856 [1/2] (2.32ns)   --->   "%pool_buff_val_26_V_2 = load i24* %pool_buff_val_26_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_61 : Operation 857 [1/1] (2.45ns)   --->   "%tmp_20_3_0_2 = icmp sgt i24 %pool_buff_val_26_V_2, %tmp_V_510" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node storemerge_3_0_2)   --->   "%pool_buff_val_V_load_176 = select i1 %tmp_20_3_0_2, i24 %pool_buff_val_26_V_2, i24 %tmp_V_510" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 859 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_3_0_2 = select i1 %tmp_1, i24 %tmp_V_510, i24 %pool_buff_val_V_load_176" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 860 [2/2] (2.32ns)   --->   "%pool_buff_val_27_V_2 = load i24* %pool_buff_val_27_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_61 : Operation 861 [1/1] (2.45ns)   --->   "%tmp_20_3_1_1_c = icmp sgt i24 %storemerge_3_0_1, %tmp_V_520" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 862 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_170 = select i1 %tmp_20_3_1_1_c, i24 %storemerge_3_0_1, i24 %tmp_V_520" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 863 [1/1] (1.76ns)   --->   "br label %.preheader58.3.1.2"
ST_61 : Operation 864 [1/1] (2.45ns)   --->   "%tmp_20_3_1_1 = icmp sgt i24 %storemerge_3_0_1, %tmp_V_518" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 865 [1/1] (1.37ns)   --->   "%tmp_V_519 = select i1 %tmp_20_3_1_1, i24 %storemerge_3_0_1, i24 %tmp_V_518" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 866 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_519)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_61 : Operation 867 [1/1] (1.76ns)   --->   "br label %.preheader58.3.1.2" [nnet_stream/solution1/nnet.cpp:175]
ST_61 : Operation 868 [1/1] (3.63ns)   --->   "%tmp_V_521 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 62> : 7.46ns
ST_62 : Operation 869 [1/2] (2.32ns)   --->   "%pool_buff_val_27_V_2 = load i24* %pool_buff_val_27_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_62 : Operation 870 [1/1] (2.45ns)   --->   "%tmp_20_3_0_3 = icmp sgt i24 %pool_buff_val_27_V_2, %tmp_V_511" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node storemerge_3_0_3)   --->   "%pool_buff_val_V_load_177 = select i1 %tmp_20_3_0_3, i24 %pool_buff_val_27_V_2, i24 %tmp_V_511" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 872 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_3_0_3 = select i1 %tmp_1, i24 %tmp_V_511, i24 %pool_buff_val_V_load_177" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 873 [2/2] (2.32ns)   --->   "%pool_buff_val_28_V_2 = load i24* %pool_buff_val_28_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_62 : Operation 874 [1/1] (0.00ns)   --->   "%gep9723_new = phi i24 [ %tmp_V_519, %.preheader58.3.1.1 ], [ %pool_buff_val_V_load_170, %.preheader58.3.1.2.critedge ]"
ST_62 : Operation 875 [1/1] (2.45ns)   --->   "%tmp_20_3_1_2 = icmp sgt i24 %storemerge_3_0_2, %tmp_V_521" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 876 [1/1] (1.37ns)   --->   "%tmp_V_522 = select i1 %tmp_20_3_1_2, i24 %storemerge_3_0_2, i24 %tmp_V_521" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 877 [1/1] (2.32ns)   --->   "store i24 %tmp_V_522, i24* %pool_buff_val_26_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_62 : Operation 878 [1/1] (2.32ns)   --->   "store i24 %gep9723_new, i24* %pool_buff_val_25_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_62 : Operation 879 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.3.1.3, label %.preheader58.3.1.4.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_62 : Operation 880 [1/1] (3.63ns)   --->   "%tmp_V_525 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_62 : Operation 881 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_522)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_62 : Operation 882 [1/1] (3.63ns)   --->   "%tmp_V_523 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 63> : 7.46ns
ST_63 : Operation 883 [1/2] (2.32ns)   --->   "%pool_buff_val_28_V_2 = load i24* %pool_buff_val_28_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_63 : Operation 884 [1/1] (2.45ns)   --->   "%tmp_20_3_0_4 = icmp sgt i24 %pool_buff_val_28_V_2, %tmp_V_512" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node storemerge_3_0_4)   --->   "%pool_buff_val_V_load_178 = select i1 %tmp_20_3_0_4, i24 %pool_buff_val_28_V_2, i24 %tmp_V_512" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 886 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_3_0_4 = select i1 %tmp_1, i24 %tmp_V_512, i24 %pool_buff_val_V_load_178" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 887 [2/2] (2.32ns)   --->   "%pool_buff_val_29_V_2 = load i24* %pool_buff_val_29_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_63 : Operation 888 [1/1] (2.45ns)   --->   "%tmp_20_3_1_3_c = icmp sgt i24 %storemerge_3_0_3, %tmp_V_525" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 889 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_171 = select i1 %tmp_20_3_1_3_c, i24 %storemerge_3_0_3, i24 %tmp_V_525" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 890 [1/1] (1.76ns)   --->   "br label %.preheader58.3.1.4"
ST_63 : Operation 891 [1/1] (2.45ns)   --->   "%tmp_20_3_1_3 = icmp sgt i24 %storemerge_3_0_3, %tmp_V_523" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 892 [1/1] (1.37ns)   --->   "%tmp_V_524 = select i1 %tmp_20_3_1_3, i24 %storemerge_3_0_3, i24 %tmp_V_523" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 893 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_524)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_63 : Operation 894 [1/1] (1.76ns)   --->   "br label %.preheader58.3.1.4" [nnet_stream/solution1/nnet.cpp:175]
ST_63 : Operation 895 [1/1] (3.63ns)   --->   "%tmp_V_526 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 64> : 7.46ns
ST_64 : Operation 896 [1/2] (2.32ns)   --->   "%pool_buff_val_29_V_2 = load i24* %pool_buff_val_29_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_64 : Operation 897 [1/1] (2.45ns)   --->   "%tmp_20_3_0_5 = icmp sgt i24 %pool_buff_val_29_V_2, %tmp_V_513" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node storemerge_3_0_5)   --->   "%pool_buff_val_V_load_179 = select i1 %tmp_20_3_0_5, i24 %pool_buff_val_29_V_2, i24 %tmp_V_513" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 899 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_3_0_5 = select i1 %tmp_1, i24 %tmp_V_513, i24 %pool_buff_val_V_load_179" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 900 [2/2] (2.32ns)   --->   "%pool_buff_val_30_V_2 = load i24* %pool_buff_val_30_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_64 : Operation 901 [1/1] (0.00ns)   --->   "%gep9497_new = phi i24 [ %tmp_V_524, %.preheader58.3.1.3 ], [ %pool_buff_val_V_load_171, %.preheader58.3.1.4.critedge ]"
ST_64 : Operation 902 [1/1] (2.45ns)   --->   "%tmp_20_3_1_4 = icmp sgt i24 %storemerge_3_0_4, %tmp_V_526" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 903 [1/1] (1.37ns)   --->   "%tmp_V_527 = select i1 %tmp_20_3_1_4, i24 %storemerge_3_0_4, i24 %tmp_V_526" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 904 [1/1] (2.32ns)   --->   "store i24 %tmp_V_527, i24* %pool_buff_val_28_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_64 : Operation 905 [1/1] (2.32ns)   --->   "store i24 %gep9497_new, i24* %pool_buff_val_27_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_64 : Operation 906 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.3.1.5, label %.preheader58.3.1.6.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_64 : Operation 907 [1/1] (3.63ns)   --->   "%tmp_V_530 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_64 : Operation 908 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_527)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_64 : Operation 909 [1/1] (3.63ns)   --->   "%tmp_V_528 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 65> : 7.46ns
ST_65 : Operation 910 [1/2] (2.32ns)   --->   "%pool_buff_val_30_V_2 = load i24* %pool_buff_val_30_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_65 : Operation 911 [1/1] (2.45ns)   --->   "%tmp_20_3_0_6 = icmp sgt i24 %pool_buff_val_30_V_2, %tmp_V_514" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node storemerge_3_0_6)   --->   "%pool_buff_val_V_load_180 = select i1 %tmp_20_3_0_6, i24 %pool_buff_val_30_V_2, i24 %tmp_V_514" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 913 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_3_0_6 = select i1 %tmp_1, i24 %tmp_V_514, i24 %pool_buff_val_V_load_180" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 914 [2/2] (2.32ns)   --->   "%pool_buff_val_31_V_2 = load i24* %pool_buff_val_31_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_65 : Operation 915 [1/1] (2.45ns)   --->   "%tmp_20_3_1_5_c = icmp sgt i24 %storemerge_3_0_5, %tmp_V_530" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 916 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_172 = select i1 %tmp_20_3_1_5_c, i24 %storemerge_3_0_5, i24 %tmp_V_530" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 917 [1/1] (1.76ns)   --->   "br label %.preheader58.3.1.6"
ST_65 : Operation 918 [1/1] (2.45ns)   --->   "%tmp_20_3_1_5 = icmp sgt i24 %storemerge_3_0_5, %tmp_V_528" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 919 [1/1] (1.37ns)   --->   "%tmp_V_529 = select i1 %tmp_20_3_1_5, i24 %storemerge_3_0_5, i24 %tmp_V_528" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 920 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_529)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_65 : Operation 921 [1/1] (1.76ns)   --->   "br label %.preheader58.3.1.6" [nnet_stream/solution1/nnet.cpp:175]
ST_65 : Operation 922 [1/1] (3.63ns)   --->   "%tmp_V_531 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 66> : 7.46ns
ST_66 : Operation 923 [1/2] (2.32ns)   --->   "%pool_buff_val_31_V_2 = load i24* %pool_buff_val_31_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_66 : Operation 924 [1/1] (2.45ns)   --->   "%tmp_20_3_0_7 = icmp sgt i24 %pool_buff_val_31_V_2, %tmp_V_515" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node storemerge_3_0_7)   --->   "%pool_buff_val_V_load_181 = select i1 %tmp_20_3_0_7, i24 %pool_buff_val_31_V_2, i24 %tmp_V_515" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 926 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_3_0_7 = select i1 %tmp_1, i24 %tmp_V_515, i24 %pool_buff_val_V_load_181" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 927 [1/1] (0.00ns)   --->   "%gep9271_new = phi i24 [ %tmp_V_529, %.preheader58.3.1.5 ], [ %pool_buff_val_V_load_172, %.preheader58.3.1.6.critedge ]"
ST_66 : Operation 928 [1/1] (2.45ns)   --->   "%tmp_20_3_1_6 = icmp sgt i24 %storemerge_3_0_6, %tmp_V_531" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 929 [1/1] (1.37ns)   --->   "%tmp_V_532 = select i1 %tmp_20_3_1_6, i24 %storemerge_3_0_6, i24 %tmp_V_531" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 930 [1/1] (2.32ns)   --->   "store i24 %tmp_V_532, i24* %pool_buff_val_30_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_66 : Operation 931 [1/1] (2.32ns)   --->   "store i24 %gep9271_new, i24* %pool_buff_val_29_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_66 : Operation 932 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.3.1.7, label %.preheader59.preheader.4.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_66 : Operation 933 [1/1] (3.63ns)   --->   "%tmp_V_535 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_66 : Operation 934 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_532)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_66 : Operation 935 [1/1] (3.63ns)   --->   "%tmp_V_533 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 67> : 7.46ns
ST_67 : Operation 936 [1/1] (2.45ns)   --->   "%tmp_20_3_1_7_c = icmp sgt i24 %storemerge_3_0_7, %tmp_V_535" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 937 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_185 = select i1 %tmp_20_3_1_7_c, i24 %storemerge_3_0_7, i24 %tmp_V_535" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 938 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.4_ifconv"
ST_67 : Operation 939 [1/1] (2.45ns)   --->   "%tmp_20_3_1_7 = icmp sgt i24 %storemerge_3_0_7, %tmp_V_533" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 940 [1/1] (1.37ns)   --->   "%tmp_V_534 = select i1 %tmp_20_3_1_7, i24 %storemerge_3_0_7, i24 %tmp_V_533" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 941 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_534)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_67 : Operation 942 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.4_ifconv" [nnet_stream/solution1/nnet.cpp:175]
ST_67 : Operation 943 [1/1] (3.63ns)   --->   "%tmp_V_536 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_67 : Operation 944 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.4.1.1, label %.preheader58.4.1.2.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 68> : 3.63ns
ST_68 : Operation 945 [1/1] (0.00ns)   --->   "%gep9045_new = phi i24 [ %tmp_V_534, %.preheader58.3.1.7 ], [ %pool_buff_val_V_load_185, %.preheader59.preheader.4.critedge ]"
ST_68 : Operation 946 [1/1] (2.32ns)   --->   "store i24 %gep9045_new, i24* %pool_buff_val_31_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_68 : Operation 947 [1/1] (3.63ns)   --->   "%tmp_V_537 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 69> : 3.63ns
ST_69 : Operation 948 [1/1] (3.63ns)   --->   "%tmp_V_538 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 70> : 3.63ns
ST_70 : Operation 949 [1/1] (3.63ns)   --->   "%tmp_V_539 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 71> : 3.63ns
ST_71 : Operation 950 [1/1] (3.63ns)   --->   "%tmp_V_540 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 72> : 3.63ns
ST_72 : Operation 951 [1/1] (3.63ns)   --->   "%tmp_V_541 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 73> : 3.63ns
ST_73 : Operation 952 [1/1] (3.63ns)   --->   "%tmp_V_542 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 74> : 3.63ns
ST_74 : Operation 953 [2/2] (2.32ns)   --->   "%pool_buff_val_32_V_2 = load i24* %pool_buff_val_32_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_74 : Operation 954 [1/1] (3.63ns)   --->   "%tmp_V_543 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 75> : 6.14ns
ST_75 : Operation 955 [1/2] (2.32ns)   --->   "%pool_buff_val_32_V_2 = load i24* %pool_buff_val_32_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_75 : Operation 956 [1/1] (2.45ns)   --->   "%tmp_20_4 = icmp sgt i24 %pool_buff_val_32_V_2, %tmp_V_536" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node storemerge_4)   --->   "%pool_buff_val_V_load_186 = select i1 %tmp_20_4, i24 %pool_buff_val_32_V_2, i24 %tmp_V_536" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 958 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_4 = select i1 %tmp_1, i24 %tmp_V_536, i24 %pool_buff_val_V_load_186" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 959 [2/2] (2.32ns)   --->   "%pool_buff_val_33_V_2 = load i24* %pool_buff_val_33_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_75 : Operation 960 [1/1] (3.63ns)   --->   "%tmp_V_544 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 76> : 7.46ns
ST_76 : Operation 961 [1/2] (2.32ns)   --->   "%pool_buff_val_33_V_2 = load i24* %pool_buff_val_33_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_76 : Operation 962 [1/1] (2.45ns)   --->   "%tmp_20_4_0_1 = icmp sgt i24 %pool_buff_val_33_V_2, %tmp_V_537" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node storemerge_4_0_1)   --->   "%pool_buff_val_V_load_187 = select i1 %tmp_20_4_0_1, i24 %pool_buff_val_33_V_2, i24 %tmp_V_537" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 964 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_4_0_1 = select i1 %tmp_1, i24 %tmp_V_537, i24 %pool_buff_val_V_load_187" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 965 [2/2] (2.32ns)   --->   "%pool_buff_val_34_V_2 = load i24* %pool_buff_val_34_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_76 : Operation 966 [1/1] (2.45ns)   --->   "%tmp_20_4_1 = icmp sgt i24 %storemerge_4, %tmp_V_544" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 967 [1/1] (1.37ns)   --->   "%tmp_V_545 = select i1 %tmp_20_4_1, i24 %storemerge_4, i24 %tmp_V_544" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 968 [1/1] (2.32ns)   --->   "store i24 %tmp_V_545, i24* %pool_buff_val_32_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_76 : Operation 969 [1/1] (3.63ns)   --->   "%tmp_V_548 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_76 : Operation 970 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_545)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_76 : Operation 971 [1/1] (3.63ns)   --->   "%tmp_V_546 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 77> : 7.46ns
ST_77 : Operation 972 [1/2] (2.32ns)   --->   "%pool_buff_val_34_V_2 = load i24* %pool_buff_val_34_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_77 : Operation 973 [1/1] (2.45ns)   --->   "%tmp_20_4_0_2 = icmp sgt i24 %pool_buff_val_34_V_2, %tmp_V_538" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node storemerge_4_0_2)   --->   "%pool_buff_val_V_load_188 = select i1 %tmp_20_4_0_2, i24 %pool_buff_val_34_V_2, i24 %tmp_V_538" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 975 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_4_0_2 = select i1 %tmp_1, i24 %tmp_V_538, i24 %pool_buff_val_V_load_188" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 976 [2/2] (2.32ns)   --->   "%pool_buff_val_35_V_2 = load i24* %pool_buff_val_35_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_77 : Operation 977 [1/1] (2.45ns)   --->   "%tmp_20_4_1_1_c = icmp sgt i24 %storemerge_4_0_1, %tmp_V_548" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 978 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_182 = select i1 %tmp_20_4_1_1_c, i24 %storemerge_4_0_1, i24 %tmp_V_548" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 979 [1/1] (1.76ns)   --->   "br label %.preheader58.4.1.2"
ST_77 : Operation 980 [1/1] (2.45ns)   --->   "%tmp_20_4_1_1 = icmp sgt i24 %storemerge_4_0_1, %tmp_V_546" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 981 [1/1] (1.37ns)   --->   "%tmp_V_547 = select i1 %tmp_20_4_1_1, i24 %storemerge_4_0_1, i24 %tmp_V_546" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 982 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_547)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_77 : Operation 983 [1/1] (1.76ns)   --->   "br label %.preheader58.4.1.2" [nnet_stream/solution1/nnet.cpp:175]
ST_77 : Operation 984 [1/1] (3.63ns)   --->   "%tmp_V_549 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 78> : 7.46ns
ST_78 : Operation 985 [1/2] (2.32ns)   --->   "%pool_buff_val_35_V_2 = load i24* %pool_buff_val_35_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_78 : Operation 986 [1/1] (2.45ns)   --->   "%tmp_20_4_0_3 = icmp sgt i24 %pool_buff_val_35_V_2, %tmp_V_539" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node storemerge_4_0_3)   --->   "%pool_buff_val_V_load_189 = select i1 %tmp_20_4_0_3, i24 %pool_buff_val_35_V_2, i24 %tmp_V_539" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 988 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_4_0_3 = select i1 %tmp_1, i24 %tmp_V_539, i24 %pool_buff_val_V_load_189" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 989 [2/2] (2.32ns)   --->   "%pool_buff_val_36_V_2 = load i24* %pool_buff_val_36_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_78 : Operation 990 [1/1] (0.00ns)   --->   "%gep8819_new = phi i24 [ %tmp_V_547, %.preheader58.4.1.1 ], [ %pool_buff_val_V_load_182, %.preheader58.4.1.2.critedge ]"
ST_78 : Operation 991 [1/1] (2.45ns)   --->   "%tmp_20_4_1_2 = icmp sgt i24 %storemerge_4_0_2, %tmp_V_549" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 992 [1/1] (1.37ns)   --->   "%tmp_V_550 = select i1 %tmp_20_4_1_2, i24 %storemerge_4_0_2, i24 %tmp_V_549" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 993 [1/1] (2.32ns)   --->   "store i24 %tmp_V_550, i24* %pool_buff_val_34_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_78 : Operation 994 [1/1] (2.32ns)   --->   "store i24 %gep8819_new, i24* %pool_buff_val_33_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_78 : Operation 995 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.4.1.3, label %.preheader58.4.1.4.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_78 : Operation 996 [1/1] (3.63ns)   --->   "%tmp_V_553 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_78 : Operation 997 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_550)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_78 : Operation 998 [1/1] (3.63ns)   --->   "%tmp_V_551 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 79> : 7.46ns
ST_79 : Operation 999 [1/2] (2.32ns)   --->   "%pool_buff_val_36_V_2 = load i24* %pool_buff_val_36_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_79 : Operation 1000 [1/1] (2.45ns)   --->   "%tmp_20_4_0_4 = icmp sgt i24 %pool_buff_val_36_V_2, %tmp_V_540" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node storemerge_4_0_4)   --->   "%pool_buff_val_V_load_190 = select i1 %tmp_20_4_0_4, i24 %pool_buff_val_36_V_2, i24 %tmp_V_540" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 1002 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_4_0_4 = select i1 %tmp_1, i24 %tmp_V_540, i24 %pool_buff_val_V_load_190" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 1003 [2/2] (2.32ns)   --->   "%pool_buff_val_37_V_2 = load i24* %pool_buff_val_37_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_79 : Operation 1004 [1/1] (2.45ns)   --->   "%tmp_20_4_1_3_c = icmp sgt i24 %storemerge_4_0_3, %tmp_V_553" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1005 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_183 = select i1 %tmp_20_4_1_3_c, i24 %storemerge_4_0_3, i24 %tmp_V_553" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 1006 [1/1] (1.76ns)   --->   "br label %.preheader58.4.1.4"
ST_79 : Operation 1007 [1/1] (2.45ns)   --->   "%tmp_20_4_1_3 = icmp sgt i24 %storemerge_4_0_3, %tmp_V_551" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1008 [1/1] (1.37ns)   --->   "%tmp_V_552 = select i1 %tmp_20_4_1_3, i24 %storemerge_4_0_3, i24 %tmp_V_551" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 1009 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_552)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_79 : Operation 1010 [1/1] (1.76ns)   --->   "br label %.preheader58.4.1.4" [nnet_stream/solution1/nnet.cpp:175]
ST_79 : Operation 1011 [1/1] (3.63ns)   --->   "%tmp_V_554 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_79 : Operation 1012 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.4.1.5, label %.preheader58.4.1.6.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 80> : 7.46ns
ST_80 : Operation 1013 [1/2] (2.32ns)   --->   "%pool_buff_val_37_V_2 = load i24* %pool_buff_val_37_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_80 : Operation 1014 [1/1] (2.45ns)   --->   "%tmp_20_4_0_5 = icmp sgt i24 %pool_buff_val_37_V_2, %tmp_V_541" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node storemerge_4_0_5)   --->   "%pool_buff_val_V_load_191 = select i1 %tmp_20_4_0_5, i24 %pool_buff_val_37_V_2, i24 %tmp_V_541" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 1016 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_4_0_5 = select i1 %tmp_1, i24 %tmp_V_541, i24 %pool_buff_val_V_load_191" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 1017 [2/2] (2.32ns)   --->   "%pool_buff_val_38_V_2 = load i24* %pool_buff_val_38_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_80 : Operation 1018 [1/1] (0.00ns)   --->   "%gep8593_new = phi i24 [ %tmp_V_552, %.preheader58.4.1.3 ], [ %pool_buff_val_V_load_183, %.preheader58.4.1.4.critedge ]"
ST_80 : Operation 1019 [1/1] (2.45ns)   --->   "%tmp_20_4_1_4 = icmp sgt i24 %storemerge_4_0_4, %tmp_V_554" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1020 [1/1] (1.37ns)   --->   "%tmp_V_555 = select i1 %tmp_20_4_1_4, i24 %storemerge_4_0_4, i24 %tmp_V_554" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 1021 [1/1] (2.32ns)   --->   "store i24 %tmp_V_555, i24* %pool_buff_val_36_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_80 : Operation 1022 [1/1] (2.32ns)   --->   "store i24 %gep8593_new, i24* %pool_buff_val_35_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_80 : Operation 1023 [1/1] (3.63ns)   --->   "%tmp_V_558 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_80 : Operation 1024 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_555)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_80 : Operation 1025 [1/1] (3.63ns)   --->   "%tmp_V_556 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 81> : 7.46ns
ST_81 : Operation 1026 [1/2] (2.32ns)   --->   "%pool_buff_val_38_V_2 = load i24* %pool_buff_val_38_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_81 : Operation 1027 [1/1] (2.45ns)   --->   "%tmp_20_4_0_6 = icmp sgt i24 %pool_buff_val_38_V_2, %tmp_V_542" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node storemerge_4_0_6)   --->   "%pool_buff_val_V_load_192 = select i1 %tmp_20_4_0_6, i24 %pool_buff_val_38_V_2, i24 %tmp_V_542" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1029 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_4_0_6 = select i1 %tmp_1, i24 %tmp_V_542, i24 %pool_buff_val_V_load_192" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1030 [2/2] (2.32ns)   --->   "%pool_buff_val_39_V_2 = load i24* %pool_buff_val_39_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_81 : Operation 1031 [1/1] (2.45ns)   --->   "%tmp_20_4_1_5_c = icmp sgt i24 %storemerge_4_0_5, %tmp_V_558" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1032 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_184 = select i1 %tmp_20_4_1_5_c, i24 %storemerge_4_0_5, i24 %tmp_V_558" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1033 [1/1] (1.76ns)   --->   "br label %.preheader58.4.1.6"
ST_81 : Operation 1034 [1/1] (2.45ns)   --->   "%tmp_20_4_1_5 = icmp sgt i24 %storemerge_4_0_5, %tmp_V_556" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1035 [1/1] (1.37ns)   --->   "%tmp_V_557 = select i1 %tmp_20_4_1_5, i24 %storemerge_4_0_5, i24 %tmp_V_556" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1036 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_557)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_81 : Operation 1037 [1/1] (1.76ns)   --->   "br label %.preheader58.4.1.6" [nnet_stream/solution1/nnet.cpp:175]
ST_81 : Operation 1038 [1/1] (3.63ns)   --->   "%tmp_V_559 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_81 : Operation 1039 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.4.1.7, label %.preheader59.preheader.5.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 82> : 7.46ns
ST_82 : Operation 1040 [1/2] (2.32ns)   --->   "%pool_buff_val_39_V_2 = load i24* %pool_buff_val_39_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_82 : Operation 1041 [1/1] (2.45ns)   --->   "%tmp_20_4_0_7 = icmp sgt i24 %pool_buff_val_39_V_2, %tmp_V_543" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node storemerge_4_0_7)   --->   "%pool_buff_val_V_load_193 = select i1 %tmp_20_4_0_7, i24 %pool_buff_val_39_V_2, i24 %tmp_V_543" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 1043 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_4_0_7 = select i1 %tmp_1, i24 %tmp_V_543, i24 %pool_buff_val_V_load_193" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 1044 [1/1] (0.00ns)   --->   "%gep8367_new = phi i24 [ %tmp_V_557, %.preheader58.4.1.5 ], [ %pool_buff_val_V_load_184, %.preheader58.4.1.6.critedge ]"
ST_82 : Operation 1045 [1/1] (2.45ns)   --->   "%tmp_20_4_1_6 = icmp sgt i24 %storemerge_4_0_6, %tmp_V_559" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1046 [1/1] (1.37ns)   --->   "%tmp_V_560 = select i1 %tmp_20_4_1_6, i24 %storemerge_4_0_6, i24 %tmp_V_559" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 1047 [1/1] (2.32ns)   --->   "store i24 %tmp_V_560, i24* %pool_buff_val_38_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_82 : Operation 1048 [1/1] (2.32ns)   --->   "store i24 %gep8367_new, i24* %pool_buff_val_37_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_82 : Operation 1049 [1/1] (3.63ns)   --->   "%tmp_V_563 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_82 : Operation 1050 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_560)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_82 : Operation 1051 [1/1] (3.63ns)   --->   "%tmp_V_561 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 83> : 7.46ns
ST_83 : Operation 1052 [1/1] (2.45ns)   --->   "%tmp_20_4_1_7_c = icmp sgt i24 %storemerge_4_0_7, %tmp_V_563" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1053 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_197 = select i1 %tmp_20_4_1_7_c, i24 %storemerge_4_0_7, i24 %tmp_V_563" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 1054 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.5_ifconv"
ST_83 : Operation 1055 [1/1] (2.45ns)   --->   "%tmp_20_4_1_7 = icmp sgt i24 %storemerge_4_0_7, %tmp_V_561" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1056 [1/1] (1.37ns)   --->   "%tmp_V_562 = select i1 %tmp_20_4_1_7, i24 %storemerge_4_0_7, i24 %tmp_V_561" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 1057 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_562)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_83 : Operation 1058 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.5_ifconv" [nnet_stream/solution1/nnet.cpp:175]
ST_83 : Operation 1059 [1/1] (3.63ns)   --->   "%tmp_V_564 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_83 : Operation 1060 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.5.1.1, label %.preheader58.5.1.2.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 84> : 3.63ns
ST_84 : Operation 1061 [1/1] (0.00ns)   --->   "%gep8141_new = phi i24 [ %tmp_V_562, %.preheader58.4.1.7 ], [ %pool_buff_val_V_load_197, %.preheader59.preheader.5.critedge ]"
ST_84 : Operation 1062 [1/1] (2.32ns)   --->   "store i24 %gep8141_new, i24* %pool_buff_val_39_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_84 : Operation 1063 [1/1] (3.63ns)   --->   "%tmp_V_565 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 85> : 3.63ns
ST_85 : Operation 1064 [1/1] (3.63ns)   --->   "%tmp_V_566 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 86> : 3.63ns
ST_86 : Operation 1065 [1/1] (3.63ns)   --->   "%tmp_V_567 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 87> : 3.63ns
ST_87 : Operation 1066 [1/1] (3.63ns)   --->   "%tmp_V_568 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 88> : 3.63ns
ST_88 : Operation 1067 [1/1] (3.63ns)   --->   "%tmp_V_569 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 89> : 3.63ns
ST_89 : Operation 1068 [1/1] (3.63ns)   --->   "%tmp_V_570 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 90> : 3.63ns
ST_90 : Operation 1069 [2/2] (2.32ns)   --->   "%pool_buff_val_40_V_2 = load i24* %pool_buff_val_40_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_90 : Operation 1070 [1/1] (3.63ns)   --->   "%tmp_V_571 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 91> : 6.14ns
ST_91 : Operation 1071 [1/2] (2.32ns)   --->   "%pool_buff_val_40_V_2 = load i24* %pool_buff_val_40_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_91 : Operation 1072 [1/1] (2.45ns)   --->   "%tmp_20_5 = icmp sgt i24 %pool_buff_val_40_V_2, %tmp_V_564" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node storemerge_5)   --->   "%pool_buff_val_V_load_198 = select i1 %tmp_20_5, i24 %pool_buff_val_40_V_2, i24 %tmp_V_564" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 1074 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_5 = select i1 %tmp_1, i24 %tmp_V_564, i24 %pool_buff_val_V_load_198" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 1075 [2/2] (2.32ns)   --->   "%pool_buff_val_41_V_2 = load i24* %pool_buff_val_41_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_91 : Operation 1076 [1/1] (3.63ns)   --->   "%tmp_V_572 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 92> : 7.46ns
ST_92 : Operation 1077 [1/2] (2.32ns)   --->   "%pool_buff_val_41_V_2 = load i24* %pool_buff_val_41_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_92 : Operation 1078 [1/1] (2.45ns)   --->   "%tmp_20_5_0_1 = icmp sgt i24 %pool_buff_val_41_V_2, %tmp_V_565" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node storemerge_5_0_1)   --->   "%pool_buff_val_V_load_199 = select i1 %tmp_20_5_0_1, i24 %pool_buff_val_41_V_2, i24 %tmp_V_565" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 1080 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_5_0_1 = select i1 %tmp_1, i24 %tmp_V_565, i24 %pool_buff_val_V_load_199" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 1081 [2/2] (2.32ns)   --->   "%pool_buff_val_42_V_2 = load i24* %pool_buff_val_42_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_92 : Operation 1082 [1/1] (2.45ns)   --->   "%tmp_20_5_1 = icmp sgt i24 %storemerge_5, %tmp_V_572" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1083 [1/1] (1.37ns)   --->   "%tmp_V_573 = select i1 %tmp_20_5_1, i24 %storemerge_5, i24 %tmp_V_572" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 1084 [1/1] (2.32ns)   --->   "store i24 %tmp_V_573, i24* %pool_buff_val_40_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_92 : Operation 1085 [1/1] (3.63ns)   --->   "%tmp_V_576 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_92 : Operation 1086 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_573)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_92 : Operation 1087 [1/1] (3.63ns)   --->   "%tmp_V_574 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 93> : 7.46ns
ST_93 : Operation 1088 [1/2] (2.32ns)   --->   "%pool_buff_val_42_V_2 = load i24* %pool_buff_val_42_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_93 : Operation 1089 [1/1] (2.45ns)   --->   "%tmp_20_5_0_2 = icmp sgt i24 %pool_buff_val_42_V_2, %tmp_V_566" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node storemerge_5_0_2)   --->   "%pool_buff_val_V_load_200 = select i1 %tmp_20_5_0_2, i24 %pool_buff_val_42_V_2, i24 %tmp_V_566" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1091 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_5_0_2 = select i1 %tmp_1, i24 %tmp_V_566, i24 %pool_buff_val_V_load_200" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1092 [2/2] (2.32ns)   --->   "%pool_buff_val_43_V_2 = load i24* %pool_buff_val_43_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_93 : Operation 1093 [1/1] (2.45ns)   --->   "%tmp_20_5_1_1_c = icmp sgt i24 %storemerge_5_0_1, %tmp_V_576" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1094 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_194 = select i1 %tmp_20_5_1_1_c, i24 %storemerge_5_0_1, i24 %tmp_V_576" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1095 [1/1] (1.76ns)   --->   "br label %.preheader58.5.1.2"
ST_93 : Operation 1096 [1/1] (2.45ns)   --->   "%tmp_20_5_1_1 = icmp sgt i24 %storemerge_5_0_1, %tmp_V_574" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1097 [1/1] (1.37ns)   --->   "%tmp_V_575 = select i1 %tmp_20_5_1_1, i24 %storemerge_5_0_1, i24 %tmp_V_574" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1098 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_575)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_93 : Operation 1099 [1/1] (1.76ns)   --->   "br label %.preheader58.5.1.2" [nnet_stream/solution1/nnet.cpp:175]
ST_93 : Operation 1100 [1/1] (3.63ns)   --->   "%tmp_V_577 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 94> : 7.46ns
ST_94 : Operation 1101 [1/2] (2.32ns)   --->   "%pool_buff_val_43_V_2 = load i24* %pool_buff_val_43_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_94 : Operation 1102 [1/1] (2.45ns)   --->   "%tmp_20_5_0_3 = icmp sgt i24 %pool_buff_val_43_V_2, %tmp_V_567" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node storemerge_5_0_3)   --->   "%pool_buff_val_V_load_201 = select i1 %tmp_20_5_0_3, i24 %pool_buff_val_43_V_2, i24 %tmp_V_567" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 1104 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_5_0_3 = select i1 %tmp_1, i24 %tmp_V_567, i24 %pool_buff_val_V_load_201" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 1105 [2/2] (2.32ns)   --->   "%pool_buff_val_44_V_2 = load i24* %pool_buff_val_44_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_94 : Operation 1106 [1/1] (0.00ns)   --->   "%gep7915_new = phi i24 [ %tmp_V_575, %.preheader58.5.1.1 ], [ %pool_buff_val_V_load_194, %.preheader58.5.1.2.critedge ]"
ST_94 : Operation 1107 [1/1] (2.45ns)   --->   "%tmp_20_5_1_2 = icmp sgt i24 %storemerge_5_0_2, %tmp_V_577" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1108 [1/1] (1.37ns)   --->   "%tmp_V_578 = select i1 %tmp_20_5_1_2, i24 %storemerge_5_0_2, i24 %tmp_V_577" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 1109 [1/1] (2.32ns)   --->   "store i24 %tmp_V_578, i24* %pool_buff_val_42_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_94 : Operation 1110 [1/1] (2.32ns)   --->   "store i24 %gep7915_new, i24* %pool_buff_val_41_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_94 : Operation 1111 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.5.1.3, label %.preheader58.5.1.4.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_94 : Operation 1112 [1/1] (3.63ns)   --->   "%tmp_V_581 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_94 : Operation 1113 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_578)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_94 : Operation 1114 [1/1] (3.63ns)   --->   "%tmp_V_579 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 95> : 7.46ns
ST_95 : Operation 1115 [1/2] (2.32ns)   --->   "%pool_buff_val_44_V_2 = load i24* %pool_buff_val_44_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_95 : Operation 1116 [1/1] (2.45ns)   --->   "%tmp_20_5_0_4 = icmp sgt i24 %pool_buff_val_44_V_2, %tmp_V_568" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node storemerge_5_0_4)   --->   "%pool_buff_val_V_load_202 = select i1 %tmp_20_5_0_4, i24 %pool_buff_val_44_V_2, i24 %tmp_V_568" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1118 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_5_0_4 = select i1 %tmp_1, i24 %tmp_V_568, i24 %pool_buff_val_V_load_202" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1119 [2/2] (2.32ns)   --->   "%pool_buff_val_45_V_2 = load i24* %pool_buff_val_45_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_95 : Operation 1120 [1/1] (2.45ns)   --->   "%tmp_20_5_1_3_c = icmp sgt i24 %storemerge_5_0_3, %tmp_V_581" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1121 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_195 = select i1 %tmp_20_5_1_3_c, i24 %storemerge_5_0_3, i24 %tmp_V_581" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1122 [1/1] (1.76ns)   --->   "br label %.preheader58.5.1.4"
ST_95 : Operation 1123 [1/1] (2.45ns)   --->   "%tmp_20_5_1_3 = icmp sgt i24 %storemerge_5_0_3, %tmp_V_579" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1124 [1/1] (1.37ns)   --->   "%tmp_V_580 = select i1 %tmp_20_5_1_3, i24 %storemerge_5_0_3, i24 %tmp_V_579" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1125 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_580)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_95 : Operation 1126 [1/1] (1.76ns)   --->   "br label %.preheader58.5.1.4" [nnet_stream/solution1/nnet.cpp:175]
ST_95 : Operation 1127 [1/1] (3.63ns)   --->   "%tmp_V_582 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 96> : 7.46ns
ST_96 : Operation 1128 [1/2] (2.32ns)   --->   "%pool_buff_val_45_V_2 = load i24* %pool_buff_val_45_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_96 : Operation 1129 [1/1] (2.45ns)   --->   "%tmp_20_5_0_5 = icmp sgt i24 %pool_buff_val_45_V_2, %tmp_V_569" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node storemerge_5_0_5)   --->   "%pool_buff_val_V_load_203 = select i1 %tmp_20_5_0_5, i24 %pool_buff_val_45_V_2, i24 %tmp_V_569" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 1131 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_5_0_5 = select i1 %tmp_1, i24 %tmp_V_569, i24 %pool_buff_val_V_load_203" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 1132 [2/2] (2.32ns)   --->   "%pool_buff_val_46_V_2 = load i24* %pool_buff_val_46_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_96 : Operation 1133 [1/1] (0.00ns)   --->   "%gep7689_new = phi i24 [ %tmp_V_580, %.preheader58.5.1.3 ], [ %pool_buff_val_V_load_195, %.preheader58.5.1.4.critedge ]"
ST_96 : Operation 1134 [1/1] (2.45ns)   --->   "%tmp_20_5_1_4 = icmp sgt i24 %storemerge_5_0_4, %tmp_V_582" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1135 [1/1] (1.37ns)   --->   "%tmp_V_583 = select i1 %tmp_20_5_1_4, i24 %storemerge_5_0_4, i24 %tmp_V_582" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 1136 [1/1] (2.32ns)   --->   "store i24 %tmp_V_583, i24* %pool_buff_val_44_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_96 : Operation 1137 [1/1] (2.32ns)   --->   "store i24 %gep7689_new, i24* %pool_buff_val_43_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_96 : Operation 1138 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.5.1.5, label %.preheader58.5.1.6.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_96 : Operation 1139 [1/1] (3.63ns)   --->   "%tmp_V_586 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_96 : Operation 1140 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_583)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_96 : Operation 1141 [1/1] (3.63ns)   --->   "%tmp_V_584 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 97> : 7.46ns
ST_97 : Operation 1142 [1/2] (2.32ns)   --->   "%pool_buff_val_46_V_2 = load i24* %pool_buff_val_46_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_97 : Operation 1143 [1/1] (2.45ns)   --->   "%tmp_20_5_0_6 = icmp sgt i24 %pool_buff_val_46_V_2, %tmp_V_570" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node storemerge_5_0_6)   --->   "%pool_buff_val_V_load_204 = select i1 %tmp_20_5_0_6, i24 %pool_buff_val_46_V_2, i24 %tmp_V_570" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 1145 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_5_0_6 = select i1 %tmp_1, i24 %tmp_V_570, i24 %pool_buff_val_V_load_204" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 1146 [2/2] (2.32ns)   --->   "%pool_buff_val_47_V_2 = load i24* %pool_buff_val_47_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_97 : Operation 1147 [1/1] (2.45ns)   --->   "%tmp_20_5_1_5_c = icmp sgt i24 %storemerge_5_0_5, %tmp_V_586" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1148 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_196 = select i1 %tmp_20_5_1_5_c, i24 %storemerge_5_0_5, i24 %tmp_V_586" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 1149 [1/1] (1.76ns)   --->   "br label %.preheader58.5.1.6"
ST_97 : Operation 1150 [1/1] (2.45ns)   --->   "%tmp_20_5_1_5 = icmp sgt i24 %storemerge_5_0_5, %tmp_V_584" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1151 [1/1] (1.37ns)   --->   "%tmp_V_585 = select i1 %tmp_20_5_1_5, i24 %storemerge_5_0_5, i24 %tmp_V_584" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 1152 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_585)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_97 : Operation 1153 [1/1] (1.76ns)   --->   "br label %.preheader58.5.1.6" [nnet_stream/solution1/nnet.cpp:175]
ST_97 : Operation 1154 [1/1] (3.63ns)   --->   "%tmp_V_587 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 98> : 7.46ns
ST_98 : Operation 1155 [1/2] (2.32ns)   --->   "%pool_buff_val_47_V_2 = load i24* %pool_buff_val_47_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_98 : Operation 1156 [1/1] (2.45ns)   --->   "%tmp_20_5_0_7 = icmp sgt i24 %pool_buff_val_47_V_2, %tmp_V_571" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node storemerge_5_0_7)   --->   "%pool_buff_val_V_load_205 = select i1 %tmp_20_5_0_7, i24 %pool_buff_val_47_V_2, i24 %tmp_V_571" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 1158 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_5_0_7 = select i1 %tmp_1, i24 %tmp_V_571, i24 %pool_buff_val_V_load_205" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 1159 [1/1] (0.00ns)   --->   "%gep7463_new = phi i24 [ %tmp_V_585, %.preheader58.5.1.5 ], [ %pool_buff_val_V_load_196, %.preheader58.5.1.6.critedge ]"
ST_98 : Operation 1160 [1/1] (2.45ns)   --->   "%tmp_20_5_1_6 = icmp sgt i24 %storemerge_5_0_6, %tmp_V_587" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1161 [1/1] (1.37ns)   --->   "%tmp_V_588 = select i1 %tmp_20_5_1_6, i24 %storemerge_5_0_6, i24 %tmp_V_587" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 1162 [1/1] (2.32ns)   --->   "store i24 %tmp_V_588, i24* %pool_buff_val_46_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_98 : Operation 1163 [1/1] (2.32ns)   --->   "store i24 %gep7463_new, i24* %pool_buff_val_45_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_98 : Operation 1164 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.5.1.7, label %.preheader59.preheader.6.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_98 : Operation 1165 [1/1] (3.63ns)   --->   "%tmp_V_591 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_98 : Operation 1166 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_588)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_98 : Operation 1167 [1/1] (3.63ns)   --->   "%tmp_V_589 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 99> : 7.46ns
ST_99 : Operation 1168 [1/1] (2.45ns)   --->   "%tmp_20_5_1_7_c = icmp sgt i24 %storemerge_5_0_7, %tmp_V_591" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1169 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_209 = select i1 %tmp_20_5_1_7_c, i24 %storemerge_5_0_7, i24 %tmp_V_591" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 1170 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.6_ifconv"
ST_99 : Operation 1171 [1/1] (2.45ns)   --->   "%tmp_20_5_1_7 = icmp sgt i24 %storemerge_5_0_7, %tmp_V_589" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1172 [1/1] (1.37ns)   --->   "%tmp_V_590 = select i1 %tmp_20_5_1_7, i24 %storemerge_5_0_7, i24 %tmp_V_589" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 1173 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_590)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_99 : Operation 1174 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.6_ifconv" [nnet_stream/solution1/nnet.cpp:175]
ST_99 : Operation 1175 [1/1] (3.63ns)   --->   "%tmp_V_592 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_99 : Operation 1176 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.6.1.1, label %.preheader58.6.1.2.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 100> : 3.63ns
ST_100 : Operation 1177 [1/1] (0.00ns)   --->   "%gep7237_new = phi i24 [ %tmp_V_590, %.preheader58.5.1.7 ], [ %pool_buff_val_V_load_209, %.preheader59.preheader.6.critedge ]"
ST_100 : Operation 1178 [1/1] (2.32ns)   --->   "store i24 %gep7237_new, i24* %pool_buff_val_47_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_100 : Operation 1179 [1/1] (3.63ns)   --->   "%tmp_V_593 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 101> : 3.63ns
ST_101 : Operation 1180 [1/1] (3.63ns)   --->   "%tmp_V_594 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 102> : 3.63ns
ST_102 : Operation 1181 [1/1] (3.63ns)   --->   "%tmp_V_595 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 103> : 3.63ns
ST_103 : Operation 1182 [1/1] (3.63ns)   --->   "%tmp_V_596 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 104> : 3.63ns
ST_104 : Operation 1183 [1/1] (3.63ns)   --->   "%tmp_V_597 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 105> : 3.63ns
ST_105 : Operation 1184 [1/1] (3.63ns)   --->   "%tmp_V_598 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 106> : 3.63ns
ST_106 : Operation 1185 [2/2] (2.32ns)   --->   "%pool_buff_val_48_V_2 = load i24* %pool_buff_val_48_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_106 : Operation 1186 [1/1] (3.63ns)   --->   "%tmp_V_599 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 107> : 6.14ns
ST_107 : Operation 1187 [1/2] (2.32ns)   --->   "%pool_buff_val_48_V_2 = load i24* %pool_buff_val_48_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_107 : Operation 1188 [1/1] (2.45ns)   --->   "%tmp_20_6 = icmp sgt i24 %pool_buff_val_48_V_2, %tmp_V_592" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node storemerge_6)   --->   "%pool_buff_val_V_load_210 = select i1 %tmp_20_6, i24 %pool_buff_val_48_V_2, i24 %tmp_V_592" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 1190 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_6 = select i1 %tmp_1, i24 %tmp_V_592, i24 %pool_buff_val_V_load_210" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 1191 [2/2] (2.32ns)   --->   "%pool_buff_val_49_V_2 = load i24* %pool_buff_val_49_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_107 : Operation 1192 [1/1] (3.63ns)   --->   "%tmp_V_600 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 108> : 7.46ns
ST_108 : Operation 1193 [1/2] (2.32ns)   --->   "%pool_buff_val_49_V_2 = load i24* %pool_buff_val_49_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_108 : Operation 1194 [1/1] (2.45ns)   --->   "%tmp_20_6_0_1 = icmp sgt i24 %pool_buff_val_49_V_2, %tmp_V_593" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node storemerge_6_0_1)   --->   "%pool_buff_val_V_load_211 = select i1 %tmp_20_6_0_1, i24 %pool_buff_val_49_V_2, i24 %tmp_V_593" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 1196 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_6_0_1 = select i1 %tmp_1, i24 %tmp_V_593, i24 %pool_buff_val_V_load_211" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 1197 [2/2] (2.32ns)   --->   "%pool_buff_val_50_V_2 = load i24* %pool_buff_val_50_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_108 : Operation 1198 [1/1] (2.45ns)   --->   "%tmp_20_6_1 = icmp sgt i24 %storemerge_6, %tmp_V_600" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1199 [1/1] (1.37ns)   --->   "%tmp_V_601 = select i1 %tmp_20_6_1, i24 %storemerge_6, i24 %tmp_V_600" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 1200 [1/1] (2.32ns)   --->   "store i24 %tmp_V_601, i24* %pool_buff_val_48_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_108 : Operation 1201 [1/1] (3.63ns)   --->   "%tmp_V_604 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_108 : Operation 1202 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_601)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_108 : Operation 1203 [1/1] (3.63ns)   --->   "%tmp_V_602 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 109> : 7.46ns
ST_109 : Operation 1204 [1/2] (2.32ns)   --->   "%pool_buff_val_50_V_2 = load i24* %pool_buff_val_50_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_109 : Operation 1205 [1/1] (2.45ns)   --->   "%tmp_20_6_0_2 = icmp sgt i24 %pool_buff_val_50_V_2, %tmp_V_594" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node storemerge_6_0_2)   --->   "%pool_buff_val_V_load_212 = select i1 %tmp_20_6_0_2, i24 %pool_buff_val_50_V_2, i24 %tmp_V_594" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 1207 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_6_0_2 = select i1 %tmp_1, i24 %tmp_V_594, i24 %pool_buff_val_V_load_212" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 1208 [2/2] (2.32ns)   --->   "%pool_buff_val_51_V_2 = load i24* %pool_buff_val_51_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_109 : Operation 1209 [1/1] (2.45ns)   --->   "%tmp_20_6_1_1_c = icmp sgt i24 %storemerge_6_0_1, %tmp_V_604" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1210 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_206 = select i1 %tmp_20_6_1_1_c, i24 %storemerge_6_0_1, i24 %tmp_V_604" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 1211 [1/1] (1.76ns)   --->   "br label %.preheader58.6.1.2"
ST_109 : Operation 1212 [1/1] (2.45ns)   --->   "%tmp_20_6_1_1 = icmp sgt i24 %storemerge_6_0_1, %tmp_V_602" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1213 [1/1] (1.37ns)   --->   "%tmp_V_603 = select i1 %tmp_20_6_1_1, i24 %storemerge_6_0_1, i24 %tmp_V_602" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 1214 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_603)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_109 : Operation 1215 [1/1] (1.76ns)   --->   "br label %.preheader58.6.1.2" [nnet_stream/solution1/nnet.cpp:175]
ST_109 : Operation 1216 [1/1] (3.63ns)   --->   "%tmp_V_605 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 110> : 7.46ns
ST_110 : Operation 1217 [1/2] (2.32ns)   --->   "%pool_buff_val_51_V_2 = load i24* %pool_buff_val_51_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_110 : Operation 1218 [1/1] (2.45ns)   --->   "%tmp_20_6_0_3 = icmp sgt i24 %pool_buff_val_51_V_2, %tmp_V_595" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node storemerge_6_0_3)   --->   "%pool_buff_val_V_load_213 = select i1 %tmp_20_6_0_3, i24 %pool_buff_val_51_V_2, i24 %tmp_V_595" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 1220 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_6_0_3 = select i1 %tmp_1, i24 %tmp_V_595, i24 %pool_buff_val_V_load_213" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 1221 [2/2] (2.32ns)   --->   "%pool_buff_val_52_V_2 = load i24* %pool_buff_val_52_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_110 : Operation 1222 [1/1] (0.00ns)   --->   "%gep7011_new = phi i24 [ %tmp_V_603, %.preheader58.6.1.1 ], [ %pool_buff_val_V_load_206, %.preheader58.6.1.2.critedge ]"
ST_110 : Operation 1223 [1/1] (2.45ns)   --->   "%tmp_20_6_1_2 = icmp sgt i24 %storemerge_6_0_2, %tmp_V_605" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1224 [1/1] (1.37ns)   --->   "%tmp_V_606 = select i1 %tmp_20_6_1_2, i24 %storemerge_6_0_2, i24 %tmp_V_605" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 1225 [1/1] (2.32ns)   --->   "store i24 %tmp_V_606, i24* %pool_buff_val_50_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_110 : Operation 1226 [1/1] (2.32ns)   --->   "store i24 %gep7011_new, i24* %pool_buff_val_49_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_110 : Operation 1227 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.6.1.3, label %.preheader58.6.1.4.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_110 : Operation 1228 [1/1] (3.63ns)   --->   "%tmp_V_609 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_110 : Operation 1229 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_606)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_110 : Operation 1230 [1/1] (3.63ns)   --->   "%tmp_V_607 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 111> : 7.46ns
ST_111 : Operation 1231 [1/2] (2.32ns)   --->   "%pool_buff_val_52_V_2 = load i24* %pool_buff_val_52_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_111 : Operation 1232 [1/1] (2.45ns)   --->   "%tmp_20_6_0_4 = icmp sgt i24 %pool_buff_val_52_V_2, %tmp_V_596" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node storemerge_6_0_4)   --->   "%pool_buff_val_V_load_214 = select i1 %tmp_20_6_0_4, i24 %pool_buff_val_52_V_2, i24 %tmp_V_596" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 1234 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_6_0_4 = select i1 %tmp_1, i24 %tmp_V_596, i24 %pool_buff_val_V_load_214" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 1235 [2/2] (2.32ns)   --->   "%pool_buff_val_53_V_2 = load i24* %pool_buff_val_53_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_111 : Operation 1236 [1/1] (2.45ns)   --->   "%tmp_20_6_1_3_c = icmp sgt i24 %storemerge_6_0_3, %tmp_V_609" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1237 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_207 = select i1 %tmp_20_6_1_3_c, i24 %storemerge_6_0_3, i24 %tmp_V_609" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 1238 [1/1] (1.76ns)   --->   "br label %.preheader58.6.1.4"
ST_111 : Operation 1239 [1/1] (2.45ns)   --->   "%tmp_20_6_1_3 = icmp sgt i24 %storemerge_6_0_3, %tmp_V_607" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1240 [1/1] (1.37ns)   --->   "%tmp_V_608 = select i1 %tmp_20_6_1_3, i24 %storemerge_6_0_3, i24 %tmp_V_607" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 1241 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_608)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_111 : Operation 1242 [1/1] (1.76ns)   --->   "br label %.preheader58.6.1.4" [nnet_stream/solution1/nnet.cpp:175]
ST_111 : Operation 1243 [1/1] (3.63ns)   --->   "%tmp_V_610 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_111 : Operation 1244 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.6.1.5, label %.preheader58.6.1.6.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 112> : 7.46ns
ST_112 : Operation 1245 [1/2] (2.32ns)   --->   "%pool_buff_val_53_V_2 = load i24* %pool_buff_val_53_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_112 : Operation 1246 [1/1] (2.45ns)   --->   "%tmp_20_6_0_5 = icmp sgt i24 %pool_buff_val_53_V_2, %tmp_V_597" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node storemerge_6_0_5)   --->   "%pool_buff_val_V_load_215 = select i1 %tmp_20_6_0_5, i24 %pool_buff_val_53_V_2, i24 %tmp_V_597" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 1248 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_6_0_5 = select i1 %tmp_1, i24 %tmp_V_597, i24 %pool_buff_val_V_load_215" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 1249 [2/2] (2.32ns)   --->   "%pool_buff_val_54_V_2 = load i24* %pool_buff_val_54_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_112 : Operation 1250 [1/1] (0.00ns)   --->   "%gep6785_new = phi i24 [ %tmp_V_608, %.preheader58.6.1.3 ], [ %pool_buff_val_V_load_207, %.preheader58.6.1.4.critedge ]"
ST_112 : Operation 1251 [1/1] (2.45ns)   --->   "%tmp_20_6_1_4 = icmp sgt i24 %storemerge_6_0_4, %tmp_V_610" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1252 [1/1] (1.37ns)   --->   "%tmp_V_611 = select i1 %tmp_20_6_1_4, i24 %storemerge_6_0_4, i24 %tmp_V_610" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 1253 [1/1] (2.32ns)   --->   "store i24 %tmp_V_611, i24* %pool_buff_val_52_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_112 : Operation 1254 [1/1] (2.32ns)   --->   "store i24 %gep6785_new, i24* %pool_buff_val_51_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_112 : Operation 1255 [1/1] (3.63ns)   --->   "%tmp_V_614 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_112 : Operation 1256 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_611)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_112 : Operation 1257 [1/1] (3.63ns)   --->   "%tmp_V_612 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 113> : 7.46ns
ST_113 : Operation 1258 [1/2] (2.32ns)   --->   "%pool_buff_val_54_V_2 = load i24* %pool_buff_val_54_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_113 : Operation 1259 [1/1] (2.45ns)   --->   "%tmp_20_6_0_6 = icmp sgt i24 %pool_buff_val_54_V_2, %tmp_V_598" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node storemerge_6_0_6)   --->   "%pool_buff_val_V_load_216 = select i1 %tmp_20_6_0_6, i24 %pool_buff_val_54_V_2, i24 %tmp_V_598" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 1261 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_6_0_6 = select i1 %tmp_1, i24 %tmp_V_598, i24 %pool_buff_val_V_load_216" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 1262 [2/2] (2.32ns)   --->   "%pool_buff_val_55_V_2 = load i24* %pool_buff_val_55_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_113 : Operation 1263 [1/1] (2.45ns)   --->   "%tmp_20_6_1_5_c = icmp sgt i24 %storemerge_6_0_5, %tmp_V_614" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1264 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_208 = select i1 %tmp_20_6_1_5_c, i24 %storemerge_6_0_5, i24 %tmp_V_614" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 1265 [1/1] (1.76ns)   --->   "br label %.preheader58.6.1.6"
ST_113 : Operation 1266 [1/1] (2.45ns)   --->   "%tmp_20_6_1_5 = icmp sgt i24 %storemerge_6_0_5, %tmp_V_612" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1267 [1/1] (1.37ns)   --->   "%tmp_V_613 = select i1 %tmp_20_6_1_5, i24 %storemerge_6_0_5, i24 %tmp_V_612" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 1268 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_613)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_113 : Operation 1269 [1/1] (1.76ns)   --->   "br label %.preheader58.6.1.6" [nnet_stream/solution1/nnet.cpp:175]
ST_113 : Operation 1270 [1/1] (3.63ns)   --->   "%tmp_V_615 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_113 : Operation 1271 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.6.1.7, label %.preheader59.preheader.7.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 114> : 7.46ns
ST_114 : Operation 1272 [1/2] (2.32ns)   --->   "%pool_buff_val_55_V_2 = load i24* %pool_buff_val_55_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_114 : Operation 1273 [1/1] (2.45ns)   --->   "%tmp_20_6_0_7 = icmp sgt i24 %pool_buff_val_55_V_2, %tmp_V_599" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node storemerge_6_0_7)   --->   "%pool_buff_val_V_load_217 = select i1 %tmp_20_6_0_7, i24 %pool_buff_val_55_V_2, i24 %tmp_V_599" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 1275 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_6_0_7 = select i1 %tmp_1, i24 %tmp_V_599, i24 %pool_buff_val_V_load_217" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 1276 [1/1] (0.00ns)   --->   "%gep6559_new = phi i24 [ %tmp_V_613, %.preheader58.6.1.5 ], [ %pool_buff_val_V_load_208, %.preheader58.6.1.6.critedge ]"
ST_114 : Operation 1277 [1/1] (2.45ns)   --->   "%tmp_20_6_1_6 = icmp sgt i24 %storemerge_6_0_6, %tmp_V_615" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1278 [1/1] (1.37ns)   --->   "%tmp_V_616 = select i1 %tmp_20_6_1_6, i24 %storemerge_6_0_6, i24 %tmp_V_615" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 1279 [1/1] (2.32ns)   --->   "store i24 %tmp_V_616, i24* %pool_buff_val_54_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_114 : Operation 1280 [1/1] (2.32ns)   --->   "store i24 %gep6559_new, i24* %pool_buff_val_53_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_114 : Operation 1281 [1/1] (3.63ns)   --->   "%tmp_V_619 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_114 : Operation 1282 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_616)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_114 : Operation 1283 [1/1] (3.63ns)   --->   "%tmp_V_617 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 115> : 7.46ns
ST_115 : Operation 1284 [1/1] (2.45ns)   --->   "%tmp_20_6_1_7_c = icmp sgt i24 %storemerge_6_0_7, %tmp_V_619" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1285 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_221 = select i1 %tmp_20_6_1_7_c, i24 %storemerge_6_0_7, i24 %tmp_V_619" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1286 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.7_ifconv"
ST_115 : Operation 1287 [1/1] (2.45ns)   --->   "%tmp_20_6_1_7 = icmp sgt i24 %storemerge_6_0_7, %tmp_V_617" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1288 [1/1] (1.37ns)   --->   "%tmp_V_618 = select i1 %tmp_20_6_1_7, i24 %storemerge_6_0_7, i24 %tmp_V_617" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1289 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_618)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_115 : Operation 1290 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.7_ifconv" [nnet_stream/solution1/nnet.cpp:175]
ST_115 : Operation 1291 [1/1] (3.63ns)   --->   "%tmp_V_620 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_115 : Operation 1292 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.7.1.1, label %.preheader58.7.1.2.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 116> : 3.63ns
ST_116 : Operation 1293 [1/1] (0.00ns)   --->   "%gep6333_new = phi i24 [ %tmp_V_618, %.preheader58.6.1.7 ], [ %pool_buff_val_V_load_221, %.preheader59.preheader.7.critedge ]"
ST_116 : Operation 1294 [1/1] (2.32ns)   --->   "store i24 %gep6333_new, i24* %pool_buff_val_55_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_116 : Operation 1295 [1/1] (3.63ns)   --->   "%tmp_V_621 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 117> : 3.63ns
ST_117 : Operation 1296 [1/1] (3.63ns)   --->   "%tmp_V_622 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 118> : 3.63ns
ST_118 : Operation 1297 [1/1] (3.63ns)   --->   "%tmp_V_623 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 119> : 3.63ns
ST_119 : Operation 1298 [1/1] (3.63ns)   --->   "%tmp_V_624 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 120> : 3.63ns
ST_120 : Operation 1299 [1/1] (3.63ns)   --->   "%tmp_V_625 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 121> : 3.63ns
ST_121 : Operation 1300 [1/1] (3.63ns)   --->   "%tmp_V_626 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 122> : 3.63ns
ST_122 : Operation 1301 [2/2] (2.32ns)   --->   "%pool_buff_val_56_V_2 = load i24* %pool_buff_val_56_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_122 : Operation 1302 [1/1] (3.63ns)   --->   "%tmp_V_627 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 123> : 6.14ns
ST_123 : Operation 1303 [1/2] (2.32ns)   --->   "%pool_buff_val_56_V_2 = load i24* %pool_buff_val_56_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_123 : Operation 1304 [1/1] (2.45ns)   --->   "%tmp_20_7 = icmp sgt i24 %pool_buff_val_56_V_2, %tmp_V_620" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node storemerge_7)   --->   "%pool_buff_val_V_load_222 = select i1 %tmp_20_7, i24 %pool_buff_val_56_V_2, i24 %tmp_V_620" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 1306 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_7 = select i1 %tmp_1, i24 %tmp_V_620, i24 %pool_buff_val_V_load_222" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 1307 [2/2] (2.32ns)   --->   "%pool_buff_val_57_V_2 = load i24* %pool_buff_val_57_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_123 : Operation 1308 [1/1] (3.63ns)   --->   "%tmp_V_628 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 124> : 7.46ns
ST_124 : Operation 1309 [1/2] (2.32ns)   --->   "%pool_buff_val_57_V_2 = load i24* %pool_buff_val_57_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_124 : Operation 1310 [1/1] (2.45ns)   --->   "%tmp_20_7_0_1 = icmp sgt i24 %pool_buff_val_57_V_2, %tmp_V_621" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node storemerge_7_0_1)   --->   "%pool_buff_val_V_load_223 = select i1 %tmp_20_7_0_1, i24 %pool_buff_val_57_V_2, i24 %tmp_V_621" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 1312 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_7_0_1 = select i1 %tmp_1, i24 %tmp_V_621, i24 %pool_buff_val_V_load_223" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 1313 [2/2] (2.32ns)   --->   "%pool_buff_val_58_V_2 = load i24* %pool_buff_val_58_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_124 : Operation 1314 [1/1] (2.45ns)   --->   "%tmp_20_7_1 = icmp sgt i24 %storemerge_7, %tmp_V_628" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1315 [1/1] (1.37ns)   --->   "%tmp_V_629 = select i1 %tmp_20_7_1, i24 %storemerge_7, i24 %tmp_V_628" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 1316 [1/1] (2.32ns)   --->   "store i24 %tmp_V_629, i24* %pool_buff_val_56_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_124 : Operation 1317 [1/1] (3.63ns)   --->   "%tmp_V_632 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_124 : Operation 1318 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_629)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_124 : Operation 1319 [1/1] (3.63ns)   --->   "%tmp_V_630 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 125> : 7.46ns
ST_125 : Operation 1320 [1/2] (2.32ns)   --->   "%pool_buff_val_58_V_2 = load i24* %pool_buff_val_58_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_125 : Operation 1321 [1/1] (2.45ns)   --->   "%tmp_20_7_0_2 = icmp sgt i24 %pool_buff_val_58_V_2, %tmp_V_622" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node storemerge_7_0_2)   --->   "%pool_buff_val_V_load_224 = select i1 %tmp_20_7_0_2, i24 %pool_buff_val_58_V_2, i24 %tmp_V_622" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_125 : Operation 1323 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_7_0_2 = select i1 %tmp_1, i24 %tmp_V_622, i24 %pool_buff_val_V_load_224" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_125 : Operation 1324 [2/2] (2.32ns)   --->   "%pool_buff_val_59_V_2 = load i24* %pool_buff_val_59_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_125 : Operation 1325 [1/1] (2.45ns)   --->   "%tmp_20_7_1_1_c = icmp sgt i24 %storemerge_7_0_1, %tmp_V_632" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1326 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_218 = select i1 %tmp_20_7_1_1_c, i24 %storemerge_7_0_1, i24 %tmp_V_632" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_125 : Operation 1327 [1/1] (1.76ns)   --->   "br label %.preheader58.7.1.2"
ST_125 : Operation 1328 [1/1] (2.45ns)   --->   "%tmp_20_7_1_1 = icmp sgt i24 %storemerge_7_0_1, %tmp_V_630" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1329 [1/1] (1.37ns)   --->   "%tmp_V_631 = select i1 %tmp_20_7_1_1, i24 %storemerge_7_0_1, i24 %tmp_V_630" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_125 : Operation 1330 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_631)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_125 : Operation 1331 [1/1] (1.76ns)   --->   "br label %.preheader58.7.1.2" [nnet_stream/solution1/nnet.cpp:175]
ST_125 : Operation 1332 [1/1] (3.63ns)   --->   "%tmp_V_633 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 126> : 7.46ns
ST_126 : Operation 1333 [1/2] (2.32ns)   --->   "%pool_buff_val_59_V_2 = load i24* %pool_buff_val_59_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_126 : Operation 1334 [1/1] (2.45ns)   --->   "%tmp_20_7_0_3 = icmp sgt i24 %pool_buff_val_59_V_2, %tmp_V_623" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node storemerge_7_0_3)   --->   "%pool_buff_val_V_load_225 = select i1 %tmp_20_7_0_3, i24 %pool_buff_val_59_V_2, i24 %tmp_V_623" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 1336 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_7_0_3 = select i1 %tmp_1, i24 %tmp_V_623, i24 %pool_buff_val_V_load_225" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 1337 [2/2] (2.32ns)   --->   "%pool_buff_val_60_V_2 = load i24* %pool_buff_val_60_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_126 : Operation 1338 [1/1] (0.00ns)   --->   "%gep6107_new = phi i24 [ %tmp_V_631, %.preheader58.7.1.1 ], [ %pool_buff_val_V_load_218, %.preheader58.7.1.2.critedge ]"
ST_126 : Operation 1339 [1/1] (2.45ns)   --->   "%tmp_20_7_1_2 = icmp sgt i24 %storemerge_7_0_2, %tmp_V_633" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1340 [1/1] (1.37ns)   --->   "%tmp_V_634 = select i1 %tmp_20_7_1_2, i24 %storemerge_7_0_2, i24 %tmp_V_633" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 1341 [1/1] (2.32ns)   --->   "store i24 %tmp_V_634, i24* %pool_buff_val_58_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_126 : Operation 1342 [1/1] (2.32ns)   --->   "store i24 %gep6107_new, i24* %pool_buff_val_57_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_126 : Operation 1343 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.7.1.3, label %.preheader58.7.1.4.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_126 : Operation 1344 [1/1] (3.63ns)   --->   "%tmp_V_637 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_126 : Operation 1345 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_634)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_126 : Operation 1346 [1/1] (3.63ns)   --->   "%tmp_V_635 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 127> : 7.46ns
ST_127 : Operation 1347 [1/2] (2.32ns)   --->   "%pool_buff_val_60_V_2 = load i24* %pool_buff_val_60_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_127 : Operation 1348 [1/1] (2.45ns)   --->   "%tmp_20_7_0_4 = icmp sgt i24 %pool_buff_val_60_V_2, %tmp_V_624" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node storemerge_7_0_4)   --->   "%pool_buff_val_V_load_226 = select i1 %tmp_20_7_0_4, i24 %pool_buff_val_60_V_2, i24 %tmp_V_624" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 1350 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_7_0_4 = select i1 %tmp_1, i24 %tmp_V_624, i24 %pool_buff_val_V_load_226" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 1351 [2/2] (2.32ns)   --->   "%pool_buff_val_61_V_2 = load i24* %pool_buff_val_61_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_127 : Operation 1352 [1/1] (2.45ns)   --->   "%tmp_20_7_1_3_c = icmp sgt i24 %storemerge_7_0_3, %tmp_V_637" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1353 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_219 = select i1 %tmp_20_7_1_3_c, i24 %storemerge_7_0_3, i24 %tmp_V_637" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 1354 [1/1] (1.76ns)   --->   "br label %.preheader58.7.1.4"
ST_127 : Operation 1355 [1/1] (2.45ns)   --->   "%tmp_20_7_1_3 = icmp sgt i24 %storemerge_7_0_3, %tmp_V_635" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1356 [1/1] (1.37ns)   --->   "%tmp_V_636 = select i1 %tmp_20_7_1_3, i24 %storemerge_7_0_3, i24 %tmp_V_635" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 1357 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_636)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_127 : Operation 1358 [1/1] (1.76ns)   --->   "br label %.preheader58.7.1.4" [nnet_stream/solution1/nnet.cpp:175]
ST_127 : Operation 1359 [1/1] (3.63ns)   --->   "%tmp_V_638 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_127 : Operation 1360 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.7.1.5, label %.preheader58.7.1.6.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 128> : 7.46ns
ST_128 : Operation 1361 [1/2] (2.32ns)   --->   "%pool_buff_val_61_V_2 = load i24* %pool_buff_val_61_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_128 : Operation 1362 [1/1] (2.45ns)   --->   "%tmp_20_7_0_5 = icmp sgt i24 %pool_buff_val_61_V_2, %tmp_V_625" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node storemerge_7_0_5)   --->   "%pool_buff_val_V_load_227 = select i1 %tmp_20_7_0_5, i24 %pool_buff_val_61_V_2, i24 %tmp_V_625" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_128 : Operation 1364 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_7_0_5 = select i1 %tmp_1, i24 %tmp_V_625, i24 %pool_buff_val_V_load_227" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_128 : Operation 1365 [2/2] (2.32ns)   --->   "%pool_buff_val_62_V_2 = load i24* %pool_buff_val_62_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_128 : Operation 1366 [1/1] (0.00ns)   --->   "%gep5881_new = phi i24 [ %tmp_V_636, %.preheader58.7.1.3 ], [ %pool_buff_val_V_load_219, %.preheader58.7.1.4.critedge ]"
ST_128 : Operation 1367 [1/1] (2.45ns)   --->   "%tmp_20_7_1_4 = icmp sgt i24 %storemerge_7_0_4, %tmp_V_638" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1368 [1/1] (1.37ns)   --->   "%tmp_V_639 = select i1 %tmp_20_7_1_4, i24 %storemerge_7_0_4, i24 %tmp_V_638" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_128 : Operation 1369 [1/1] (2.32ns)   --->   "store i24 %tmp_V_639, i24* %pool_buff_val_60_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_128 : Operation 1370 [1/1] (2.32ns)   --->   "store i24 %gep5881_new, i24* %pool_buff_val_59_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_128 : Operation 1371 [1/1] (3.63ns)   --->   "%tmp_V_642 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_128 : Operation 1372 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_639)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_128 : Operation 1373 [1/1] (3.63ns)   --->   "%tmp_V_640 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 129> : 7.46ns
ST_129 : Operation 1374 [1/2] (2.32ns)   --->   "%pool_buff_val_62_V_2 = load i24* %pool_buff_val_62_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_129 : Operation 1375 [1/1] (2.45ns)   --->   "%tmp_20_7_0_6 = icmp sgt i24 %pool_buff_val_62_V_2, %tmp_V_626" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node storemerge_7_0_6)   --->   "%pool_buff_val_V_load_228 = select i1 %tmp_20_7_0_6, i24 %pool_buff_val_62_V_2, i24 %tmp_V_626" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 1377 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_7_0_6 = select i1 %tmp_1, i24 %tmp_V_626, i24 %pool_buff_val_V_load_228" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 1378 [2/2] (2.32ns)   --->   "%pool_buff_val_63_V_2 = load i24* %pool_buff_val_63_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_129 : Operation 1379 [1/1] (2.45ns)   --->   "%tmp_20_7_1_5_c = icmp sgt i24 %storemerge_7_0_5, %tmp_V_642" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1380 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_220 = select i1 %tmp_20_7_1_5_c, i24 %storemerge_7_0_5, i24 %tmp_V_642" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 1381 [1/1] (1.76ns)   --->   "br label %.preheader58.7.1.6"
ST_129 : Operation 1382 [1/1] (2.45ns)   --->   "%tmp_20_7_1_5 = icmp sgt i24 %storemerge_7_0_5, %tmp_V_640" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1383 [1/1] (1.37ns)   --->   "%tmp_V_641 = select i1 %tmp_20_7_1_5, i24 %storemerge_7_0_5, i24 %tmp_V_640" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 1384 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_641)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_129 : Operation 1385 [1/1] (1.76ns)   --->   "br label %.preheader58.7.1.6" [nnet_stream/solution1/nnet.cpp:175]
ST_129 : Operation 1386 [1/1] (3.63ns)   --->   "%tmp_V_643 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_129 : Operation 1387 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.7.1.7, label %.preheader59.preheader.8.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 130> : 7.46ns
ST_130 : Operation 1388 [1/2] (2.32ns)   --->   "%pool_buff_val_63_V_2 = load i24* %pool_buff_val_63_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_130 : Operation 1389 [1/1] (2.45ns)   --->   "%tmp_20_7_0_7 = icmp sgt i24 %pool_buff_val_63_V_2, %tmp_V_627" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node storemerge_7_0_7)   --->   "%pool_buff_val_V_load_229 = select i1 %tmp_20_7_0_7, i24 %pool_buff_val_63_V_2, i24 %tmp_V_627" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 1391 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_7_0_7 = select i1 %tmp_1, i24 %tmp_V_627, i24 %pool_buff_val_V_load_229" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 1392 [1/1] (0.00ns)   --->   "%gep5655_new = phi i24 [ %tmp_V_641, %.preheader58.7.1.5 ], [ %pool_buff_val_V_load_220, %.preheader58.7.1.6.critedge ]"
ST_130 : Operation 1393 [1/1] (2.45ns)   --->   "%tmp_20_7_1_6 = icmp sgt i24 %storemerge_7_0_6, %tmp_V_643" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1394 [1/1] (1.37ns)   --->   "%tmp_V_644 = select i1 %tmp_20_7_1_6, i24 %storemerge_7_0_6, i24 %tmp_V_643" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 1395 [1/1] (2.32ns)   --->   "store i24 %tmp_V_644, i24* %pool_buff_val_62_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_130 : Operation 1396 [1/1] (2.32ns)   --->   "store i24 %gep5655_new, i24* %pool_buff_val_61_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_130 : Operation 1397 [1/1] (3.63ns)   --->   "%tmp_V_647 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_130 : Operation 1398 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_644)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_130 : Operation 1399 [1/1] (3.63ns)   --->   "%tmp_V_645 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 131> : 7.46ns
ST_131 : Operation 1400 [1/1] (2.45ns)   --->   "%tmp_20_7_1_7_c = icmp sgt i24 %storemerge_7_0_7, %tmp_V_647" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1401 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_233 = select i1 %tmp_20_7_1_7_c, i24 %storemerge_7_0_7, i24 %tmp_V_647" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 1402 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.8_ifconv"
ST_131 : Operation 1403 [1/1] (2.45ns)   --->   "%tmp_20_7_1_7 = icmp sgt i24 %storemerge_7_0_7, %tmp_V_645" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1404 [1/1] (1.37ns)   --->   "%tmp_V_646 = select i1 %tmp_20_7_1_7, i24 %storemerge_7_0_7, i24 %tmp_V_645" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 1405 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_646)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_131 : Operation 1406 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.8_ifconv" [nnet_stream/solution1/nnet.cpp:175]
ST_131 : Operation 1407 [1/1] (3.63ns)   --->   "%tmp_V_648 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_131 : Operation 1408 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.8.1.1, label %.preheader58.8.1.2.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 132> : 3.63ns
ST_132 : Operation 1409 [1/1] (0.00ns)   --->   "%gep5429_new = phi i24 [ %tmp_V_646, %.preheader58.7.1.7 ], [ %pool_buff_val_V_load_233, %.preheader59.preheader.8.critedge ]"
ST_132 : Operation 1410 [1/1] (2.32ns)   --->   "store i24 %gep5429_new, i24* %pool_buff_val_63_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_132 : Operation 1411 [1/1] (3.63ns)   --->   "%tmp_V_649 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 133> : 3.63ns
ST_133 : Operation 1412 [1/1] (3.63ns)   --->   "%tmp_V_650 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 134> : 3.63ns
ST_134 : Operation 1413 [1/1] (3.63ns)   --->   "%tmp_V_651 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 135> : 3.63ns
ST_135 : Operation 1414 [1/1] (3.63ns)   --->   "%tmp_V_652 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 136> : 3.63ns
ST_136 : Operation 1415 [1/1] (3.63ns)   --->   "%tmp_V_653 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 137> : 3.63ns
ST_137 : Operation 1416 [1/1] (3.63ns)   --->   "%tmp_V_654 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 138> : 3.63ns
ST_138 : Operation 1417 [2/2] (2.32ns)   --->   "%pool_buff_val_64_V_2 = load i24* %pool_buff_val_64_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_138 : Operation 1418 [1/1] (3.63ns)   --->   "%tmp_V_655 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 139> : 6.14ns
ST_139 : Operation 1419 [1/2] (2.32ns)   --->   "%pool_buff_val_64_V_2 = load i24* %pool_buff_val_64_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_139 : Operation 1420 [1/1] (2.45ns)   --->   "%tmp_20_8 = icmp sgt i24 %pool_buff_val_64_V_2, %tmp_V_648" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node storemerge_8)   --->   "%pool_buff_val_V_load_234 = select i1 %tmp_20_8, i24 %pool_buff_val_64_V_2, i24 %tmp_V_648" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 1422 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_8 = select i1 %tmp_1, i24 %tmp_V_648, i24 %pool_buff_val_V_load_234" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 1423 [2/2] (2.32ns)   --->   "%pool_buff_val_65_V_2 = load i24* %pool_buff_val_65_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_139 : Operation 1424 [1/1] (3.63ns)   --->   "%tmp_V_656 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 140> : 7.46ns
ST_140 : Operation 1425 [1/2] (2.32ns)   --->   "%pool_buff_val_65_V_2 = load i24* %pool_buff_val_65_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_140 : Operation 1426 [1/1] (2.45ns)   --->   "%tmp_20_8_0_1 = icmp sgt i24 %pool_buff_val_65_V_2, %tmp_V_649" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node storemerge_8_0_1)   --->   "%pool_buff_val_V_load_235 = select i1 %tmp_20_8_0_1, i24 %pool_buff_val_65_V_2, i24 %tmp_V_649" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_140 : Operation 1428 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_8_0_1 = select i1 %tmp_1, i24 %tmp_V_649, i24 %pool_buff_val_V_load_235" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_140 : Operation 1429 [2/2] (2.32ns)   --->   "%pool_buff_val_66_V_2 = load i24* %pool_buff_val_66_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_140 : Operation 1430 [1/1] (2.45ns)   --->   "%tmp_20_8_1 = icmp sgt i24 %storemerge_8, %tmp_V_656" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1431 [1/1] (1.37ns)   --->   "%tmp_V_657 = select i1 %tmp_20_8_1, i24 %storemerge_8, i24 %tmp_V_656" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_140 : Operation 1432 [1/1] (2.32ns)   --->   "store i24 %tmp_V_657, i24* %pool_buff_val_64_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_140 : Operation 1433 [1/1] (3.63ns)   --->   "%tmp_V_660 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_140 : Operation 1434 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_657)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_140 : Operation 1435 [1/1] (3.63ns)   --->   "%tmp_V_658 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 141> : 7.46ns
ST_141 : Operation 1436 [1/2] (2.32ns)   --->   "%pool_buff_val_66_V_2 = load i24* %pool_buff_val_66_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_141 : Operation 1437 [1/1] (2.45ns)   --->   "%tmp_20_8_0_2 = icmp sgt i24 %pool_buff_val_66_V_2, %tmp_V_650" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node storemerge_8_0_2)   --->   "%pool_buff_val_V_load_236 = select i1 %tmp_20_8_0_2, i24 %pool_buff_val_66_V_2, i24 %tmp_V_650" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 1439 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_8_0_2 = select i1 %tmp_1, i24 %tmp_V_650, i24 %pool_buff_val_V_load_236" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 1440 [2/2] (2.32ns)   --->   "%pool_buff_val_67_V_2 = load i24* %pool_buff_val_67_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_141 : Operation 1441 [1/1] (2.45ns)   --->   "%tmp_20_8_1_1_c = icmp sgt i24 %storemerge_8_0_1, %tmp_V_660" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1442 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_230 = select i1 %tmp_20_8_1_1_c, i24 %storemerge_8_0_1, i24 %tmp_V_660" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 1443 [1/1] (1.76ns)   --->   "br label %.preheader58.8.1.2"
ST_141 : Operation 1444 [1/1] (2.45ns)   --->   "%tmp_20_8_1_1 = icmp sgt i24 %storemerge_8_0_1, %tmp_V_658" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1445 [1/1] (1.37ns)   --->   "%tmp_V_659 = select i1 %tmp_20_8_1_1, i24 %storemerge_8_0_1, i24 %tmp_V_658" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 1446 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_659)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_141 : Operation 1447 [1/1] (1.76ns)   --->   "br label %.preheader58.8.1.2" [nnet_stream/solution1/nnet.cpp:175]
ST_141 : Operation 1448 [1/1] (3.63ns)   --->   "%tmp_V_661 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 142> : 7.46ns
ST_142 : Operation 1449 [1/2] (2.32ns)   --->   "%pool_buff_val_67_V_2 = load i24* %pool_buff_val_67_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_142 : Operation 1450 [1/1] (2.45ns)   --->   "%tmp_20_8_0_3 = icmp sgt i24 %pool_buff_val_67_V_2, %tmp_V_651" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node storemerge_8_0_3)   --->   "%pool_buff_val_V_load_237 = select i1 %tmp_20_8_0_3, i24 %pool_buff_val_67_V_2, i24 %tmp_V_651" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_142 : Operation 1452 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_8_0_3 = select i1 %tmp_1, i24 %tmp_V_651, i24 %pool_buff_val_V_load_237" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_142 : Operation 1453 [2/2] (2.32ns)   --->   "%pool_buff_val_68_V_2 = load i24* %pool_buff_val_68_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_142 : Operation 1454 [1/1] (0.00ns)   --->   "%gep5203_new = phi i24 [ %tmp_V_659, %.preheader58.8.1.1 ], [ %pool_buff_val_V_load_230, %.preheader58.8.1.2.critedge ]"
ST_142 : Operation 1455 [1/1] (2.45ns)   --->   "%tmp_20_8_1_2 = icmp sgt i24 %storemerge_8_0_2, %tmp_V_661" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1456 [1/1] (1.37ns)   --->   "%tmp_V_662 = select i1 %tmp_20_8_1_2, i24 %storemerge_8_0_2, i24 %tmp_V_661" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_142 : Operation 1457 [1/1] (2.32ns)   --->   "store i24 %tmp_V_662, i24* %pool_buff_val_66_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_142 : Operation 1458 [1/1] (2.32ns)   --->   "store i24 %gep5203_new, i24* %pool_buff_val_65_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_142 : Operation 1459 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.8.1.3, label %.preheader58.8.1.4.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_142 : Operation 1460 [1/1] (3.63ns)   --->   "%tmp_V_665 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_142 : Operation 1461 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_662)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_142 : Operation 1462 [1/1] (3.63ns)   --->   "%tmp_V_663 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 143> : 7.46ns
ST_143 : Operation 1463 [1/2] (2.32ns)   --->   "%pool_buff_val_68_V_2 = load i24* %pool_buff_val_68_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_143 : Operation 1464 [1/1] (2.45ns)   --->   "%tmp_20_8_0_4 = icmp sgt i24 %pool_buff_val_68_V_2, %tmp_V_652" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node storemerge_8_0_4)   --->   "%pool_buff_val_V_load_238 = select i1 %tmp_20_8_0_4, i24 %pool_buff_val_68_V_2, i24 %tmp_V_652" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 1466 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_8_0_4 = select i1 %tmp_1, i24 %tmp_V_652, i24 %pool_buff_val_V_load_238" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 1467 [2/2] (2.32ns)   --->   "%pool_buff_val_69_V_2 = load i24* %pool_buff_val_69_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_143 : Operation 1468 [1/1] (2.45ns)   --->   "%tmp_20_8_1_3_c = icmp sgt i24 %storemerge_8_0_3, %tmp_V_665" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1469 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_231 = select i1 %tmp_20_8_1_3_c, i24 %storemerge_8_0_3, i24 %tmp_V_665" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 1470 [1/1] (1.76ns)   --->   "br label %.preheader58.8.1.4"
ST_143 : Operation 1471 [1/1] (2.45ns)   --->   "%tmp_20_8_1_3 = icmp sgt i24 %storemerge_8_0_3, %tmp_V_663" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1472 [1/1] (1.37ns)   --->   "%tmp_V_664 = select i1 %tmp_20_8_1_3, i24 %storemerge_8_0_3, i24 %tmp_V_663" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 1473 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_664)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_143 : Operation 1474 [1/1] (1.76ns)   --->   "br label %.preheader58.8.1.4" [nnet_stream/solution1/nnet.cpp:175]
ST_143 : Operation 1475 [1/1] (3.63ns)   --->   "%tmp_V_666 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_143 : Operation 1476 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.8.1.5, label %.preheader58.8.1.6.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 144> : 7.46ns
ST_144 : Operation 1477 [1/2] (2.32ns)   --->   "%pool_buff_val_69_V_2 = load i24* %pool_buff_val_69_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_144 : Operation 1478 [1/1] (2.45ns)   --->   "%tmp_20_8_0_5 = icmp sgt i24 %pool_buff_val_69_V_2, %tmp_V_653" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node storemerge_8_0_5)   --->   "%pool_buff_val_V_load_239 = select i1 %tmp_20_8_0_5, i24 %pool_buff_val_69_V_2, i24 %tmp_V_653" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_144 : Operation 1480 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_8_0_5 = select i1 %tmp_1, i24 %tmp_V_653, i24 %pool_buff_val_V_load_239" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_144 : Operation 1481 [2/2] (2.32ns)   --->   "%pool_buff_val_70_V_2 = load i24* %pool_buff_val_70_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_144 : Operation 1482 [1/1] (0.00ns)   --->   "%gep4977_new = phi i24 [ %tmp_V_664, %.preheader58.8.1.3 ], [ %pool_buff_val_V_load_231, %.preheader58.8.1.4.critedge ]"
ST_144 : Operation 1483 [1/1] (2.45ns)   --->   "%tmp_20_8_1_4 = icmp sgt i24 %storemerge_8_0_4, %tmp_V_666" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1484 [1/1] (1.37ns)   --->   "%tmp_V_667 = select i1 %tmp_20_8_1_4, i24 %storemerge_8_0_4, i24 %tmp_V_666" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_144 : Operation 1485 [1/1] (2.32ns)   --->   "store i24 %tmp_V_667, i24* %pool_buff_val_68_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_144 : Operation 1486 [1/1] (2.32ns)   --->   "store i24 %gep4977_new, i24* %pool_buff_val_67_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_144 : Operation 1487 [1/1] (3.63ns)   --->   "%tmp_V_670 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_144 : Operation 1488 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_667)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_144 : Operation 1489 [1/1] (3.63ns)   --->   "%tmp_V_668 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 145> : 7.46ns
ST_145 : Operation 1490 [1/2] (2.32ns)   --->   "%pool_buff_val_70_V_2 = load i24* %pool_buff_val_70_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_145 : Operation 1491 [1/1] (2.45ns)   --->   "%tmp_20_8_0_6 = icmp sgt i24 %pool_buff_val_70_V_2, %tmp_V_654" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node storemerge_8_0_6)   --->   "%pool_buff_val_V_load_240 = select i1 %tmp_20_8_0_6, i24 %pool_buff_val_70_V_2, i24 %tmp_V_654" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1493 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_8_0_6 = select i1 %tmp_1, i24 %tmp_V_654, i24 %pool_buff_val_V_load_240" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1494 [2/2] (2.32ns)   --->   "%pool_buff_val_71_V_2 = load i24* %pool_buff_val_71_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_145 : Operation 1495 [1/1] (2.45ns)   --->   "%tmp_20_8_1_5_c = icmp sgt i24 %storemerge_8_0_5, %tmp_V_670" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1496 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_232 = select i1 %tmp_20_8_1_5_c, i24 %storemerge_8_0_5, i24 %tmp_V_670" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1497 [1/1] (1.76ns)   --->   "br label %.preheader58.8.1.6"
ST_145 : Operation 1498 [1/1] (2.45ns)   --->   "%tmp_20_8_1_5 = icmp sgt i24 %storemerge_8_0_5, %tmp_V_668" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1499 [1/1] (1.37ns)   --->   "%tmp_V_669 = select i1 %tmp_20_8_1_5, i24 %storemerge_8_0_5, i24 %tmp_V_668" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1500 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_669)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_145 : Operation 1501 [1/1] (1.76ns)   --->   "br label %.preheader58.8.1.6" [nnet_stream/solution1/nnet.cpp:175]
ST_145 : Operation 1502 [1/1] (3.63ns)   --->   "%tmp_V_671 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 146> : 7.46ns
ST_146 : Operation 1503 [1/2] (2.32ns)   --->   "%pool_buff_val_71_V_2 = load i24* %pool_buff_val_71_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_146 : Operation 1504 [1/1] (2.45ns)   --->   "%tmp_20_8_0_7 = icmp sgt i24 %pool_buff_val_71_V_2, %tmp_V_655" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node storemerge_8_0_7)   --->   "%pool_buff_val_V_load_241 = select i1 %tmp_20_8_0_7, i24 %pool_buff_val_71_V_2, i24 %tmp_V_655" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 1506 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_8_0_7 = select i1 %tmp_1, i24 %tmp_V_655, i24 %pool_buff_val_V_load_241" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 1507 [1/1] (0.00ns)   --->   "%gep4751_new = phi i24 [ %tmp_V_669, %.preheader58.8.1.5 ], [ %pool_buff_val_V_load_232, %.preheader58.8.1.6.critedge ]"
ST_146 : Operation 1508 [1/1] (2.45ns)   --->   "%tmp_20_8_1_6 = icmp sgt i24 %storemerge_8_0_6, %tmp_V_671" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1509 [1/1] (1.37ns)   --->   "%tmp_V_672 = select i1 %tmp_20_8_1_6, i24 %storemerge_8_0_6, i24 %tmp_V_671" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 1510 [1/1] (2.32ns)   --->   "store i24 %tmp_V_672, i24* %pool_buff_val_70_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_146 : Operation 1511 [1/1] (2.32ns)   --->   "store i24 %gep4751_new, i24* %pool_buff_val_69_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_146 : Operation 1512 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.8.1.7, label %.preheader59.preheader.9.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_146 : Operation 1513 [1/1] (3.63ns)   --->   "%tmp_V_675 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_146 : Operation 1514 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_672)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_146 : Operation 1515 [1/1] (3.63ns)   --->   "%tmp_V_673 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 147> : 7.46ns
ST_147 : Operation 1516 [1/1] (2.45ns)   --->   "%tmp_20_8_1_7_c = icmp sgt i24 %storemerge_8_0_7, %tmp_V_675" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1517 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_245 = select i1 %tmp_20_8_1_7_c, i24 %storemerge_8_0_7, i24 %tmp_V_675" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 1518 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.9_ifconv"
ST_147 : Operation 1519 [1/1] (2.45ns)   --->   "%tmp_20_8_1_7 = icmp sgt i24 %storemerge_8_0_7, %tmp_V_673" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1520 [1/1] (1.37ns)   --->   "%tmp_V_674 = select i1 %tmp_20_8_1_7, i24 %storemerge_8_0_7, i24 %tmp_V_673" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 1521 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_674)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_147 : Operation 1522 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.9_ifconv" [nnet_stream/solution1/nnet.cpp:175]
ST_147 : Operation 1523 [1/1] (3.63ns)   --->   "%tmp_V_676 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_147 : Operation 1524 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.9.1.1, label %.preheader58.9.1.2.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 148> : 3.63ns
ST_148 : Operation 1525 [1/1] (0.00ns)   --->   "%gep4525_new = phi i24 [ %tmp_V_674, %.preheader58.8.1.7 ], [ %pool_buff_val_V_load_245, %.preheader59.preheader.9.critedge ]"
ST_148 : Operation 1526 [1/1] (2.32ns)   --->   "store i24 %gep4525_new, i24* %pool_buff_val_71_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_148 : Operation 1527 [1/1] (3.63ns)   --->   "%tmp_V_677 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 149> : 3.63ns
ST_149 : Operation 1528 [1/1] (3.63ns)   --->   "%tmp_V_678 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 150> : 3.63ns
ST_150 : Operation 1529 [1/1] (3.63ns)   --->   "%tmp_V_679 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 151> : 3.63ns
ST_151 : Operation 1530 [1/1] (3.63ns)   --->   "%tmp_V_680 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 152> : 3.63ns
ST_152 : Operation 1531 [1/1] (3.63ns)   --->   "%tmp_V_681 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 153> : 3.63ns
ST_153 : Operation 1532 [1/1] (3.63ns)   --->   "%tmp_V_682 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 154> : 3.63ns
ST_154 : Operation 1533 [2/2] (2.32ns)   --->   "%pool_buff_val_72_V_2 = load i24* %pool_buff_val_72_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_154 : Operation 1534 [1/1] (3.63ns)   --->   "%tmp_V_683 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 155> : 6.14ns
ST_155 : Operation 1535 [1/2] (2.32ns)   --->   "%pool_buff_val_72_V_2 = load i24* %pool_buff_val_72_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_155 : Operation 1536 [1/1] (2.45ns)   --->   "%tmp_20_9 = icmp sgt i24 %pool_buff_val_72_V_2, %tmp_V_676" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node storemerge_9)   --->   "%pool_buff_val_V_load_246 = select i1 %tmp_20_9, i24 %pool_buff_val_72_V_2, i24 %tmp_V_676" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_155 : Operation 1538 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_9 = select i1 %tmp_1, i24 %tmp_V_676, i24 %pool_buff_val_V_load_246" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_155 : Operation 1539 [2/2] (2.32ns)   --->   "%pool_buff_val_73_V_2 = load i24* %pool_buff_val_73_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_155 : Operation 1540 [1/1] (3.63ns)   --->   "%tmp_V_684 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 156> : 7.46ns
ST_156 : Operation 1541 [1/2] (2.32ns)   --->   "%pool_buff_val_73_V_2 = load i24* %pool_buff_val_73_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_156 : Operation 1542 [1/1] (2.45ns)   --->   "%tmp_20_9_0_1 = icmp sgt i24 %pool_buff_val_73_V_2, %tmp_V_677" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node storemerge_9_0_1)   --->   "%pool_buff_val_V_load_247 = select i1 %tmp_20_9_0_1, i24 %pool_buff_val_73_V_2, i24 %tmp_V_677" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_156 : Operation 1544 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_9_0_1 = select i1 %tmp_1, i24 %tmp_V_677, i24 %pool_buff_val_V_load_247" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_156 : Operation 1545 [2/2] (2.32ns)   --->   "%pool_buff_val_74_V_2 = load i24* %pool_buff_val_74_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_156 : Operation 1546 [1/1] (2.45ns)   --->   "%tmp_20_9_1 = icmp sgt i24 %storemerge_9, %tmp_V_684" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1547 [1/1] (1.37ns)   --->   "%tmp_V_685 = select i1 %tmp_20_9_1, i24 %storemerge_9, i24 %tmp_V_684" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_156 : Operation 1548 [1/1] (2.32ns)   --->   "store i24 %tmp_V_685, i24* %pool_buff_val_72_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_156 : Operation 1549 [1/1] (3.63ns)   --->   "%tmp_V_688 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_156 : Operation 1550 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_685)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_156 : Operation 1551 [1/1] (3.63ns)   --->   "%tmp_V_686 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 157> : 7.46ns
ST_157 : Operation 1552 [1/2] (2.32ns)   --->   "%pool_buff_val_74_V_2 = load i24* %pool_buff_val_74_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_157 : Operation 1553 [1/1] (2.45ns)   --->   "%tmp_20_9_0_2 = icmp sgt i24 %pool_buff_val_74_V_2, %tmp_V_678" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node storemerge_9_0_2)   --->   "%pool_buff_val_V_load_248 = select i1 %tmp_20_9_0_2, i24 %pool_buff_val_74_V_2, i24 %tmp_V_678" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_157 : Operation 1555 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_9_0_2 = select i1 %tmp_1, i24 %tmp_V_678, i24 %pool_buff_val_V_load_248" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_157 : Operation 1556 [2/2] (2.32ns)   --->   "%pool_buff_val_75_V_2 = load i24* %pool_buff_val_75_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_157 : Operation 1557 [1/1] (2.45ns)   --->   "%tmp_20_9_1_1_c = icmp sgt i24 %storemerge_9_0_1, %tmp_V_688" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1558 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_242 = select i1 %tmp_20_9_1_1_c, i24 %storemerge_9_0_1, i24 %tmp_V_688" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_157 : Operation 1559 [1/1] (1.76ns)   --->   "br label %.preheader58.9.1.2"
ST_157 : Operation 1560 [1/1] (2.45ns)   --->   "%tmp_20_9_1_1 = icmp sgt i24 %storemerge_9_0_1, %tmp_V_686" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1561 [1/1] (1.37ns)   --->   "%tmp_V_687 = select i1 %tmp_20_9_1_1, i24 %storemerge_9_0_1, i24 %tmp_V_686" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_157 : Operation 1562 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_687)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_157 : Operation 1563 [1/1] (1.76ns)   --->   "br label %.preheader58.9.1.2" [nnet_stream/solution1/nnet.cpp:175]
ST_157 : Operation 1564 [1/1] (3.63ns)   --->   "%tmp_V_689 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_157 : Operation 1565 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.9.1.3, label %.preheader58.9.1.4.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 158> : 7.46ns
ST_158 : Operation 1566 [1/2] (2.32ns)   --->   "%pool_buff_val_75_V_2 = load i24* %pool_buff_val_75_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_158 : Operation 1567 [1/1] (2.45ns)   --->   "%tmp_20_9_0_3 = icmp sgt i24 %pool_buff_val_75_V_2, %tmp_V_679" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node storemerge_9_0_3)   --->   "%pool_buff_val_V_load_249 = select i1 %tmp_20_9_0_3, i24 %pool_buff_val_75_V_2, i24 %tmp_V_679" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_158 : Operation 1569 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_9_0_3 = select i1 %tmp_1, i24 %tmp_V_679, i24 %pool_buff_val_V_load_249" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_158 : Operation 1570 [2/2] (2.32ns)   --->   "%pool_buff_val_76_V_2 = load i24* %pool_buff_val_76_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_158 : Operation 1571 [1/1] (0.00ns)   --->   "%gep4299_new = phi i24 [ %tmp_V_687, %.preheader58.9.1.1 ], [ %pool_buff_val_V_load_242, %.preheader58.9.1.2.critedge ]"
ST_158 : Operation 1572 [1/1] (2.45ns)   --->   "%tmp_20_9_1_2 = icmp sgt i24 %storemerge_9_0_2, %tmp_V_689" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1573 [1/1] (1.37ns)   --->   "%tmp_V_690 = select i1 %tmp_20_9_1_2, i24 %storemerge_9_0_2, i24 %tmp_V_689" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_158 : Operation 1574 [1/1] (2.32ns)   --->   "store i24 %tmp_V_690, i24* %pool_buff_val_74_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_158 : Operation 1575 [1/1] (2.32ns)   --->   "store i24 %gep4299_new, i24* %pool_buff_val_73_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_158 : Operation 1576 [1/1] (3.63ns)   --->   "%tmp_V_693 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_158 : Operation 1577 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_690)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_158 : Operation 1578 [1/1] (3.63ns)   --->   "%tmp_V_691 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 159> : 7.46ns
ST_159 : Operation 1579 [1/2] (2.32ns)   --->   "%pool_buff_val_76_V_2 = load i24* %pool_buff_val_76_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_159 : Operation 1580 [1/1] (2.45ns)   --->   "%tmp_20_9_0_4 = icmp sgt i24 %pool_buff_val_76_V_2, %tmp_V_680" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node storemerge_9_0_4)   --->   "%pool_buff_val_V_load_250 = select i1 %tmp_20_9_0_4, i24 %pool_buff_val_76_V_2, i24 %tmp_V_680" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_159 : Operation 1582 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_9_0_4 = select i1 %tmp_1, i24 %tmp_V_680, i24 %pool_buff_val_V_load_250" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_159 : Operation 1583 [2/2] (2.32ns)   --->   "%pool_buff_val_77_V_2 = load i24* %pool_buff_val_77_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_159 : Operation 1584 [1/1] (2.45ns)   --->   "%tmp_20_9_1_3_c = icmp sgt i24 %storemerge_9_0_3, %tmp_V_693" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1585 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_243 = select i1 %tmp_20_9_1_3_c, i24 %storemerge_9_0_3, i24 %tmp_V_693" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_159 : Operation 1586 [1/1] (1.76ns)   --->   "br label %.preheader58.9.1.4"
ST_159 : Operation 1587 [1/1] (2.45ns)   --->   "%tmp_20_9_1_3 = icmp sgt i24 %storemerge_9_0_3, %tmp_V_691" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1588 [1/1] (1.37ns)   --->   "%tmp_V_692 = select i1 %tmp_20_9_1_3, i24 %storemerge_9_0_3, i24 %tmp_V_691" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_159 : Operation 1589 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_692)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_159 : Operation 1590 [1/1] (1.76ns)   --->   "br label %.preheader58.9.1.4" [nnet_stream/solution1/nnet.cpp:175]
ST_159 : Operation 1591 [1/1] (3.63ns)   --->   "%tmp_V_694 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 160> : 7.46ns
ST_160 : Operation 1592 [1/2] (2.32ns)   --->   "%pool_buff_val_77_V_2 = load i24* %pool_buff_val_77_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_160 : Operation 1593 [1/1] (2.45ns)   --->   "%tmp_20_9_0_5 = icmp sgt i24 %pool_buff_val_77_V_2, %tmp_V_681" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node storemerge_9_0_5)   --->   "%pool_buff_val_V_load_251 = select i1 %tmp_20_9_0_5, i24 %pool_buff_val_77_V_2, i24 %tmp_V_681" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_160 : Operation 1595 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_9_0_5 = select i1 %tmp_1, i24 %tmp_V_681, i24 %pool_buff_val_V_load_251" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_160 : Operation 1596 [2/2] (2.32ns)   --->   "%pool_buff_val_78_V_2 = load i24* %pool_buff_val_78_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_160 : Operation 1597 [1/1] (0.00ns)   --->   "%gep4073_new = phi i24 [ %tmp_V_692, %.preheader58.9.1.3 ], [ %pool_buff_val_V_load_243, %.preheader58.9.1.4.critedge ]"
ST_160 : Operation 1598 [1/1] (2.45ns)   --->   "%tmp_20_9_1_4 = icmp sgt i24 %storemerge_9_0_4, %tmp_V_694" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1599 [1/1] (1.37ns)   --->   "%tmp_V_695 = select i1 %tmp_20_9_1_4, i24 %storemerge_9_0_4, i24 %tmp_V_694" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_160 : Operation 1600 [1/1] (2.32ns)   --->   "store i24 %tmp_V_695, i24* %pool_buff_val_76_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_160 : Operation 1601 [1/1] (2.32ns)   --->   "store i24 %gep4073_new, i24* %pool_buff_val_75_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_160 : Operation 1602 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.9.1.5, label %.preheader58.9.1.6.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_160 : Operation 1603 [1/1] (3.63ns)   --->   "%tmp_V_698 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_160 : Operation 1604 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_695)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_160 : Operation 1605 [1/1] (3.63ns)   --->   "%tmp_V_696 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 161> : 7.46ns
ST_161 : Operation 1606 [1/2] (2.32ns)   --->   "%pool_buff_val_78_V_2 = load i24* %pool_buff_val_78_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_161 : Operation 1607 [1/1] (2.45ns)   --->   "%tmp_20_9_0_6 = icmp sgt i24 %pool_buff_val_78_V_2, %tmp_V_682" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node storemerge_9_0_6)   --->   "%pool_buff_val_V_load_252 = select i1 %tmp_20_9_0_6, i24 %pool_buff_val_78_V_2, i24 %tmp_V_682" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_161 : Operation 1609 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_9_0_6 = select i1 %tmp_1, i24 %tmp_V_682, i24 %pool_buff_val_V_load_252" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_161 : Operation 1610 [2/2] (2.32ns)   --->   "%pool_buff_val_79_V_2 = load i24* %pool_buff_val_79_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_161 : Operation 1611 [1/1] (2.45ns)   --->   "%tmp_20_9_1_5_c = icmp sgt i24 %storemerge_9_0_5, %tmp_V_698" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1612 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_244 = select i1 %tmp_20_9_1_5_c, i24 %storemerge_9_0_5, i24 %tmp_V_698" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_161 : Operation 1613 [1/1] (1.76ns)   --->   "br label %.preheader58.9.1.6"
ST_161 : Operation 1614 [1/1] (2.45ns)   --->   "%tmp_20_9_1_5 = icmp sgt i24 %storemerge_9_0_5, %tmp_V_696" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1615 [1/1] (1.37ns)   --->   "%tmp_V_697 = select i1 %tmp_20_9_1_5, i24 %storemerge_9_0_5, i24 %tmp_V_696" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_161 : Operation 1616 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_697)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_161 : Operation 1617 [1/1] (1.76ns)   --->   "br label %.preheader58.9.1.6" [nnet_stream/solution1/nnet.cpp:175]
ST_161 : Operation 1618 [1/1] (3.63ns)   --->   "%tmp_V_699 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_161 : Operation 1619 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.9.1.7, label %.preheader59.preheader.10.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 162> : 7.46ns
ST_162 : Operation 1620 [1/2] (2.32ns)   --->   "%pool_buff_val_79_V_2 = load i24* %pool_buff_val_79_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_162 : Operation 1621 [1/1] (2.45ns)   --->   "%tmp_20_9_0_7 = icmp sgt i24 %pool_buff_val_79_V_2, %tmp_V_683" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node storemerge_9_0_7)   --->   "%pool_buff_val_V_load_253 = select i1 %tmp_20_9_0_7, i24 %pool_buff_val_79_V_2, i24 %tmp_V_683" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 1623 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_9_0_7 = select i1 %tmp_1, i24 %tmp_V_683, i24 %pool_buff_val_V_load_253" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 1624 [1/1] (0.00ns)   --->   "%gep3847_new = phi i24 [ %tmp_V_697, %.preheader58.9.1.5 ], [ %pool_buff_val_V_load_244, %.preheader58.9.1.6.critedge ]"
ST_162 : Operation 1625 [1/1] (2.45ns)   --->   "%tmp_20_9_1_6 = icmp sgt i24 %storemerge_9_0_6, %tmp_V_699" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1626 [1/1] (1.37ns)   --->   "%tmp_V_700 = select i1 %tmp_20_9_1_6, i24 %storemerge_9_0_6, i24 %tmp_V_699" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 1627 [1/1] (2.32ns)   --->   "store i24 %tmp_V_700, i24* %pool_buff_val_78_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_162 : Operation 1628 [1/1] (2.32ns)   --->   "store i24 %gep3847_new, i24* %pool_buff_val_77_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_162 : Operation 1629 [1/1] (3.63ns)   --->   "%tmp_V_703 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_162 : Operation 1630 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_700)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_162 : Operation 1631 [1/1] (3.63ns)   --->   "%tmp_V_701 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 163> : 7.46ns
ST_163 : Operation 1632 [1/1] (2.45ns)   --->   "%tmp_20_9_1_7_c = icmp sgt i24 %storemerge_9_0_7, %tmp_V_703" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1633 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_257 = select i1 %tmp_20_9_1_7_c, i24 %storemerge_9_0_7, i24 %tmp_V_703" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 1634 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.10_ifconv"
ST_163 : Operation 1635 [1/1] (2.45ns)   --->   "%tmp_20_9_1_7 = icmp sgt i24 %storemerge_9_0_7, %tmp_V_701" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1636 [1/1] (1.37ns)   --->   "%tmp_V_702 = select i1 %tmp_20_9_1_7, i24 %storemerge_9_0_7, i24 %tmp_V_701" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 1637 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_702)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_163 : Operation 1638 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.10_ifconv" [nnet_stream/solution1/nnet.cpp:175]
ST_163 : Operation 1639 [1/1] (3.63ns)   --->   "%tmp_V_704 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_163 : Operation 1640 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.10.1.1, label %.preheader58.10.1.2.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 164> : 3.63ns
ST_164 : Operation 1641 [1/1] (0.00ns)   --->   "%gep3621_new = phi i24 [ %tmp_V_702, %.preheader58.9.1.7 ], [ %pool_buff_val_V_load_257, %.preheader59.preheader.10.critedge ]"
ST_164 : Operation 1642 [1/1] (2.32ns)   --->   "store i24 %gep3621_new, i24* %pool_buff_val_79_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_164 : Operation 1643 [1/1] (3.63ns)   --->   "%tmp_V_705 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 165> : 3.63ns
ST_165 : Operation 1644 [1/1] (3.63ns)   --->   "%tmp_V_706 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 166> : 3.63ns
ST_166 : Operation 1645 [1/1] (3.63ns)   --->   "%tmp_V_707 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 167> : 3.63ns
ST_167 : Operation 1646 [1/1] (3.63ns)   --->   "%tmp_V_708 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 168> : 3.63ns
ST_168 : Operation 1647 [1/1] (3.63ns)   --->   "%tmp_V_709 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 169> : 3.63ns
ST_169 : Operation 1648 [1/1] (3.63ns)   --->   "%tmp_V_710 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 170> : 3.63ns
ST_170 : Operation 1649 [2/2] (2.32ns)   --->   "%pool_buff_val_80_V_2 = load i24* %pool_buff_val_80_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_170 : Operation 1650 [1/1] (3.63ns)   --->   "%tmp_V_711 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 171> : 6.14ns
ST_171 : Operation 1651 [1/2] (2.32ns)   --->   "%pool_buff_val_80_V_2 = load i24* %pool_buff_val_80_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_171 : Operation 1652 [1/1] (2.45ns)   --->   "%tmp_20_s = icmp sgt i24 %pool_buff_val_80_V_2, %tmp_V_704" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node storemerge_s)   --->   "%pool_buff_val_V_load_258 = select i1 %tmp_20_s, i24 %pool_buff_val_80_V_2, i24 %tmp_V_704" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1654 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_s = select i1 %tmp_1, i24 %tmp_V_704, i24 %pool_buff_val_V_load_258" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1655 [2/2] (2.32ns)   --->   "%pool_buff_val_81_V_2 = load i24* %pool_buff_val_81_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_171 : Operation 1656 [1/1] (3.63ns)   --->   "%tmp_V_712 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 172> : 7.46ns
ST_172 : Operation 1657 [1/2] (2.32ns)   --->   "%pool_buff_val_81_V_2 = load i24* %pool_buff_val_81_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_172 : Operation 1658 [1/1] (2.45ns)   --->   "%tmp_20_10_0_1 = icmp sgt i24 %pool_buff_val_81_V_2, %tmp_V_705" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node storemerge_10_0_1)   --->   "%pool_buff_val_V_load_259 = select i1 %tmp_20_10_0_1, i24 %pool_buff_val_81_V_2, i24 %tmp_V_705" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_172 : Operation 1660 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_10_0_1 = select i1 %tmp_1, i24 %tmp_V_705, i24 %pool_buff_val_V_load_259" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_172 : Operation 1661 [2/2] (2.32ns)   --->   "%pool_buff_val_82_V_2 = load i24* %pool_buff_val_82_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_172 : Operation 1662 [1/1] (2.45ns)   --->   "%tmp_20_10_1 = icmp sgt i24 %storemerge_s, %tmp_V_712" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1663 [1/1] (1.37ns)   --->   "%tmp_V_713 = select i1 %tmp_20_10_1, i24 %storemerge_s, i24 %tmp_V_712" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_172 : Operation 1664 [1/1] (2.32ns)   --->   "store i24 %tmp_V_713, i24* %pool_buff_val_80_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_172 : Operation 1665 [1/1] (3.63ns)   --->   "%tmp_V_716 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_172 : Operation 1666 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_713)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_172 : Operation 1667 [1/1] (3.63ns)   --->   "%tmp_V_714 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 173> : 7.46ns
ST_173 : Operation 1668 [1/2] (2.32ns)   --->   "%pool_buff_val_82_V_2 = load i24* %pool_buff_val_82_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_173 : Operation 1669 [1/1] (2.45ns)   --->   "%tmp_20_10_0_2 = icmp sgt i24 %pool_buff_val_82_V_2, %tmp_V_706" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node storemerge_10_0_2)   --->   "%pool_buff_val_V_load_260 = select i1 %tmp_20_10_0_2, i24 %pool_buff_val_82_V_2, i24 %tmp_V_706" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_173 : Operation 1671 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_10_0_2 = select i1 %tmp_1, i24 %tmp_V_706, i24 %pool_buff_val_V_load_260" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_173 : Operation 1672 [2/2] (2.32ns)   --->   "%pool_buff_val_83_V_2 = load i24* %pool_buff_val_83_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_173 : Operation 1673 [1/1] (2.45ns)   --->   "%tmp_20_10_1_1_c = icmp sgt i24 %storemerge_10_0_1, %tmp_V_716" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1674 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_254 = select i1 %tmp_20_10_1_1_c, i24 %storemerge_10_0_1, i24 %tmp_V_716" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_173 : Operation 1675 [1/1] (1.76ns)   --->   "br label %.preheader58.10.1.2"
ST_173 : Operation 1676 [1/1] (2.45ns)   --->   "%tmp_20_10_1_1 = icmp sgt i24 %storemerge_10_0_1, %tmp_V_714" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1677 [1/1] (1.37ns)   --->   "%tmp_V_715 = select i1 %tmp_20_10_1_1, i24 %storemerge_10_0_1, i24 %tmp_V_714" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_173 : Operation 1678 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_715)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_173 : Operation 1679 [1/1] (1.76ns)   --->   "br label %.preheader58.10.1.2" [nnet_stream/solution1/nnet.cpp:175]
ST_173 : Operation 1680 [1/1] (3.63ns)   --->   "%tmp_V_717 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 174> : 7.46ns
ST_174 : Operation 1681 [1/2] (2.32ns)   --->   "%pool_buff_val_83_V_2 = load i24* %pool_buff_val_83_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_174 : Operation 1682 [1/1] (2.45ns)   --->   "%tmp_20_10_0_3 = icmp sgt i24 %pool_buff_val_83_V_2, %tmp_V_707" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node storemerge_10_0_3)   --->   "%pool_buff_val_V_load_261 = select i1 %tmp_20_10_0_3, i24 %pool_buff_val_83_V_2, i24 %tmp_V_707" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_174 : Operation 1684 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_10_0_3 = select i1 %tmp_1, i24 %tmp_V_707, i24 %pool_buff_val_V_load_261" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_174 : Operation 1685 [2/2] (2.32ns)   --->   "%pool_buff_val_84_V_2 = load i24* %pool_buff_val_84_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_174 : Operation 1686 [1/1] (0.00ns)   --->   "%gep3395_new = phi i24 [ %tmp_V_715, %.preheader58.10.1.1 ], [ %pool_buff_val_V_load_254, %.preheader58.10.1.2.critedge ]"
ST_174 : Operation 1687 [1/1] (2.45ns)   --->   "%tmp_20_10_1_2 = icmp sgt i24 %storemerge_10_0_2, %tmp_V_717" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1688 [1/1] (1.37ns)   --->   "%tmp_V_718 = select i1 %tmp_20_10_1_2, i24 %storemerge_10_0_2, i24 %tmp_V_717" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_174 : Operation 1689 [1/1] (2.32ns)   --->   "store i24 %tmp_V_718, i24* %pool_buff_val_82_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_174 : Operation 1690 [1/1] (2.32ns)   --->   "store i24 %gep3395_new, i24* %pool_buff_val_81_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_174 : Operation 1691 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.10.1.3, label %.preheader58.10.1.4.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_174 : Operation 1692 [1/1] (3.63ns)   --->   "%tmp_V_721 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_174 : Operation 1693 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_718)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_174 : Operation 1694 [1/1] (3.63ns)   --->   "%tmp_V_719 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 175> : 7.46ns
ST_175 : Operation 1695 [1/2] (2.32ns)   --->   "%pool_buff_val_84_V_2 = load i24* %pool_buff_val_84_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_175 : Operation 1696 [1/1] (2.45ns)   --->   "%tmp_20_10_0_4 = icmp sgt i24 %pool_buff_val_84_V_2, %tmp_V_708" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node storemerge_10_0_4)   --->   "%pool_buff_val_V_load_262 = select i1 %tmp_20_10_0_4, i24 %pool_buff_val_84_V_2, i24 %tmp_V_708" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_175 : Operation 1698 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_10_0_4 = select i1 %tmp_1, i24 %tmp_V_708, i24 %pool_buff_val_V_load_262" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_175 : Operation 1699 [2/2] (2.32ns)   --->   "%pool_buff_val_85_V_2 = load i24* %pool_buff_val_85_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_175 : Operation 1700 [1/1] (2.45ns)   --->   "%tmp_20_10_1_3_c = icmp sgt i24 %storemerge_10_0_3, %tmp_V_721" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1701 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_255 = select i1 %tmp_20_10_1_3_c, i24 %storemerge_10_0_3, i24 %tmp_V_721" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_175 : Operation 1702 [1/1] (1.76ns)   --->   "br label %.preheader58.10.1.4"
ST_175 : Operation 1703 [1/1] (2.45ns)   --->   "%tmp_20_10_1_3 = icmp sgt i24 %storemerge_10_0_3, %tmp_V_719" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1704 [1/1] (1.37ns)   --->   "%tmp_V_720 = select i1 %tmp_20_10_1_3, i24 %storemerge_10_0_3, i24 %tmp_V_719" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_175 : Operation 1705 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_720)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_175 : Operation 1706 [1/1] (1.76ns)   --->   "br label %.preheader58.10.1.4" [nnet_stream/solution1/nnet.cpp:175]
ST_175 : Operation 1707 [1/1] (3.63ns)   --->   "%tmp_V_722 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 176> : 7.46ns
ST_176 : Operation 1708 [1/2] (2.32ns)   --->   "%pool_buff_val_85_V_2 = load i24* %pool_buff_val_85_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_176 : Operation 1709 [1/1] (2.45ns)   --->   "%tmp_20_10_0_5 = icmp sgt i24 %pool_buff_val_85_V_2, %tmp_V_709" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node storemerge_10_0_5)   --->   "%pool_buff_val_V_load_263 = select i1 %tmp_20_10_0_5, i24 %pool_buff_val_85_V_2, i24 %tmp_V_709" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 1711 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_10_0_5 = select i1 %tmp_1, i24 %tmp_V_709, i24 %pool_buff_val_V_load_263" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 1712 [2/2] (2.32ns)   --->   "%pool_buff_val_86_V_2 = load i24* %pool_buff_val_86_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_176 : Operation 1713 [1/1] (0.00ns)   --->   "%gep3169_new = phi i24 [ %tmp_V_720, %.preheader58.10.1.3 ], [ %pool_buff_val_V_load_255, %.preheader58.10.1.4.critedge ]"
ST_176 : Operation 1714 [1/1] (2.45ns)   --->   "%tmp_20_10_1_4 = icmp sgt i24 %storemerge_10_0_4, %tmp_V_722" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1715 [1/1] (1.37ns)   --->   "%tmp_V_723 = select i1 %tmp_20_10_1_4, i24 %storemerge_10_0_4, i24 %tmp_V_722" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 1716 [1/1] (2.32ns)   --->   "store i24 %tmp_V_723, i24* %pool_buff_val_84_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_176 : Operation 1717 [1/1] (2.32ns)   --->   "store i24 %gep3169_new, i24* %pool_buff_val_83_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_176 : Operation 1718 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.10.1.5, label %.preheader58.10.1.6.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_176 : Operation 1719 [1/1] (3.63ns)   --->   "%tmp_V_726 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_176 : Operation 1720 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_723)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_176 : Operation 1721 [1/1] (3.63ns)   --->   "%tmp_V_724 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 177> : 7.46ns
ST_177 : Operation 1722 [1/2] (2.32ns)   --->   "%pool_buff_val_86_V_2 = load i24* %pool_buff_val_86_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_177 : Operation 1723 [1/1] (2.45ns)   --->   "%tmp_20_10_0_6 = icmp sgt i24 %pool_buff_val_86_V_2, %tmp_V_710" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node storemerge_10_0_6)   --->   "%pool_buff_val_V_load_264 = select i1 %tmp_20_10_0_6, i24 %pool_buff_val_86_V_2, i24 %tmp_V_710" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 1725 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_10_0_6 = select i1 %tmp_1, i24 %tmp_V_710, i24 %pool_buff_val_V_load_264" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 1726 [2/2] (2.32ns)   --->   "%pool_buff_val_87_V_2 = load i24* %pool_buff_val_87_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_177 : Operation 1727 [1/1] (2.45ns)   --->   "%tmp_20_10_1_5_c = icmp sgt i24 %storemerge_10_0_5, %tmp_V_726" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1728 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_256 = select i1 %tmp_20_10_1_5_c, i24 %storemerge_10_0_5, i24 %tmp_V_726" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 1729 [1/1] (1.76ns)   --->   "br label %.preheader58.10.1.6"
ST_177 : Operation 1730 [1/1] (2.45ns)   --->   "%tmp_20_10_1_5 = icmp sgt i24 %storemerge_10_0_5, %tmp_V_724" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1731 [1/1] (1.37ns)   --->   "%tmp_V_725 = select i1 %tmp_20_10_1_5, i24 %storemerge_10_0_5, i24 %tmp_V_724" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 1732 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_725)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_177 : Operation 1733 [1/1] (1.76ns)   --->   "br label %.preheader58.10.1.6" [nnet_stream/solution1/nnet.cpp:175]
ST_177 : Operation 1734 [1/1] (3.63ns)   --->   "%tmp_V_727 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 178> : 7.46ns
ST_178 : Operation 1735 [1/2] (2.32ns)   --->   "%pool_buff_val_87_V_2 = load i24* %pool_buff_val_87_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_178 : Operation 1736 [1/1] (2.45ns)   --->   "%tmp_20_10_0_7 = icmp sgt i24 %pool_buff_val_87_V_2, %tmp_V_711" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node storemerge_10_0_7)   --->   "%pool_buff_val_V_load_265 = select i1 %tmp_20_10_0_7, i24 %pool_buff_val_87_V_2, i24 %tmp_V_711" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 1738 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_10_0_7 = select i1 %tmp_1, i24 %tmp_V_711, i24 %pool_buff_val_V_load_265" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 1739 [1/1] (0.00ns)   --->   "%gep2943_new = phi i24 [ %tmp_V_725, %.preheader58.10.1.5 ], [ %pool_buff_val_V_load_256, %.preheader58.10.1.6.critedge ]"
ST_178 : Operation 1740 [1/1] (2.45ns)   --->   "%tmp_20_10_1_6 = icmp sgt i24 %storemerge_10_0_6, %tmp_V_727" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1741 [1/1] (1.37ns)   --->   "%tmp_V_728 = select i1 %tmp_20_10_1_6, i24 %storemerge_10_0_6, i24 %tmp_V_727" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 1742 [1/1] (2.32ns)   --->   "store i24 %tmp_V_728, i24* %pool_buff_val_86_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_178 : Operation 1743 [1/1] (2.32ns)   --->   "store i24 %gep2943_new, i24* %pool_buff_val_85_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_178 : Operation 1744 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.10.1.7, label %.preheader59.preheader.11.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_178 : Operation 1745 [1/1] (3.63ns)   --->   "%tmp_V_731 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_178 : Operation 1746 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_728)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_178 : Operation 1747 [1/1] (3.63ns)   --->   "%tmp_V_729 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 179> : 7.46ns
ST_179 : Operation 1748 [1/1] (2.45ns)   --->   "%tmp_20_10_1_7_c = icmp sgt i24 %storemerge_10_0_7, %tmp_V_731" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1749 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_269 = select i1 %tmp_20_10_1_7_c, i24 %storemerge_10_0_7, i24 %tmp_V_731" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_179 : Operation 1750 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.11_ifconv"
ST_179 : Operation 1751 [1/1] (2.45ns)   --->   "%tmp_20_10_1_7 = icmp sgt i24 %storemerge_10_0_7, %tmp_V_729" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1752 [1/1] (1.37ns)   --->   "%tmp_V_730 = select i1 %tmp_20_10_1_7, i24 %storemerge_10_0_7, i24 %tmp_V_729" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_179 : Operation 1753 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_730)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_179 : Operation 1754 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.11_ifconv" [nnet_stream/solution1/nnet.cpp:175]
ST_179 : Operation 1755 [1/1] (3.63ns)   --->   "%tmp_V_732 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_179 : Operation 1756 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.11.1.1, label %.preheader58.11.1.2.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 180> : 3.63ns
ST_180 : Operation 1757 [1/1] (0.00ns)   --->   "%gep2717_new = phi i24 [ %tmp_V_730, %.preheader58.10.1.7 ], [ %pool_buff_val_V_load_269, %.preheader59.preheader.11.critedge ]"
ST_180 : Operation 1758 [1/1] (2.32ns)   --->   "store i24 %gep2717_new, i24* %pool_buff_val_87_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_180 : Operation 1759 [1/1] (3.63ns)   --->   "%tmp_V_733 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 181> : 3.63ns
ST_181 : Operation 1760 [1/1] (3.63ns)   --->   "%tmp_V_734 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 182> : 3.63ns
ST_182 : Operation 1761 [1/1] (3.63ns)   --->   "%tmp_V_735 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 183> : 3.63ns
ST_183 : Operation 1762 [1/1] (3.63ns)   --->   "%tmp_V_736 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 184> : 3.63ns
ST_184 : Operation 1763 [1/1] (3.63ns)   --->   "%tmp_V_737 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 185> : 3.63ns
ST_185 : Operation 1764 [1/1] (3.63ns)   --->   "%tmp_V_738 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 186> : 3.63ns
ST_186 : Operation 1765 [2/2] (2.32ns)   --->   "%pool_buff_val_88_V_2 = load i24* %pool_buff_val_88_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_186 : Operation 1766 [1/1] (3.63ns)   --->   "%tmp_V_739 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 187> : 6.14ns
ST_187 : Operation 1767 [1/2] (2.32ns)   --->   "%pool_buff_val_88_V_2 = load i24* %pool_buff_val_88_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_187 : Operation 1768 [1/1] (2.45ns)   --->   "%tmp_20_10 = icmp sgt i24 %pool_buff_val_88_V_2, %tmp_V_732" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node storemerge_10)   --->   "%pool_buff_val_V_load_270 = select i1 %tmp_20_10, i24 %pool_buff_val_88_V_2, i24 %tmp_V_732" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 1770 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_10 = select i1 %tmp_1, i24 %tmp_V_732, i24 %pool_buff_val_V_load_270" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 1771 [2/2] (2.32ns)   --->   "%pool_buff_val_89_V_2 = load i24* %pool_buff_val_89_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_187 : Operation 1772 [1/1] (3.63ns)   --->   "%tmp_V_740 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 188> : 7.46ns
ST_188 : Operation 1773 [1/2] (2.32ns)   --->   "%pool_buff_val_89_V_2 = load i24* %pool_buff_val_89_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_188 : Operation 1774 [1/1] (2.45ns)   --->   "%tmp_20_11_0_1 = icmp sgt i24 %pool_buff_val_89_V_2, %tmp_V_733" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node storemerge_11_0_1)   --->   "%pool_buff_val_V_load_271 = select i1 %tmp_20_11_0_1, i24 %pool_buff_val_89_V_2, i24 %tmp_V_733" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_188 : Operation 1776 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_11_0_1 = select i1 %tmp_1, i24 %tmp_V_733, i24 %pool_buff_val_V_load_271" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_188 : Operation 1777 [2/2] (2.32ns)   --->   "%pool_buff_val_90_V_2 = load i24* %pool_buff_val_90_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_188 : Operation 1778 [1/1] (2.45ns)   --->   "%tmp_20_11_1 = icmp sgt i24 %storemerge_10, %tmp_V_740" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1779 [1/1] (1.37ns)   --->   "%tmp_V_741 = select i1 %tmp_20_11_1, i24 %storemerge_10, i24 %tmp_V_740" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_188 : Operation 1780 [1/1] (2.32ns)   --->   "store i24 %tmp_V_741, i24* %pool_buff_val_88_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_188 : Operation 1781 [1/1] (3.63ns)   --->   "%tmp_V_744 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_188 : Operation 1782 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_741)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_188 : Operation 1783 [1/1] (3.63ns)   --->   "%tmp_V_742 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 189> : 7.46ns
ST_189 : Operation 1784 [1/2] (2.32ns)   --->   "%pool_buff_val_90_V_2 = load i24* %pool_buff_val_90_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_189 : Operation 1785 [1/1] (2.45ns)   --->   "%tmp_20_11_0_2 = icmp sgt i24 %pool_buff_val_90_V_2, %tmp_V_734" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node storemerge_11_0_2)   --->   "%pool_buff_val_V_load_272 = select i1 %tmp_20_11_0_2, i24 %pool_buff_val_90_V_2, i24 %tmp_V_734" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_189 : Operation 1787 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_11_0_2 = select i1 %tmp_1, i24 %tmp_V_734, i24 %pool_buff_val_V_load_272" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_189 : Operation 1788 [2/2] (2.32ns)   --->   "%pool_buff_val_91_V_2 = load i24* %pool_buff_val_91_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_189 : Operation 1789 [1/1] (2.45ns)   --->   "%tmp_20_11_1_1_c = icmp sgt i24 %storemerge_11_0_1, %tmp_V_744" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1790 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_266 = select i1 %tmp_20_11_1_1_c, i24 %storemerge_11_0_1, i24 %tmp_V_744" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_189 : Operation 1791 [1/1] (1.76ns)   --->   "br label %.preheader58.11.1.2"
ST_189 : Operation 1792 [1/1] (2.45ns)   --->   "%tmp_20_11_1_1 = icmp sgt i24 %storemerge_11_0_1, %tmp_V_742" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1793 [1/1] (1.37ns)   --->   "%tmp_V_743 = select i1 %tmp_20_11_1_1, i24 %storemerge_11_0_1, i24 %tmp_V_742" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_189 : Operation 1794 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_743)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_189 : Operation 1795 [1/1] (1.76ns)   --->   "br label %.preheader58.11.1.2" [nnet_stream/solution1/nnet.cpp:175]
ST_189 : Operation 1796 [1/1] (3.63ns)   --->   "%tmp_V_745 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 190> : 7.46ns
ST_190 : Operation 1797 [1/2] (2.32ns)   --->   "%pool_buff_val_91_V_2 = load i24* %pool_buff_val_91_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_190 : Operation 1798 [1/1] (2.45ns)   --->   "%tmp_20_11_0_3 = icmp sgt i24 %pool_buff_val_91_V_2, %tmp_V_735" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node storemerge_11_0_3)   --->   "%pool_buff_val_V_load_273 = select i1 %tmp_20_11_0_3, i24 %pool_buff_val_91_V_2, i24 %tmp_V_735" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_190 : Operation 1800 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_11_0_3 = select i1 %tmp_1, i24 %tmp_V_735, i24 %pool_buff_val_V_load_273" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_190 : Operation 1801 [2/2] (2.32ns)   --->   "%pool_buff_val_92_V_2 = load i24* %pool_buff_val_92_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_190 : Operation 1802 [1/1] (0.00ns)   --->   "%gep2491_new = phi i24 [ %tmp_V_743, %.preheader58.11.1.1 ], [ %pool_buff_val_V_load_266, %.preheader58.11.1.2.critedge ]"
ST_190 : Operation 1803 [1/1] (2.45ns)   --->   "%tmp_20_11_1_2 = icmp sgt i24 %storemerge_11_0_2, %tmp_V_745" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1804 [1/1] (1.37ns)   --->   "%tmp_V_746 = select i1 %tmp_20_11_1_2, i24 %storemerge_11_0_2, i24 %tmp_V_745" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_190 : Operation 1805 [1/1] (2.32ns)   --->   "store i24 %tmp_V_746, i24* %pool_buff_val_90_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_190 : Operation 1806 [1/1] (2.32ns)   --->   "store i24 %gep2491_new, i24* %pool_buff_val_89_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_190 : Operation 1807 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.11.1.3, label %.preheader58.11.1.4.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_190 : Operation 1808 [1/1] (3.63ns)   --->   "%tmp_V_749 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_190 : Operation 1809 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_746)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_190 : Operation 1810 [1/1] (3.63ns)   --->   "%tmp_V_747 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 191> : 7.46ns
ST_191 : Operation 1811 [1/2] (2.32ns)   --->   "%pool_buff_val_92_V_2 = load i24* %pool_buff_val_92_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_191 : Operation 1812 [1/1] (2.45ns)   --->   "%tmp_20_11_0_4 = icmp sgt i24 %pool_buff_val_92_V_2, %tmp_V_736" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node storemerge_11_0_4)   --->   "%pool_buff_val_V_load_274 = select i1 %tmp_20_11_0_4, i24 %pool_buff_val_92_V_2, i24 %tmp_V_736" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_191 : Operation 1814 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_11_0_4 = select i1 %tmp_1, i24 %tmp_V_736, i24 %pool_buff_val_V_load_274" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_191 : Operation 1815 [2/2] (2.32ns)   --->   "%pool_buff_val_93_V_2 = load i24* %pool_buff_val_93_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_191 : Operation 1816 [1/1] (2.45ns)   --->   "%tmp_20_11_1_3_c = icmp sgt i24 %storemerge_11_0_3, %tmp_V_749" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1817 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_267 = select i1 %tmp_20_11_1_3_c, i24 %storemerge_11_0_3, i24 %tmp_V_749" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_191 : Operation 1818 [1/1] (1.76ns)   --->   "br label %.preheader58.11.1.4"
ST_191 : Operation 1819 [1/1] (2.45ns)   --->   "%tmp_20_11_1_3 = icmp sgt i24 %storemerge_11_0_3, %tmp_V_747" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1820 [1/1] (1.37ns)   --->   "%tmp_V_748 = select i1 %tmp_20_11_1_3, i24 %storemerge_11_0_3, i24 %tmp_V_747" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_191 : Operation 1821 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_748)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_191 : Operation 1822 [1/1] (1.76ns)   --->   "br label %.preheader58.11.1.4" [nnet_stream/solution1/nnet.cpp:175]
ST_191 : Operation 1823 [1/1] (3.63ns)   --->   "%tmp_V_750 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 192> : 7.46ns
ST_192 : Operation 1824 [1/2] (2.32ns)   --->   "%pool_buff_val_93_V_2 = load i24* %pool_buff_val_93_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_192 : Operation 1825 [1/1] (2.45ns)   --->   "%tmp_20_11_0_5 = icmp sgt i24 %pool_buff_val_93_V_2, %tmp_V_737" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node storemerge_11_0_5)   --->   "%pool_buff_val_V_load_275 = select i1 %tmp_20_11_0_5, i24 %pool_buff_val_93_V_2, i24 %tmp_V_737" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_192 : Operation 1827 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_11_0_5 = select i1 %tmp_1, i24 %tmp_V_737, i24 %pool_buff_val_V_load_275" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_192 : Operation 1828 [2/2] (2.32ns)   --->   "%pool_buff_val_94_V_2 = load i24* %pool_buff_val_94_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_192 : Operation 1829 [1/1] (0.00ns)   --->   "%gep2265_new = phi i24 [ %tmp_V_748, %.preheader58.11.1.3 ], [ %pool_buff_val_V_load_267, %.preheader58.11.1.4.critedge ]"
ST_192 : Operation 1830 [1/1] (2.45ns)   --->   "%tmp_20_11_1_4 = icmp sgt i24 %storemerge_11_0_4, %tmp_V_750" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1831 [1/1] (1.37ns)   --->   "%tmp_V_751 = select i1 %tmp_20_11_1_4, i24 %storemerge_11_0_4, i24 %tmp_V_750" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_192 : Operation 1832 [1/1] (2.32ns)   --->   "store i24 %tmp_V_751, i24* %pool_buff_val_92_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_192 : Operation 1833 [1/1] (2.32ns)   --->   "store i24 %gep2265_new, i24* %pool_buff_val_91_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_192 : Operation 1834 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.11.1.5, label %.preheader58.11.1.6.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_192 : Operation 1835 [1/1] (3.63ns)   --->   "%tmp_V_754 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_192 : Operation 1836 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_751)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_192 : Operation 1837 [1/1] (3.63ns)   --->   "%tmp_V_752 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 193> : 7.46ns
ST_193 : Operation 1838 [1/2] (2.32ns)   --->   "%pool_buff_val_94_V_2 = load i24* %pool_buff_val_94_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_193 : Operation 1839 [1/1] (2.45ns)   --->   "%tmp_20_11_0_6 = icmp sgt i24 %pool_buff_val_94_V_2, %tmp_V_738" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node storemerge_11_0_6)   --->   "%pool_buff_val_V_load_276 = select i1 %tmp_20_11_0_6, i24 %pool_buff_val_94_V_2, i24 %tmp_V_738" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_193 : Operation 1841 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_11_0_6 = select i1 %tmp_1, i24 %tmp_V_738, i24 %pool_buff_val_V_load_276" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_193 : Operation 1842 [2/2] (2.32ns)   --->   "%pool_buff_val_95_V_2 = load i24* %pool_buff_val_95_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_193 : Operation 1843 [1/1] (2.45ns)   --->   "%tmp_20_11_1_5_c = icmp sgt i24 %storemerge_11_0_5, %tmp_V_754" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1844 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_268 = select i1 %tmp_20_11_1_5_c, i24 %storemerge_11_0_5, i24 %tmp_V_754" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_193 : Operation 1845 [1/1] (1.76ns)   --->   "br label %.preheader58.11.1.6"
ST_193 : Operation 1846 [1/1] (2.45ns)   --->   "%tmp_20_11_1_5 = icmp sgt i24 %storemerge_11_0_5, %tmp_V_752" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1847 [1/1] (1.37ns)   --->   "%tmp_V_753 = select i1 %tmp_20_11_1_5, i24 %storemerge_11_0_5, i24 %tmp_V_752" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_193 : Operation 1848 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_753)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_193 : Operation 1849 [1/1] (1.76ns)   --->   "br label %.preheader58.11.1.6" [nnet_stream/solution1/nnet.cpp:175]
ST_193 : Operation 1850 [1/1] (3.63ns)   --->   "%tmp_V_755 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_193 : Operation 1851 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.11.1.7, label %.preheader59.preheader.12.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 194> : 7.46ns
ST_194 : Operation 1852 [1/2] (2.32ns)   --->   "%pool_buff_val_95_V_2 = load i24* %pool_buff_val_95_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_194 : Operation 1853 [1/1] (2.45ns)   --->   "%tmp_20_11_0_7 = icmp sgt i24 %pool_buff_val_95_V_2, %tmp_V_739" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node storemerge_11_0_7)   --->   "%pool_buff_val_V_load_277 = select i1 %tmp_20_11_0_7, i24 %pool_buff_val_95_V_2, i24 %tmp_V_739" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_194 : Operation 1855 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_11_0_7 = select i1 %tmp_1, i24 %tmp_V_739, i24 %pool_buff_val_V_load_277" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_194 : Operation 1856 [1/1] (0.00ns)   --->   "%gep2039_new = phi i24 [ %tmp_V_753, %.preheader58.11.1.5 ], [ %pool_buff_val_V_load_268, %.preheader58.11.1.6.critedge ]"
ST_194 : Operation 1857 [1/1] (2.45ns)   --->   "%tmp_20_11_1_6 = icmp sgt i24 %storemerge_11_0_6, %tmp_V_755" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1858 [1/1] (1.37ns)   --->   "%tmp_V_756 = select i1 %tmp_20_11_1_6, i24 %storemerge_11_0_6, i24 %tmp_V_755" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_194 : Operation 1859 [1/1] (2.32ns)   --->   "store i24 %tmp_V_756, i24* %pool_buff_val_94_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_194 : Operation 1860 [1/1] (2.32ns)   --->   "store i24 %gep2039_new, i24* %pool_buff_val_93_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_194 : Operation 1861 [1/1] (3.63ns)   --->   "%tmp_V_759 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_194 : Operation 1862 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_756)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_194 : Operation 1863 [1/1] (3.63ns)   --->   "%tmp_V_757 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 195> : 7.46ns
ST_195 : Operation 1864 [1/1] (2.45ns)   --->   "%tmp_20_11_1_7_c = icmp sgt i24 %storemerge_11_0_7, %tmp_V_759" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1865 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_281 = select i1 %tmp_20_11_1_7_c, i24 %storemerge_11_0_7, i24 %tmp_V_759" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_195 : Operation 1866 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.12_ifconv"
ST_195 : Operation 1867 [1/1] (2.45ns)   --->   "%tmp_20_11_1_7 = icmp sgt i24 %storemerge_11_0_7, %tmp_V_757" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1868 [1/1] (1.37ns)   --->   "%tmp_V_758 = select i1 %tmp_20_11_1_7, i24 %storemerge_11_0_7, i24 %tmp_V_757" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_195 : Operation 1869 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_758)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_195 : Operation 1870 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.12_ifconv" [nnet_stream/solution1/nnet.cpp:175]
ST_195 : Operation 1871 [1/1] (3.63ns)   --->   "%tmp_V_760 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_195 : Operation 1872 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.12.1.1, label %.preheader58.12.1.2.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 196> : 3.63ns
ST_196 : Operation 1873 [1/1] (0.00ns)   --->   "%gep1813_new = phi i24 [ %tmp_V_758, %.preheader58.11.1.7 ], [ %pool_buff_val_V_load_281, %.preheader59.preheader.12.critedge ]"
ST_196 : Operation 1874 [1/1] (2.32ns)   --->   "store i24 %gep1813_new, i24* %pool_buff_val_95_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_196 : Operation 1875 [1/1] (3.63ns)   --->   "%tmp_V_761 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 197> : 3.63ns
ST_197 : Operation 1876 [1/1] (3.63ns)   --->   "%tmp_V_762 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 198> : 3.63ns
ST_198 : Operation 1877 [1/1] (3.63ns)   --->   "%tmp_V_763 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 199> : 3.63ns
ST_199 : Operation 1878 [1/1] (3.63ns)   --->   "%tmp_V_764 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 200> : 3.63ns
ST_200 : Operation 1879 [1/1] (3.63ns)   --->   "%tmp_V_765 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 201> : 3.63ns
ST_201 : Operation 1880 [1/1] (3.63ns)   --->   "%tmp_V_766 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 202> : 3.63ns
ST_202 : Operation 1881 [2/2] (2.32ns)   --->   "%pool_buff_val_96_V_1 = load i24* %pool_buff_val_96_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_202 : Operation 1882 [1/1] (3.63ns)   --->   "%tmp_V_767 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 203> : 6.14ns
ST_203 : Operation 1883 [1/2] (2.32ns)   --->   "%pool_buff_val_96_V_1 = load i24* %pool_buff_val_96_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_203 : Operation 1884 [1/1] (2.45ns)   --->   "%tmp_20_11 = icmp sgt i24 %pool_buff_val_96_V_1, %tmp_V_760" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node storemerge_11)   --->   "%pool_buff_val_V_load_282 = select i1 %tmp_20_11, i24 %pool_buff_val_96_V_1, i24 %tmp_V_760" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_203 : Operation 1886 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_11 = select i1 %tmp_1, i24 %tmp_V_760, i24 %pool_buff_val_V_load_282" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_203 : Operation 1887 [2/2] (2.32ns)   --->   "%pool_buff_val_97_V_1 = load i24* %pool_buff_val_97_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_203 : Operation 1888 [1/1] (3.63ns)   --->   "%tmp_V_768 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 204> : 7.46ns
ST_204 : Operation 1889 [1/2] (2.32ns)   --->   "%pool_buff_val_97_V_1 = load i24* %pool_buff_val_97_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_204 : Operation 1890 [1/1] (2.45ns)   --->   "%tmp_20_12_0_1 = icmp sgt i24 %pool_buff_val_97_V_1, %tmp_V_761" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node storemerge_12_0_1)   --->   "%pool_buff_val_V_load_283 = select i1 %tmp_20_12_0_1, i24 %pool_buff_val_97_V_1, i24 %tmp_V_761" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_204 : Operation 1892 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_12_0_1 = select i1 %tmp_1, i24 %tmp_V_761, i24 %pool_buff_val_V_load_283" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_204 : Operation 1893 [2/2] (2.32ns)   --->   "%pool_buff_val_98_V_1 = load i24* %pool_buff_val_98_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_204 : Operation 1894 [1/1] (2.45ns)   --->   "%tmp_20_12_1 = icmp sgt i24 %storemerge_11, %tmp_V_768" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1895 [1/1] (1.37ns)   --->   "%tmp_V_769 = select i1 %tmp_20_12_1, i24 %storemerge_11, i24 %tmp_V_768" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_204 : Operation 1896 [1/1] (2.32ns)   --->   "store i24 %tmp_V_769, i24* %pool_buff_val_96_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_204 : Operation 1897 [1/1] (3.63ns)   --->   "%tmp_V_772 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_204 : Operation 1898 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_769)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_204 : Operation 1899 [1/1] (3.63ns)   --->   "%tmp_V_770 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 205> : 7.46ns
ST_205 : Operation 1900 [1/2] (2.32ns)   --->   "%pool_buff_val_98_V_1 = load i24* %pool_buff_val_98_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_205 : Operation 1901 [1/1] (2.45ns)   --->   "%tmp_20_12_0_2 = icmp sgt i24 %pool_buff_val_98_V_1, %tmp_V_762" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node storemerge_12_0_2)   --->   "%pool_buff_val_V_load_284 = select i1 %tmp_20_12_0_2, i24 %pool_buff_val_98_V_1, i24 %tmp_V_762" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_205 : Operation 1903 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_12_0_2 = select i1 %tmp_1, i24 %tmp_V_762, i24 %pool_buff_val_V_load_284" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_205 : Operation 1904 [2/2] (2.32ns)   --->   "%pool_buff_val_99_V_1 = load i24* %pool_buff_val_99_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_205 : Operation 1905 [1/1] (2.45ns)   --->   "%tmp_20_12_1_1_c = icmp sgt i24 %storemerge_12_0_1, %tmp_V_772" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1906 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_278 = select i1 %tmp_20_12_1_1_c, i24 %storemerge_12_0_1, i24 %tmp_V_772" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_205 : Operation 1907 [1/1] (1.76ns)   --->   "br label %.preheader58.12.1.2"
ST_205 : Operation 1908 [1/1] (2.45ns)   --->   "%tmp_20_12_1_1 = icmp sgt i24 %storemerge_12_0_1, %tmp_V_770" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1909 [1/1] (1.37ns)   --->   "%tmp_V_771 = select i1 %tmp_20_12_1_1, i24 %storemerge_12_0_1, i24 %tmp_V_770" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_205 : Operation 1910 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_771)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_205 : Operation 1911 [1/1] (1.76ns)   --->   "br label %.preheader58.12.1.2" [nnet_stream/solution1/nnet.cpp:175]
ST_205 : Operation 1912 [1/1] (3.63ns)   --->   "%tmp_V_773 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_205 : Operation 1913 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.12.1.3, label %.preheader58.12.1.4.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 206> : 7.46ns
ST_206 : Operation 1914 [1/2] (2.32ns)   --->   "%pool_buff_val_99_V_1 = load i24* %pool_buff_val_99_V_s, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_206 : Operation 1915 [1/1] (2.45ns)   --->   "%tmp_20_12_0_3 = icmp sgt i24 %pool_buff_val_99_V_1, %tmp_V_763" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node storemerge_12_0_3)   --->   "%pool_buff_val_V_load_285 = select i1 %tmp_20_12_0_3, i24 %pool_buff_val_99_V_1, i24 %tmp_V_763" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_206 : Operation 1917 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_12_0_3 = select i1 %tmp_1, i24 %tmp_V_763, i24 %pool_buff_val_V_load_285" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_206 : Operation 1918 [2/2] (2.32ns)   --->   "%pool_buff_val_100_V_2 = load i24* %pool_buff_val_100_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_206 : Operation 1919 [1/1] (0.00ns)   --->   "%gep1587_new = phi i24 [ %tmp_V_771, %.preheader58.12.1.1 ], [ %pool_buff_val_V_load_278, %.preheader58.12.1.2.critedge ]"
ST_206 : Operation 1920 [1/1] (2.45ns)   --->   "%tmp_20_12_1_2 = icmp sgt i24 %storemerge_12_0_2, %tmp_V_773" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1921 [1/1] (1.37ns)   --->   "%tmp_V_774 = select i1 %tmp_20_12_1_2, i24 %storemerge_12_0_2, i24 %tmp_V_773" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_206 : Operation 1922 [1/1] (2.32ns)   --->   "store i24 %tmp_V_774, i24* %pool_buff_val_98_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_206 : Operation 1923 [1/1] (2.32ns)   --->   "store i24 %gep1587_new, i24* %pool_buff_val_97_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_206 : Operation 1924 [1/1] (3.63ns)   --->   "%tmp_V_777 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_206 : Operation 1925 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_774)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_206 : Operation 1926 [1/1] (3.63ns)   --->   "%tmp_V_775 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 207> : 7.46ns
ST_207 : Operation 1927 [1/2] (2.32ns)   --->   "%pool_buff_val_100_V_2 = load i24* %pool_buff_val_100_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_207 : Operation 1928 [1/1] (2.45ns)   --->   "%tmp_20_12_0_4 = icmp sgt i24 %pool_buff_val_100_V_2, %tmp_V_764" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node storemerge_12_0_4)   --->   "%pool_buff_val_V_load_286 = select i1 %tmp_20_12_0_4, i24 %pool_buff_val_100_V_2, i24 %tmp_V_764" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_207 : Operation 1930 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_12_0_4 = select i1 %tmp_1, i24 %tmp_V_764, i24 %pool_buff_val_V_load_286" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_207 : Operation 1931 [2/2] (2.32ns)   --->   "%pool_buff_val_101_V_2 = load i24* %pool_buff_val_101_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_207 : Operation 1932 [1/1] (2.45ns)   --->   "%tmp_20_12_1_3_c = icmp sgt i24 %storemerge_12_0_3, %tmp_V_777" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1933 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_279 = select i1 %tmp_20_12_1_3_c, i24 %storemerge_12_0_3, i24 %tmp_V_777" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_207 : Operation 1934 [1/1] (1.76ns)   --->   "br label %.preheader58.12.1.4"
ST_207 : Operation 1935 [1/1] (2.45ns)   --->   "%tmp_20_12_1_3 = icmp sgt i24 %storemerge_12_0_3, %tmp_V_775" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1936 [1/1] (1.37ns)   --->   "%tmp_V_776 = select i1 %tmp_20_12_1_3, i24 %storemerge_12_0_3, i24 %tmp_V_775" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_207 : Operation 1937 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_776)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_207 : Operation 1938 [1/1] (1.76ns)   --->   "br label %.preheader58.12.1.4" [nnet_stream/solution1/nnet.cpp:175]
ST_207 : Operation 1939 [1/1] (3.63ns)   --->   "%tmp_V_778 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 208> : 7.46ns
ST_208 : Operation 1940 [1/2] (2.32ns)   --->   "%pool_buff_val_101_V_2 = load i24* %pool_buff_val_101_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_208 : Operation 1941 [1/1] (2.45ns)   --->   "%tmp_20_12_0_5 = icmp sgt i24 %pool_buff_val_101_V_2, %tmp_V_765" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node storemerge_12_0_5)   --->   "%pool_buff_val_V_load_287 = select i1 %tmp_20_12_0_5, i24 %pool_buff_val_101_V_2, i24 %tmp_V_765" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_208 : Operation 1943 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_12_0_5 = select i1 %tmp_1, i24 %tmp_V_765, i24 %pool_buff_val_V_load_287" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_208 : Operation 1944 [2/2] (2.32ns)   --->   "%pool_buff_val_102_V_2 = load i24* %pool_buff_val_102_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_208 : Operation 1945 [1/1] (0.00ns)   --->   "%gep1361_new = phi i24 [ %tmp_V_776, %.preheader58.12.1.3 ], [ %pool_buff_val_V_load_279, %.preheader58.12.1.4.critedge ]"
ST_208 : Operation 1946 [1/1] (2.45ns)   --->   "%tmp_20_12_1_4 = icmp sgt i24 %storemerge_12_0_4, %tmp_V_778" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1947 [1/1] (1.37ns)   --->   "%tmp_V_779 = select i1 %tmp_20_12_1_4, i24 %storemerge_12_0_4, i24 %tmp_V_778" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_208 : Operation 1948 [1/1] (2.32ns)   --->   "store i24 %tmp_V_779, i24* %pool_buff_val_100_V_1, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_208 : Operation 1949 [1/1] (2.32ns)   --->   "store i24 %gep1361_new, i24* %pool_buff_val_99_V_s, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_208 : Operation 1950 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.12.1.5, label %.preheader58.12.1.6.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_208 : Operation 1951 [1/1] (3.63ns)   --->   "%tmp_V_782 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_208 : Operation 1952 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_779)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_208 : Operation 1953 [1/1] (3.63ns)   --->   "%tmp_V_780 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 209> : 7.46ns
ST_209 : Operation 1954 [1/2] (2.32ns)   --->   "%pool_buff_val_102_V_2 = load i24* %pool_buff_val_102_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_209 : Operation 1955 [1/1] (2.45ns)   --->   "%tmp_20_12_0_6 = icmp sgt i24 %pool_buff_val_102_V_2, %tmp_V_766" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node storemerge_12_0_6)   --->   "%pool_buff_val_V_load_288 = select i1 %tmp_20_12_0_6, i24 %pool_buff_val_102_V_2, i24 %tmp_V_766" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_209 : Operation 1957 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_12_0_6 = select i1 %tmp_1, i24 %tmp_V_766, i24 %pool_buff_val_V_load_288" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_209 : Operation 1958 [2/2] (2.32ns)   --->   "%pool_buff_val_103_V_2 = load i24* %pool_buff_val_103_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_209 : Operation 1959 [1/1] (2.45ns)   --->   "%tmp_20_12_1_5_c = icmp sgt i24 %storemerge_12_0_5, %tmp_V_782" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1960 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_280 = select i1 %tmp_20_12_1_5_c, i24 %storemerge_12_0_5, i24 %tmp_V_782" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_209 : Operation 1961 [1/1] (1.76ns)   --->   "br label %.preheader58.12.1.6"
ST_209 : Operation 1962 [1/1] (2.45ns)   --->   "%tmp_20_12_1_5 = icmp sgt i24 %storemerge_12_0_5, %tmp_V_780" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1963 [1/1] (1.37ns)   --->   "%tmp_V_781 = select i1 %tmp_20_12_1_5, i24 %storemerge_12_0_5, i24 %tmp_V_780" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_209 : Operation 1964 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_781)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_209 : Operation 1965 [1/1] (1.76ns)   --->   "br label %.preheader58.12.1.6" [nnet_stream/solution1/nnet.cpp:175]
ST_209 : Operation 1966 [1/1] (3.63ns)   --->   "%tmp_V_783 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 210> : 7.46ns
ST_210 : Operation 1967 [1/2] (2.32ns)   --->   "%pool_buff_val_103_V_2 = load i24* %pool_buff_val_103_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_210 : Operation 1968 [1/1] (2.45ns)   --->   "%tmp_20_12_0_7 = icmp sgt i24 %pool_buff_val_103_V_2, %tmp_V_767" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node storemerge_12_0_7)   --->   "%pool_buff_val_V_load_289 = select i1 %tmp_20_12_0_7, i24 %pool_buff_val_103_V_2, i24 %tmp_V_767" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_210 : Operation 1970 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_12_0_7 = select i1 %tmp_1, i24 %tmp_V_767, i24 %pool_buff_val_V_load_289" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_210 : Operation 1971 [1/1] (0.00ns)   --->   "%gep1135_new = phi i24 [ %tmp_V_781, %.preheader58.12.1.5 ], [ %pool_buff_val_V_load_280, %.preheader58.12.1.6.critedge ]"
ST_210 : Operation 1972 [1/1] (2.45ns)   --->   "%tmp_20_12_1_6 = icmp sgt i24 %storemerge_12_0_6, %tmp_V_783" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1973 [1/1] (1.37ns)   --->   "%tmp_V_784 = select i1 %tmp_20_12_1_6, i24 %storemerge_12_0_6, i24 %tmp_V_783" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_210 : Operation 1974 [1/1] (2.32ns)   --->   "store i24 %tmp_V_784, i24* %pool_buff_val_102_V_1, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_210 : Operation 1975 [1/1] (2.32ns)   --->   "store i24 %gep1135_new, i24* %pool_buff_val_101_V_1, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_210 : Operation 1976 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.12.1.7, label %.preheader59.preheader.13.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_210 : Operation 1977 [1/1] (3.63ns)   --->   "%tmp_V_787 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_210 : Operation 1978 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_784)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_210 : Operation 1979 [1/1] (3.63ns)   --->   "%tmp_V_785 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 211> : 7.46ns
ST_211 : Operation 1980 [1/1] (2.45ns)   --->   "%tmp_20_12_1_7_c = icmp sgt i24 %storemerge_12_0_7, %tmp_V_787" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1981 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_293 = select i1 %tmp_20_12_1_7_c, i24 %storemerge_12_0_7, i24 %tmp_V_787" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_211 : Operation 1982 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.13_ifconv"
ST_211 : Operation 1983 [1/1] (2.45ns)   --->   "%tmp_20_12_1_7 = icmp sgt i24 %storemerge_12_0_7, %tmp_V_785" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1984 [1/1] (1.37ns)   --->   "%tmp_V_786 = select i1 %tmp_20_12_1_7, i24 %storemerge_12_0_7, i24 %tmp_V_785" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_211 : Operation 1985 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_786)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_211 : Operation 1986 [1/1] (1.76ns)   --->   "br label %.preheader59.preheader.13_ifconv" [nnet_stream/solution1/nnet.cpp:175]
ST_211 : Operation 1987 [1/1] (3.63ns)   --->   "%tmp_V_788 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_211 : Operation 1988 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.13.1.1, label %.preheader58.13.1.2.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 212> : 3.63ns
ST_212 : Operation 1989 [1/1] (0.00ns)   --->   "%gep909_new = phi i24 [ %tmp_V_786, %.preheader58.12.1.7 ], [ %pool_buff_val_V_load_293, %.preheader59.preheader.13.critedge ]"
ST_212 : Operation 1990 [1/1] (2.32ns)   --->   "store i24 %gep909_new, i24* %pool_buff_val_103_V_1, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_212 : Operation 1991 [1/1] (3.63ns)   --->   "%tmp_V_789 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 213> : 3.63ns
ST_213 : Operation 1992 [1/1] (3.63ns)   --->   "%tmp_V_790 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 214> : 3.63ns
ST_214 : Operation 1993 [1/1] (3.63ns)   --->   "%tmp_V_791 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 215> : 3.63ns
ST_215 : Operation 1994 [1/1] (3.63ns)   --->   "%tmp_V_792 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 216> : 3.63ns
ST_216 : Operation 1995 [1/1] (3.63ns)   --->   "%tmp_V_793 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 217> : 3.63ns
ST_217 : Operation 1996 [1/1] (3.63ns)   --->   "%tmp_V_794 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 218> : 3.63ns
ST_218 : Operation 1997 [2/2] (2.32ns)   --->   "%pool_buff_val_104_V_2 = load i24* %pool_buff_val_104_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_218 : Operation 1998 [1/1] (3.63ns)   --->   "%tmp_V_795 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 219> : 6.14ns
ST_219 : Operation 1999 [1/2] (2.32ns)   --->   "%pool_buff_val_104_V_2 = load i24* %pool_buff_val_104_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_219 : Operation 2000 [1/1] (2.45ns)   --->   "%tmp_20_12 = icmp sgt i24 %pool_buff_val_104_V_2, %tmp_V_788" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node storemerge_12)   --->   "%pool_buff_val_V_load_294 = select i1 %tmp_20_12, i24 %pool_buff_val_104_V_2, i24 %tmp_V_788" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_219 : Operation 2002 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_12 = select i1 %tmp_1, i24 %tmp_V_788, i24 %pool_buff_val_V_load_294" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_219 : Operation 2003 [2/2] (2.32ns)   --->   "%pool_buff_val_105_V_2 = load i24* %pool_buff_val_105_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_219 : Operation 2004 [1/1] (3.63ns)   --->   "%tmp_V_796 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 220> : 7.46ns
ST_220 : Operation 2005 [1/2] (2.32ns)   --->   "%pool_buff_val_105_V_2 = load i24* %pool_buff_val_105_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_220 : Operation 2006 [1/1] (2.45ns)   --->   "%tmp_20_13_0_1 = icmp sgt i24 %pool_buff_val_105_V_2, %tmp_V_789" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node storemerge_13_0_1)   --->   "%pool_buff_val_V_load_295 = select i1 %tmp_20_13_0_1, i24 %pool_buff_val_105_V_2, i24 %tmp_V_789" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_220 : Operation 2008 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_13_0_1 = select i1 %tmp_1, i24 %tmp_V_789, i24 %pool_buff_val_V_load_295" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_220 : Operation 2009 [2/2] (2.32ns)   --->   "%pool_buff_val_106_V_2 = load i24* %pool_buff_val_106_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_220 : Operation 2010 [1/1] (2.45ns)   --->   "%tmp_20_13_1 = icmp sgt i24 %storemerge_12, %tmp_V_796" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2011 [1/1] (1.37ns)   --->   "%tmp_V_797 = select i1 %tmp_20_13_1, i24 %storemerge_12, i24 %tmp_V_796" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_220 : Operation 2012 [1/1] (2.32ns)   --->   "store i24 %tmp_V_797, i24* %pool_buff_val_104_V_1, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_220 : Operation 2013 [1/1] (3.63ns)   --->   "%tmp_V_800 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_220 : Operation 2014 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_797)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_220 : Operation 2015 [1/1] (3.63ns)   --->   "%tmp_V_798 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 221> : 7.46ns
ST_221 : Operation 2016 [1/2] (2.32ns)   --->   "%pool_buff_val_106_V_2 = load i24* %pool_buff_val_106_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_221 : Operation 2017 [1/1] (2.45ns)   --->   "%tmp_20_13_0_2 = icmp sgt i24 %pool_buff_val_106_V_2, %tmp_V_790" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node storemerge_13_0_2)   --->   "%pool_buff_val_V_load_296 = select i1 %tmp_20_13_0_2, i24 %pool_buff_val_106_V_2, i24 %tmp_V_790" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_221 : Operation 2019 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_13_0_2 = select i1 %tmp_1, i24 %tmp_V_790, i24 %pool_buff_val_V_load_296" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_221 : Operation 2020 [2/2] (2.32ns)   --->   "%pool_buff_val_107_V_2 = load i24* %pool_buff_val_107_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_221 : Operation 2021 [1/1] (2.45ns)   --->   "%tmp_20_13_1_1_c = icmp sgt i24 %storemerge_13_0_1, %tmp_V_800" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2022 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_290 = select i1 %tmp_20_13_1_1_c, i24 %storemerge_13_0_1, i24 %tmp_V_800" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_221 : Operation 2023 [1/1] (1.76ns)   --->   "br label %.preheader58.13.1.2"
ST_221 : Operation 2024 [1/1] (2.45ns)   --->   "%tmp_20_13_1_1 = icmp sgt i24 %storemerge_13_0_1, %tmp_V_798" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2025 [1/1] (1.37ns)   --->   "%tmp_V_799 = select i1 %tmp_20_13_1_1, i24 %storemerge_13_0_1, i24 %tmp_V_798" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_221 : Operation 2026 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_799)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_221 : Operation 2027 [1/1] (1.76ns)   --->   "br label %.preheader58.13.1.2" [nnet_stream/solution1/nnet.cpp:175]
ST_221 : Operation 2028 [1/1] (3.63ns)   --->   "%tmp_V_801 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 222> : 7.46ns
ST_222 : Operation 2029 [1/2] (2.32ns)   --->   "%pool_buff_val_107_V_2 = load i24* %pool_buff_val_107_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_222 : Operation 2030 [1/1] (2.45ns)   --->   "%tmp_20_13_0_3 = icmp sgt i24 %pool_buff_val_107_V_2, %tmp_V_791" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node storemerge_13_0_3)   --->   "%pool_buff_val_V_load_297 = select i1 %tmp_20_13_0_3, i24 %pool_buff_val_107_V_2, i24 %tmp_V_791" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_222 : Operation 2032 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_13_0_3 = select i1 %tmp_1, i24 %tmp_V_791, i24 %pool_buff_val_V_load_297" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_222 : Operation 2033 [2/2] (2.32ns)   --->   "%pool_buff_val_108_V_2 = load i24* %pool_buff_val_108_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_222 : Operation 2034 [1/1] (0.00ns)   --->   "%gep683_new = phi i24 [ %tmp_V_799, %.preheader58.13.1.1 ], [ %pool_buff_val_V_load_290, %.preheader58.13.1.2.critedge ]"
ST_222 : Operation 2035 [1/1] (2.45ns)   --->   "%tmp_20_13_1_2 = icmp sgt i24 %storemerge_13_0_2, %tmp_V_801" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2036 [1/1] (1.37ns)   --->   "%tmp_V_802 = select i1 %tmp_20_13_1_2, i24 %storemerge_13_0_2, i24 %tmp_V_801" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_222 : Operation 2037 [1/1] (2.32ns)   --->   "store i24 %tmp_V_802, i24* %pool_buff_val_106_V_1, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_222 : Operation 2038 [1/1] (2.32ns)   --->   "store i24 %gep683_new, i24* %pool_buff_val_105_V_1, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_222 : Operation 2039 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.13.1.3, label %.preheader58.13.1.4.critedge" [nnet_stream/solution1/nnet.cpp:174]
ST_222 : Operation 2040 [1/1] (3.63ns)   --->   "%tmp_V_805 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_222 : Operation 2041 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_802)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_222 : Operation 2042 [1/1] (3.63ns)   --->   "%tmp_V_803 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 223> : 7.46ns
ST_223 : Operation 2043 [1/2] (2.32ns)   --->   "%pool_buff_val_108_V_2 = load i24* %pool_buff_val_108_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_223 : Operation 2044 [1/1] (2.45ns)   --->   "%tmp_20_13_0_4 = icmp sgt i24 %pool_buff_val_108_V_2, %tmp_V_792" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node storemerge_13_0_4)   --->   "%pool_buff_val_V_load_298 = select i1 %tmp_20_13_0_4, i24 %pool_buff_val_108_V_2, i24 %tmp_V_792" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 2046 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_13_0_4 = select i1 %tmp_1, i24 %tmp_V_792, i24 %pool_buff_val_V_load_298" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 2047 [2/2] (2.32ns)   --->   "%pool_buff_val_109_V_2 = load i24* %pool_buff_val_109_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_223 : Operation 2048 [1/1] (2.45ns)   --->   "%tmp_20_13_1_3_c = icmp sgt i24 %storemerge_13_0_3, %tmp_V_805" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2049 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_291 = select i1 %tmp_20_13_1_3_c, i24 %storemerge_13_0_3, i24 %tmp_V_805" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 2050 [1/1] (1.76ns)   --->   "br label %.preheader58.13.1.4"
ST_223 : Operation 2051 [1/1] (2.45ns)   --->   "%tmp_20_13_1_3 = icmp sgt i24 %storemerge_13_0_3, %tmp_V_803" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2052 [1/1] (1.37ns)   --->   "%tmp_V_804 = select i1 %tmp_20_13_1_3, i24 %storemerge_13_0_3, i24 %tmp_V_803" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 2053 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_804)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_223 : Operation 2054 [1/1] (1.76ns)   --->   "br label %.preheader58.13.1.4" [nnet_stream/solution1/nnet.cpp:175]
ST_223 : Operation 2055 [1/1] (3.63ns)   --->   "%tmp_V_806 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_223 : Operation 2056 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.13.1.5, label %.preheader58.13.1.6.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 224> : 7.46ns
ST_224 : Operation 2057 [1/2] (2.32ns)   --->   "%pool_buff_val_109_V_2 = load i24* %pool_buff_val_109_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_224 : Operation 2058 [1/1] (2.45ns)   --->   "%tmp_20_13_0_5 = icmp sgt i24 %pool_buff_val_109_V_2, %tmp_V_793" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node storemerge_13_0_5)   --->   "%pool_buff_val_V_load_299 = select i1 %tmp_20_13_0_5, i24 %pool_buff_val_109_V_2, i24 %tmp_V_793" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_224 : Operation 2060 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_13_0_5 = select i1 %tmp_1, i24 %tmp_V_793, i24 %pool_buff_val_V_load_299" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_224 : Operation 2061 [2/2] (2.32ns)   --->   "%pool_buff_val_110_V_2 = load i24* %pool_buff_val_110_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_224 : Operation 2062 [1/1] (0.00ns)   --->   "%gep457_new = phi i24 [ %tmp_V_804, %.preheader58.13.1.3 ], [ %pool_buff_val_V_load_291, %.preheader58.13.1.4.critedge ]"
ST_224 : Operation 2063 [1/1] (2.45ns)   --->   "%tmp_20_13_1_4 = icmp sgt i24 %storemerge_13_0_4, %tmp_V_806" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2064 [1/1] (1.37ns)   --->   "%tmp_V_807 = select i1 %tmp_20_13_1_4, i24 %storemerge_13_0_4, i24 %tmp_V_806" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_224 : Operation 2065 [1/1] (2.32ns)   --->   "store i24 %tmp_V_807, i24* %pool_buff_val_108_V_1, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_224 : Operation 2066 [1/1] (2.32ns)   --->   "store i24 %gep457_new, i24* %pool_buff_val_107_V_1, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_224 : Operation 2067 [1/1] (3.63ns)   --->   "%tmp_V_810 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_224 : Operation 2068 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_807)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_224 : Operation 2069 [1/1] (3.63ns)   --->   "%tmp_V_808 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 225> : 7.46ns
ST_225 : Operation 2070 [1/2] (2.32ns)   --->   "%pool_buff_val_110_V_2 = load i24* %pool_buff_val_110_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_225 : Operation 2071 [1/1] (2.45ns)   --->   "%tmp_20_13_0_6 = icmp sgt i24 %pool_buff_val_110_V_2, %tmp_V_794" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node storemerge_13_0_6)   --->   "%pool_buff_val_V_load_300 = select i1 %tmp_20_13_0_6, i24 %pool_buff_val_110_V_2, i24 %tmp_V_794" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_225 : Operation 2073 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_13_0_6 = select i1 %tmp_1, i24 %tmp_V_794, i24 %pool_buff_val_V_load_300" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_225 : Operation 2074 [2/2] (2.32ns)   --->   "%pool_buff_val_111_V_2 = load i24* %pool_buff_val_111_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_225 : Operation 2075 [1/1] (2.45ns)   --->   "%tmp_20_13_1_5_c = icmp sgt i24 %storemerge_13_0_5, %tmp_V_810" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2076 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_292 = select i1 %tmp_20_13_1_5_c, i24 %storemerge_13_0_5, i24 %tmp_V_810" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_225 : Operation 2077 [1/1] (1.76ns)   --->   "br label %.preheader58.13.1.6"
ST_225 : Operation 2078 [1/1] (2.45ns)   --->   "%tmp_20_13_1_5 = icmp sgt i24 %storemerge_13_0_5, %tmp_V_808" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2079 [1/1] (1.37ns)   --->   "%tmp_V_809 = select i1 %tmp_20_13_1_5, i24 %storemerge_13_0_5, i24 %tmp_V_808" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_225 : Operation 2080 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_809)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_225 : Operation 2081 [1/1] (1.76ns)   --->   "br label %.preheader58.13.1.6" [nnet_stream/solution1/nnet.cpp:175]
ST_225 : Operation 2082 [1/1] (3.63ns)   --->   "%tmp_V_811 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_225 : Operation 2083 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader58.13.1.7, label %.preheader56.preheader.0.critedge" [nnet_stream/solution1/nnet.cpp:174]

 <State 226> : 7.46ns
ST_226 : Operation 2084 [1/2] (2.32ns)   --->   "%pool_buff_val_111_V_2 = load i24* %pool_buff_val_111_V_1, align 4" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_226 : Operation 2085 [1/1] (2.45ns)   --->   "%tmp_20_13_0_7 = icmp sgt i24 %pool_buff_val_111_V_2, %tmp_V_795" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node storemerge_13_0_7)   --->   "%pool_buff_val_V_load_301 = select i1 %tmp_20_13_0_7, i24 %pool_buff_val_111_V_2, i24 %tmp_V_795" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_226 : Operation 2087 [1/1] (1.37ns) (out node of the LUT)   --->   "%storemerge_13_0_7 = select i1 %tmp_1, i24 %tmp_V_795, i24 %pool_buff_val_V_load_301" [nnet_stream/solution1/nnet.cpp:167]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_226 : Operation 2088 [1/1] (0.00ns)   --->   "%gep231_new = phi i24 [ %tmp_V_809, %.preheader58.13.1.5 ], [ %pool_buff_val_V_load_292, %.preheader58.13.1.6.critedge ]"
ST_226 : Operation 2089 [1/1] (2.45ns)   --->   "%tmp_20_13_1_6 = icmp sgt i24 %storemerge_13_0_6, %tmp_V_811" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2090 [1/1] (1.37ns)   --->   "%tmp_V_812 = select i1 %tmp_20_13_1_6, i24 %storemerge_13_0_6, i24 %tmp_V_811" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_226 : Operation 2091 [1/1] (2.32ns)   --->   "store i24 %tmp_V_812, i24* %pool_buff_val_110_V_1, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_226 : Operation 2092 [1/1] (2.32ns)   --->   "store i24 %gep231_new, i24* %pool_buff_val_109_V_1, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_226 : Operation 2093 [1/1] (3.63ns)   --->   "%tmp_V_815 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_226 : Operation 2094 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_812)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_226 : Operation 2095 [1/1] (3.63ns)   --->   "%tmp_V_813 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:166]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 227> : 7.46ns
ST_227 : Operation 2096 [1/1] (2.45ns)   --->   "%tmp_20_13_1_7_c = icmp sgt i24 %storemerge_13_0_7, %tmp_V_815" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2097 [1/1] (1.37ns)   --->   "%pool_buff_val_V_load_302 = select i1 %tmp_20_13_1_7_c, i24 %storemerge_13_0_7, i24 %tmp_V_815" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_227 : Operation 2098 [1/1] (1.76ns)   --->   "br label %.preheader56.preheader.0"
ST_227 : Operation 2099 [1/1] (2.45ns)   --->   "%tmp_20_13_1_7 = icmp sgt i24 %storemerge_13_0_7, %tmp_V_813" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2100 [1/1] (1.37ns)   --->   "%tmp_V_814 = select i1 %tmp_20_13_1_7, i24 %storemerge_13_0_7, i24 %tmp_V_813" [nnet_stream/solution1/nnet.cpp:171]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_227 : Operation 2101 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_814)" [nnet_stream/solution1/nnet.cpp:175]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_227 : Operation 2102 [1/1] (1.76ns)   --->   "br label %.preheader56.preheader.0" [nnet_stream/solution1/nnet.cpp:175]
ST_227 : Operation 2103 [1/1] (3.63ns)   --->   "%empty_47 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:179]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 228> : 3.63ns
ST_228 : Operation 2104 [1/1] (0.00ns)   --->   "%gep_new = phi i24 [ %tmp_V_814, %.preheader58.13.1.7 ], [ %pool_buff_val_V_load_302, %.preheader56.preheader.0.critedge ]"
ST_228 : Operation 2105 [1/1] (3.63ns)   --->   "%empty_48 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:179]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_228 : Operation 2106 [1/1] (2.32ns)   --->   "store i24 %gep_new, i24* %pool_buff_val_111_V_1, align 4" [nnet_stream/solution1/nnet.cpp:168]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>

 <State 229> : 3.63ns
ST_229 : Operation 2107 [1/1] (3.63ns)   --->   "%empty_49 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:179]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 230> : 3.63ns
ST_230 : Operation 2108 [1/1] (3.63ns)   --->   "%empty_50 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:179]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 231> : 3.63ns
ST_231 : Operation 2109 [1/1] (3.63ns)   --->   "%empty_51 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:179]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 232> : 3.63ns
ST_232 : Operation 2110 [1/1] (3.63ns)   --->   "%empty_52 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:179]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 233> : 3.63ns
ST_233 : Operation 2111 [1/1] (3.63ns)   --->   "%empty_53 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:179]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>

 <State 234> : 3.63ns
ST_234 : Operation 2112 [1/1] (3.63ns)   --->   "%empty_54 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:179]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_234 : Operation 2113 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str19, i32 %tmp_4)" [nnet_stream/solution1/nnet.cpp:180]
ST_234 : Operation 2114 [1/1] (1.56ns)   --->   "%l_2 = add i2 %l_mid2, 1" [nnet_stream/solution1/nnet.cpp:161]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2115 [1/1] (0.00ns)   --->   "br label %.preheader60" [nnet_stream/solution1/nnet.cpp:161]

 <State 235> : 1.77ns
ST_235 : Operation 2116 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str20)" [nnet_stream/solution1/nnet.cpp:182]
ST_235 : Operation 2117 [1/1] (1.76ns)   --->   "br label %.loopexit" [nnet_stream/solution1/nnet.cpp:182]

 <State 236> : 2.30ns
ST_236 : Operation 2118 [1/1] (0.00ns)   --->   "%skip_col = phi i5 [ 0, %.preheader55.0 ], [ %skip_col_2, %.loopexit.loopexit ]" [nnet_stream/solution1/nnet.cpp:182]
ST_236 : Operation 2119 [1/1] (1.36ns)   --->   "%exitcond4 = icmp eq i5 %skip_col, -3" [nnet_stream/solution1/nnet.cpp:182]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 2120 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 29, i64 29, i64 29)"
ST_236 : Operation 2121 [1/1] (1.78ns)   --->   "%skip_col_2 = add i5 %skip_col, 1" [nnet_stream/solution1/nnet.cpp:182]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 2122 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader55.1, label %.preheader.0.preheader" [nnet_stream/solution1/nnet.cpp:182]
ST_236 : Operation 2123 [1/1] (1.76ns)   --->   "br label %.preheader.0" [nnet_stream/solution1/nnet.cpp:183]
ST_236 : Operation 2124 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str20, i32 %tmp)" [nnet_stream/solution1/nnet.cpp:184]
ST_236 : Operation 2125 [1/1] (0.00ns)   --->   "ret void" [nnet_stream/solution1/nnet.cpp:185]

 <State 237> : 3.63ns
ST_237 : Operation 2126 [1/1] (0.00ns)   --->   "%skip_channel = phi i4 [ %skip_channel_2, %1 ], [ 0, %.preheader.0.preheader ]" [nnet_stream/solution1/nnet.cpp:183]
ST_237 : Operation 2127 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %skip_channel, -8" [nnet_stream/solution1/nnet.cpp:183]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2128 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"
ST_237 : Operation 2129 [1/1] (1.73ns)   --->   "%skip_channel_2 = add i4 %skip_channel, 1" [nnet_stream/solution1/nnet.cpp:183]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2130 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %1" [nnet_stream/solution1/nnet.cpp:183]
ST_237 : Operation 2131 [1/1] (3.63ns)   --->   "%tmp_V_105_0 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:184]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_237 : Operation 2132 [1/1] (0.00ns)   --->   "br label %.preheader.0" [nnet_stream/solution1/nnet.cpp:183]
ST_237 : Operation 2133 [1/1] (0.00ns)   --->   "br label %.loopexit"


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [233]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [233]  (0 ns)
	'add' operation ('indvar_flatten_next') [236]  (1.78 ns)

 <State 3>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [248]  (3.63 ns)

 <State 4>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [253]  (3.63 ns)

 <State 5>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [258]  (3.63 ns)

 <State 6>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [263]  (3.63 ns)

 <State 7>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [268]  (3.63 ns)

 <State 8>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [273]  (3.63 ns)

 <State 9>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [278]  (3.63 ns)

 <State 10>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [283]  (3.63 ns)

 <State 11>: 6.14ns
The critical path consists of the following:
	'load' operation ('pool_buff_val_0_V_l', nnet_stream/solution1/nnet.cpp:171) on array 'pool_buff.val[0].V', nnet_stream/solution1/nnet.cpp:158 [249]  (2.32 ns)
	'icmp' operation ('tmp_2', nnet_stream/solution1/nnet.cpp:171) [250]  (2.45 ns)
	'select' operation ('pool_buff_val_V_load_309', nnet_stream/solution1/nnet.cpp:171) [251]  (0 ns)
	'select' operation ('storemerge', nnet_stream/solution1/nnet.cpp:167) [252]  (1.37 ns)

 <State 12>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_0_1', nnet_stream/solution1/nnet.cpp:171) [289]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [290]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [299]  (3.63 ns)

 <State 13>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_0_1_1', nnet_stream/solution1/nnet.cpp:171) [301]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [302]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [303]  (3.63 ns)

 <State 14>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_0_1_2', nnet_stream/solution1/nnet.cpp:171) [308]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [309]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [319]  (3.63 ns)

 <State 15>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_0_1_3', nnet_stream/solution1/nnet.cpp:171) [321]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [322]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [323]  (3.63 ns)

 <State 16>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_0_1_4', nnet_stream/solution1/nnet.cpp:171) [328]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [329]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [339]  (3.63 ns)

 <State 17>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_0_1_5', nnet_stream/solution1/nnet.cpp:171) [341]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [342]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [343]  (3.63 ns)

 <State 18>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_0_1_6', nnet_stream/solution1/nnet.cpp:171) [348]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [349]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [359]  (3.63 ns)

 <State 19>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_0_1_7', nnet_stream/solution1/nnet.cpp:171) [361]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [362]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [363]  (3.63 ns)

 <State 20>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [373]  (3.63 ns)

 <State 21>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [378]  (3.63 ns)

 <State 22>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [383]  (3.63 ns)

 <State 23>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [388]  (3.63 ns)

 <State 24>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [393]  (3.63 ns)

 <State 25>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [398]  (3.63 ns)

 <State 26>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [403]  (3.63 ns)

 <State 27>: 6.14ns
The critical path consists of the following:
	'load' operation ('pool_buff_val_8_V_l', nnet_stream/solution1/nnet.cpp:171) on array 'pool_buff.val[8].V', nnet_stream/solution1/nnet.cpp:158 [368]  (2.32 ns)
	'icmp' operation ('tmp_20_1', nnet_stream/solution1/nnet.cpp:171) [370]  (2.45 ns)
	'select' operation ('pool_buff_val_V_load_150', nnet_stream/solution1/nnet.cpp:171) [371]  (0 ns)
	'select' operation ('storemerge_1', nnet_stream/solution1/nnet.cpp:167) [372]  (1.37 ns)

 <State 28>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_1_1', nnet_stream/solution1/nnet.cpp:171) [409]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [410]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [419]  (3.63 ns)

 <State 29>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_1_1_1', nnet_stream/solution1/nnet.cpp:171) [421]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [422]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [423]  (3.63 ns)

 <State 30>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_1_1_2', nnet_stream/solution1/nnet.cpp:171) [428]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [429]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [439]  (3.63 ns)

 <State 31>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_1_1_3', nnet_stream/solution1/nnet.cpp:171) [441]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [442]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [443]  (3.63 ns)

 <State 32>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_1_1_4', nnet_stream/solution1/nnet.cpp:171) [448]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [449]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [459]  (3.63 ns)

 <State 33>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_1_1_5', nnet_stream/solution1/nnet.cpp:171) [461]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [462]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [463]  (3.63 ns)

 <State 34>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_1_1_6', nnet_stream/solution1/nnet.cpp:171) [468]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [469]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [479]  (3.63 ns)

 <State 35>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_1_1_7', nnet_stream/solution1/nnet.cpp:171) [481]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [482]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [483]  (3.63 ns)

 <State 36>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [493]  (3.63 ns)

 <State 37>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [498]  (3.63 ns)

 <State 38>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [503]  (3.63 ns)

 <State 39>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [508]  (3.63 ns)

 <State 40>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [513]  (3.63 ns)

 <State 41>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [518]  (3.63 ns)

 <State 42>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [523]  (3.63 ns)

 <State 43>: 6.14ns
The critical path consists of the following:
	'load' operation ('pool_buff_val_16_V_2', nnet_stream/solution1/nnet.cpp:171) on array 'pool_buff.val[16].V', nnet_stream/solution1/nnet.cpp:158 [488]  (2.32 ns)
	'icmp' operation ('tmp_20_2', nnet_stream/solution1/nnet.cpp:171) [490]  (2.45 ns)
	'select' operation ('pool_buff_val_V_load_162', nnet_stream/solution1/nnet.cpp:171) [491]  (0 ns)
	'select' operation ('storemerge_2', nnet_stream/solution1/nnet.cpp:167) [492]  (1.37 ns)

 <State 44>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_2_1', nnet_stream/solution1/nnet.cpp:171) [529]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [530]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [539]  (3.63 ns)

 <State 45>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_2_1_1', nnet_stream/solution1/nnet.cpp:171) [541]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [542]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [543]  (3.63 ns)

 <State 46>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_2_1_2', nnet_stream/solution1/nnet.cpp:171) [548]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [549]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [559]  (3.63 ns)

 <State 47>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_2_1_3', nnet_stream/solution1/nnet.cpp:171) [561]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [562]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [563]  (3.63 ns)

 <State 48>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_2_1_4', nnet_stream/solution1/nnet.cpp:171) [568]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [569]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [579]  (3.63 ns)

 <State 49>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_2_1_5', nnet_stream/solution1/nnet.cpp:171) [581]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [582]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [583]  (3.63 ns)

 <State 50>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_2_1_6', nnet_stream/solution1/nnet.cpp:171) [588]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [589]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [599]  (3.63 ns)

 <State 51>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_2_1_7', nnet_stream/solution1/nnet.cpp:171) [601]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [602]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [603]  (3.63 ns)

 <State 52>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [613]  (3.63 ns)

 <State 53>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [618]  (3.63 ns)

 <State 54>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [623]  (3.63 ns)

 <State 55>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [628]  (3.63 ns)

 <State 56>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [633]  (3.63 ns)

 <State 57>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [638]  (3.63 ns)

 <State 58>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [643]  (3.63 ns)

 <State 59>: 6.14ns
The critical path consists of the following:
	'load' operation ('pool_buff_val_24_V_2', nnet_stream/solution1/nnet.cpp:171) on array 'pool_buff.val[24].V', nnet_stream/solution1/nnet.cpp:158 [608]  (2.32 ns)
	'icmp' operation ('tmp_20_3', nnet_stream/solution1/nnet.cpp:171) [610]  (2.45 ns)
	'select' operation ('pool_buff_val_V_load_174', nnet_stream/solution1/nnet.cpp:171) [611]  (0 ns)
	'select' operation ('storemerge_3', nnet_stream/solution1/nnet.cpp:167) [612]  (1.37 ns)

 <State 60>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_3_1', nnet_stream/solution1/nnet.cpp:171) [649]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [650]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [659]  (3.63 ns)

 <State 61>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_3_1_1', nnet_stream/solution1/nnet.cpp:171) [661]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [662]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [663]  (3.63 ns)

 <State 62>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_3_1_2', nnet_stream/solution1/nnet.cpp:171) [668]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [669]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [679]  (3.63 ns)

 <State 63>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_3_1_3', nnet_stream/solution1/nnet.cpp:171) [681]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [682]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [683]  (3.63 ns)

 <State 64>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_3_1_4', nnet_stream/solution1/nnet.cpp:171) [688]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [689]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [699]  (3.63 ns)

 <State 65>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_3_1_5', nnet_stream/solution1/nnet.cpp:171) [701]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [702]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [703]  (3.63 ns)

 <State 66>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_3_1_6', nnet_stream/solution1/nnet.cpp:171) [708]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [709]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [719]  (3.63 ns)

 <State 67>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_3_1_7', nnet_stream/solution1/nnet.cpp:171) [721]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [722]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [723]  (3.63 ns)

 <State 68>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [733]  (3.63 ns)

 <State 69>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [738]  (3.63 ns)

 <State 70>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [743]  (3.63 ns)

 <State 71>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [748]  (3.63 ns)

 <State 72>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [753]  (3.63 ns)

 <State 73>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [758]  (3.63 ns)

 <State 74>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [763]  (3.63 ns)

 <State 75>: 6.14ns
The critical path consists of the following:
	'load' operation ('pool_buff_val_32_V_2', nnet_stream/solution1/nnet.cpp:171) on array 'pool_buff.val[32].V', nnet_stream/solution1/nnet.cpp:158 [728]  (2.32 ns)
	'icmp' operation ('tmp_20_4', nnet_stream/solution1/nnet.cpp:171) [730]  (2.45 ns)
	'select' operation ('pool_buff_val_V_load_186', nnet_stream/solution1/nnet.cpp:171) [731]  (0 ns)
	'select' operation ('storemerge_4', nnet_stream/solution1/nnet.cpp:167) [732]  (1.37 ns)

 <State 76>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_4_1', nnet_stream/solution1/nnet.cpp:171) [769]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [770]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [779]  (3.63 ns)

 <State 77>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_4_1_1', nnet_stream/solution1/nnet.cpp:171) [781]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [782]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [783]  (3.63 ns)

 <State 78>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_4_1_2', nnet_stream/solution1/nnet.cpp:171) [788]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [789]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [799]  (3.63 ns)

 <State 79>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_4_1_3', nnet_stream/solution1/nnet.cpp:171) [801]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [802]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [803]  (3.63 ns)

 <State 80>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_4_1_4', nnet_stream/solution1/nnet.cpp:171) [808]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [809]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [819]  (3.63 ns)

 <State 81>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_4_1_5', nnet_stream/solution1/nnet.cpp:171) [821]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [822]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [823]  (3.63 ns)

 <State 82>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_4_1_6', nnet_stream/solution1/nnet.cpp:171) [828]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [829]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [839]  (3.63 ns)

 <State 83>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_4_1_7', nnet_stream/solution1/nnet.cpp:171) [841]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [842]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [843]  (3.63 ns)

 <State 84>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [853]  (3.63 ns)

 <State 85>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [858]  (3.63 ns)

 <State 86>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [863]  (3.63 ns)

 <State 87>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [868]  (3.63 ns)

 <State 88>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [873]  (3.63 ns)

 <State 89>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [878]  (3.63 ns)

 <State 90>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [883]  (3.63 ns)

 <State 91>: 6.14ns
The critical path consists of the following:
	'load' operation ('pool_buff_val_40_V_2', nnet_stream/solution1/nnet.cpp:171) on array 'pool_buff.val[40].V', nnet_stream/solution1/nnet.cpp:158 [848]  (2.32 ns)
	'icmp' operation ('tmp_20_5', nnet_stream/solution1/nnet.cpp:171) [850]  (2.45 ns)
	'select' operation ('pool_buff_val_V_load_198', nnet_stream/solution1/nnet.cpp:171) [851]  (0 ns)
	'select' operation ('storemerge_5', nnet_stream/solution1/nnet.cpp:167) [852]  (1.37 ns)

 <State 92>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_5_1', nnet_stream/solution1/nnet.cpp:171) [889]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [890]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [899]  (3.63 ns)

 <State 93>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_5_1_1', nnet_stream/solution1/nnet.cpp:171) [901]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [902]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [903]  (3.63 ns)

 <State 94>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_5_1_2', nnet_stream/solution1/nnet.cpp:171) [908]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [909]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [919]  (3.63 ns)

 <State 95>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_5_1_3', nnet_stream/solution1/nnet.cpp:171) [921]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [922]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [923]  (3.63 ns)

 <State 96>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_5_1_4', nnet_stream/solution1/nnet.cpp:171) [928]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [929]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [939]  (3.63 ns)

 <State 97>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_5_1_5', nnet_stream/solution1/nnet.cpp:171) [941]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [942]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [943]  (3.63 ns)

 <State 98>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_5_1_6', nnet_stream/solution1/nnet.cpp:171) [948]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [949]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [959]  (3.63 ns)

 <State 99>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_5_1_7', nnet_stream/solution1/nnet.cpp:171) [961]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [962]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [963]  (3.63 ns)

 <State 100>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [973]  (3.63 ns)

 <State 101>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [978]  (3.63 ns)

 <State 102>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [983]  (3.63 ns)

 <State 103>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [988]  (3.63 ns)

 <State 104>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [993]  (3.63 ns)

 <State 105>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [998]  (3.63 ns)

 <State 106>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1003]  (3.63 ns)

 <State 107>: 6.14ns
The critical path consists of the following:
	'load' operation ('pool_buff_val_48_V_2', nnet_stream/solution1/nnet.cpp:171) on array 'pool_buff.val[48].V', nnet_stream/solution1/nnet.cpp:158 [968]  (2.32 ns)
	'icmp' operation ('tmp_20_6', nnet_stream/solution1/nnet.cpp:171) [970]  (2.45 ns)
	'select' operation ('pool_buff_val_V_load_210', nnet_stream/solution1/nnet.cpp:171) [971]  (0 ns)
	'select' operation ('storemerge_6', nnet_stream/solution1/nnet.cpp:167) [972]  (1.37 ns)

 <State 108>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_6_1', nnet_stream/solution1/nnet.cpp:171) [1009]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1010]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1019]  (3.63 ns)

 <State 109>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_6_1_1', nnet_stream/solution1/nnet.cpp:171) [1021]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1022]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1023]  (3.63 ns)

 <State 110>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_6_1_2', nnet_stream/solution1/nnet.cpp:171) [1028]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1029]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1039]  (3.63 ns)

 <State 111>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_6_1_3', nnet_stream/solution1/nnet.cpp:171) [1041]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1042]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1043]  (3.63 ns)

 <State 112>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_6_1_4', nnet_stream/solution1/nnet.cpp:171) [1048]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1049]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1059]  (3.63 ns)

 <State 113>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_6_1_5', nnet_stream/solution1/nnet.cpp:171) [1061]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1062]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1063]  (3.63 ns)

 <State 114>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_6_1_6', nnet_stream/solution1/nnet.cpp:171) [1068]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1069]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1079]  (3.63 ns)

 <State 115>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_6_1_7', nnet_stream/solution1/nnet.cpp:171) [1081]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1082]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1083]  (3.63 ns)

 <State 116>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1093]  (3.63 ns)

 <State 117>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1098]  (3.63 ns)

 <State 118>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1103]  (3.63 ns)

 <State 119>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1108]  (3.63 ns)

 <State 120>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1113]  (3.63 ns)

 <State 121>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1118]  (3.63 ns)

 <State 122>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1123]  (3.63 ns)

 <State 123>: 6.14ns
The critical path consists of the following:
	'load' operation ('pool_buff_val_56_V_2', nnet_stream/solution1/nnet.cpp:171) on array 'pool_buff.val[56].V', nnet_stream/solution1/nnet.cpp:158 [1088]  (2.32 ns)
	'icmp' operation ('tmp_20_7', nnet_stream/solution1/nnet.cpp:171) [1090]  (2.45 ns)
	'select' operation ('pool_buff_val_V_load_222', nnet_stream/solution1/nnet.cpp:171) [1091]  (0 ns)
	'select' operation ('storemerge_7', nnet_stream/solution1/nnet.cpp:167) [1092]  (1.37 ns)

 <State 124>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_7_1', nnet_stream/solution1/nnet.cpp:171) [1129]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1130]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1139]  (3.63 ns)

 <State 125>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_7_1_1', nnet_stream/solution1/nnet.cpp:171) [1141]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1142]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1143]  (3.63 ns)

 <State 126>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_7_1_2', nnet_stream/solution1/nnet.cpp:171) [1148]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1149]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1159]  (3.63 ns)

 <State 127>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_7_1_3', nnet_stream/solution1/nnet.cpp:171) [1161]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1162]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1163]  (3.63 ns)

 <State 128>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_7_1_4', nnet_stream/solution1/nnet.cpp:171) [1168]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1169]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1179]  (3.63 ns)

 <State 129>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_7_1_5', nnet_stream/solution1/nnet.cpp:171) [1181]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1182]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1183]  (3.63 ns)

 <State 130>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_7_1_6', nnet_stream/solution1/nnet.cpp:171) [1188]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1189]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1199]  (3.63 ns)

 <State 131>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_7_1_7', nnet_stream/solution1/nnet.cpp:171) [1201]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1202]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1203]  (3.63 ns)

 <State 132>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1213]  (3.63 ns)

 <State 133>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1218]  (3.63 ns)

 <State 134>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1223]  (3.63 ns)

 <State 135>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1228]  (3.63 ns)

 <State 136>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1233]  (3.63 ns)

 <State 137>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1238]  (3.63 ns)

 <State 138>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1243]  (3.63 ns)

 <State 139>: 6.14ns
The critical path consists of the following:
	'load' operation ('pool_buff_val_64_V_2', nnet_stream/solution1/nnet.cpp:171) on array 'pool_buff.val[64].V', nnet_stream/solution1/nnet.cpp:158 [1208]  (2.32 ns)
	'icmp' operation ('tmp_20_8', nnet_stream/solution1/nnet.cpp:171) [1210]  (2.45 ns)
	'select' operation ('pool_buff_val_V_load_234', nnet_stream/solution1/nnet.cpp:171) [1211]  (0 ns)
	'select' operation ('storemerge_8', nnet_stream/solution1/nnet.cpp:167) [1212]  (1.37 ns)

 <State 140>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_8_1', nnet_stream/solution1/nnet.cpp:171) [1249]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1250]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1259]  (3.63 ns)

 <State 141>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_8_1_1', nnet_stream/solution1/nnet.cpp:171) [1261]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1262]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1263]  (3.63 ns)

 <State 142>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_8_1_2', nnet_stream/solution1/nnet.cpp:171) [1268]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1269]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1279]  (3.63 ns)

 <State 143>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_8_1_3', nnet_stream/solution1/nnet.cpp:171) [1281]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1282]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1283]  (3.63 ns)

 <State 144>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_8_1_4', nnet_stream/solution1/nnet.cpp:171) [1288]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1289]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1299]  (3.63 ns)

 <State 145>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_8_1_5', nnet_stream/solution1/nnet.cpp:171) [1301]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1302]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1303]  (3.63 ns)

 <State 146>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_8_1_6', nnet_stream/solution1/nnet.cpp:171) [1308]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1309]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1319]  (3.63 ns)

 <State 147>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_8_1_7', nnet_stream/solution1/nnet.cpp:171) [1321]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1322]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1323]  (3.63 ns)

 <State 148>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1333]  (3.63 ns)

 <State 149>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1338]  (3.63 ns)

 <State 150>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1343]  (3.63 ns)

 <State 151>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1348]  (3.63 ns)

 <State 152>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1353]  (3.63 ns)

 <State 153>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1358]  (3.63 ns)

 <State 154>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1363]  (3.63 ns)

 <State 155>: 6.14ns
The critical path consists of the following:
	'load' operation ('pool_buff_val_72_V_2', nnet_stream/solution1/nnet.cpp:171) on array 'pool_buff.val[72].V', nnet_stream/solution1/nnet.cpp:158 [1328]  (2.32 ns)
	'icmp' operation ('tmp_20_9', nnet_stream/solution1/nnet.cpp:171) [1330]  (2.45 ns)
	'select' operation ('pool_buff_val_V_load_246', nnet_stream/solution1/nnet.cpp:171) [1331]  (0 ns)
	'select' operation ('storemerge_9', nnet_stream/solution1/nnet.cpp:167) [1332]  (1.37 ns)

 <State 156>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_9_1', nnet_stream/solution1/nnet.cpp:171) [1369]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1370]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1379]  (3.63 ns)

 <State 157>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_9_1_1', nnet_stream/solution1/nnet.cpp:171) [1381]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1382]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1383]  (3.63 ns)

 <State 158>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_9_1_2', nnet_stream/solution1/nnet.cpp:171) [1388]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1389]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1399]  (3.63 ns)

 <State 159>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_9_1_3', nnet_stream/solution1/nnet.cpp:171) [1401]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1402]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1403]  (3.63 ns)

 <State 160>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_9_1_4', nnet_stream/solution1/nnet.cpp:171) [1408]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1409]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1419]  (3.63 ns)

 <State 161>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_9_1_5', nnet_stream/solution1/nnet.cpp:171) [1421]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1422]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1423]  (3.63 ns)

 <State 162>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_9_1_6', nnet_stream/solution1/nnet.cpp:171) [1428]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1429]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1439]  (3.63 ns)

 <State 163>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_9_1_7', nnet_stream/solution1/nnet.cpp:171) [1441]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1442]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1443]  (3.63 ns)

 <State 164>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1453]  (3.63 ns)

 <State 165>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1458]  (3.63 ns)

 <State 166>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1463]  (3.63 ns)

 <State 167>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1468]  (3.63 ns)

 <State 168>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1473]  (3.63 ns)

 <State 169>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1478]  (3.63 ns)

 <State 170>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1483]  (3.63 ns)

 <State 171>: 6.14ns
The critical path consists of the following:
	'load' operation ('pool_buff_val_80_V_2', nnet_stream/solution1/nnet.cpp:171) on array 'pool_buff.val[80].V', nnet_stream/solution1/nnet.cpp:158 [1448]  (2.32 ns)
	'icmp' operation ('tmp_20_s', nnet_stream/solution1/nnet.cpp:171) [1450]  (2.45 ns)
	'select' operation ('pool_buff_val_V_load_258', nnet_stream/solution1/nnet.cpp:171) [1451]  (0 ns)
	'select' operation ('storemerge_s', nnet_stream/solution1/nnet.cpp:167) [1452]  (1.37 ns)

 <State 172>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_10_1', nnet_stream/solution1/nnet.cpp:171) [1489]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1490]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1499]  (3.63 ns)

 <State 173>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_10_1_1', nnet_stream/solution1/nnet.cpp:171) [1501]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1502]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1503]  (3.63 ns)

 <State 174>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_10_1_2', nnet_stream/solution1/nnet.cpp:171) [1508]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1509]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1519]  (3.63 ns)

 <State 175>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_10_1_3', nnet_stream/solution1/nnet.cpp:171) [1521]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1522]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1523]  (3.63 ns)

 <State 176>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_10_1_4', nnet_stream/solution1/nnet.cpp:171) [1528]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1529]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1539]  (3.63 ns)

 <State 177>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_10_1_5', nnet_stream/solution1/nnet.cpp:171) [1541]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1542]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1543]  (3.63 ns)

 <State 178>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_10_1_6', nnet_stream/solution1/nnet.cpp:171) [1548]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1549]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1559]  (3.63 ns)

 <State 179>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_10_1_7', nnet_stream/solution1/nnet.cpp:171) [1561]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1562]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1563]  (3.63 ns)

 <State 180>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1573]  (3.63 ns)

 <State 181>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1578]  (3.63 ns)

 <State 182>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1583]  (3.63 ns)

 <State 183>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1588]  (3.63 ns)

 <State 184>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1593]  (3.63 ns)

 <State 185>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1598]  (3.63 ns)

 <State 186>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1603]  (3.63 ns)

 <State 187>: 6.14ns
The critical path consists of the following:
	'load' operation ('pool_buff_val_88_V_2', nnet_stream/solution1/nnet.cpp:171) on array 'pool_buff.val[88].V', nnet_stream/solution1/nnet.cpp:158 [1568]  (2.32 ns)
	'icmp' operation ('tmp_20_10', nnet_stream/solution1/nnet.cpp:171) [1570]  (2.45 ns)
	'select' operation ('pool_buff_val_V_load_270', nnet_stream/solution1/nnet.cpp:171) [1571]  (0 ns)
	'select' operation ('storemerge_10', nnet_stream/solution1/nnet.cpp:167) [1572]  (1.37 ns)

 <State 188>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_11_1', nnet_stream/solution1/nnet.cpp:171) [1609]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1610]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1619]  (3.63 ns)

 <State 189>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_11_1_1', nnet_stream/solution1/nnet.cpp:171) [1621]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1622]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1623]  (3.63 ns)

 <State 190>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_11_1_2', nnet_stream/solution1/nnet.cpp:171) [1628]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1629]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1639]  (3.63 ns)

 <State 191>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_11_1_3', nnet_stream/solution1/nnet.cpp:171) [1641]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1642]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1643]  (3.63 ns)

 <State 192>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_11_1_4', nnet_stream/solution1/nnet.cpp:171) [1648]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1649]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1659]  (3.63 ns)

 <State 193>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_11_1_5', nnet_stream/solution1/nnet.cpp:171) [1661]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1662]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1663]  (3.63 ns)

 <State 194>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_11_1_6', nnet_stream/solution1/nnet.cpp:171) [1668]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1669]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1679]  (3.63 ns)

 <State 195>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_11_1_7', nnet_stream/solution1/nnet.cpp:171) [1681]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1682]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1683]  (3.63 ns)

 <State 196>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1693]  (3.63 ns)

 <State 197>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1698]  (3.63 ns)

 <State 198>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1703]  (3.63 ns)

 <State 199>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1708]  (3.63 ns)

 <State 200>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1713]  (3.63 ns)

 <State 201>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1718]  (3.63 ns)

 <State 202>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1723]  (3.63 ns)

 <State 203>: 6.14ns
The critical path consists of the following:
	'load' operation ('pool_buff_val_96_V_1', nnet_stream/solution1/nnet.cpp:171) on array 'pool_buff.val[96].V', nnet_stream/solution1/nnet.cpp:158 [1688]  (2.32 ns)
	'icmp' operation ('tmp_20_11', nnet_stream/solution1/nnet.cpp:171) [1690]  (2.45 ns)
	'select' operation ('pool_buff_val_V_load_282', nnet_stream/solution1/nnet.cpp:171) [1691]  (0 ns)
	'select' operation ('storemerge_11', nnet_stream/solution1/nnet.cpp:167) [1692]  (1.37 ns)

 <State 204>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_12_1', nnet_stream/solution1/nnet.cpp:171) [1729]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1730]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1739]  (3.63 ns)

 <State 205>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_12_1_1', nnet_stream/solution1/nnet.cpp:171) [1741]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1742]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1743]  (3.63 ns)

 <State 206>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_12_1_2', nnet_stream/solution1/nnet.cpp:171) [1748]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1749]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1759]  (3.63 ns)

 <State 207>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_12_1_3', nnet_stream/solution1/nnet.cpp:171) [1761]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1762]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1763]  (3.63 ns)

 <State 208>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_12_1_4', nnet_stream/solution1/nnet.cpp:171) [1768]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1769]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1779]  (3.63 ns)

 <State 209>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_12_1_5', nnet_stream/solution1/nnet.cpp:171) [1781]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1782]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1783]  (3.63 ns)

 <State 210>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_12_1_6', nnet_stream/solution1/nnet.cpp:171) [1788]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1789]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1799]  (3.63 ns)

 <State 211>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_12_1_7', nnet_stream/solution1/nnet.cpp:171) [1801]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1802]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1803]  (3.63 ns)

 <State 212>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1813]  (3.63 ns)

 <State 213>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1818]  (3.63 ns)

 <State 214>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1823]  (3.63 ns)

 <State 215>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1828]  (3.63 ns)

 <State 216>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1833]  (3.63 ns)

 <State 217>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1838]  (3.63 ns)

 <State 218>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:166) [1843]  (3.63 ns)

 <State 219>: 6.14ns
The critical path consists of the following:
	'load' operation ('pool_buff_val_104_V_2', nnet_stream/solution1/nnet.cpp:171) on array 'pool_buff.val[104].V', nnet_stream/solution1/nnet.cpp:158 [1808]  (2.32 ns)
	'icmp' operation ('tmp_20_12', nnet_stream/solution1/nnet.cpp:171) [1810]  (2.45 ns)
	'select' operation ('pool_buff_val_V_load_294', nnet_stream/solution1/nnet.cpp:171) [1811]  (0 ns)
	'select' operation ('storemerge_12', nnet_stream/solution1/nnet.cpp:167) [1812]  (1.37 ns)

 <State 220>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_13_1', nnet_stream/solution1/nnet.cpp:171) [1849]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1850]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1859]  (3.63 ns)

 <State 221>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_13_1_1', nnet_stream/solution1/nnet.cpp:171) [1861]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1862]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1863]  (3.63 ns)

 <State 222>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_13_1_2', nnet_stream/solution1/nnet.cpp:171) [1868]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1869]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1879]  (3.63 ns)

 <State 223>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_13_1_3', nnet_stream/solution1/nnet.cpp:171) [1881]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1882]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1883]  (3.63 ns)

 <State 224>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_13_1_4', nnet_stream/solution1/nnet.cpp:171) [1888]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1889]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1899]  (3.63 ns)

 <State 225>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_13_1_5', nnet_stream/solution1/nnet.cpp:171) [1901]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1902]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1903]  (3.63 ns)

 <State 226>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_13_1_6', nnet_stream/solution1/nnet.cpp:171) [1908]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1909]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1919]  (3.63 ns)

 <State 227>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_20_13_1_7', nnet_stream/solution1/nnet.cpp:171) [1921]  (2.45 ns)
	'select' operation ('tmp.V', nnet_stream/solution1/nnet.cpp:171) [1922]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:175) [1923]  (3.63 ns)

 <State 228>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:179) [1928]  (3.63 ns)

 <State 229>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:179) [1929]  (3.63 ns)

 <State 230>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:179) [1930]  (3.63 ns)

 <State 231>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:179) [1931]  (3.63 ns)

 <State 232>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:179) [1932]  (3.63 ns)

 <State 233>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:179) [1933]  (3.63 ns)

 <State 234>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:179) [1934]  (3.63 ns)

 <State 235>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('skip_col', nnet_stream/solution1/nnet.cpp:182) with incoming values : ('skip_col_2', nnet_stream/solution1/nnet.cpp:182) [1943]  (1.77 ns)

 <State 236>: 2.3ns
The critical path consists of the following:
	'icmp' operation ('exitcond4', nnet_stream/solution1/nnet.cpp:182) [1944]  (1.36 ns)
	blocking operation 0.931 ns on control path)

 <State 237>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:184) [1957]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
