<profile>
    <ReportVersion>
        <Version>2022.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>atax</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.248</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>6643</Best-caseLatency>
            <Average-caseLatency>6643</Average-caseLatency>
            <Worst-caseLatency>6643</Worst-caseLatency>
            <Best-caseRealTimeLatency>33.215 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>33.215 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>33.215 us</Worst-caseRealTimeLatency>
            <Interval-min>6644</Interval-min>
            <Interval-max>6644</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>320</DSP>
            <FF>35932</FF>
            <LUT>30501</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_address1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_address0</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_ce0</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_q0</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_out_address0</name>
            <Object>y_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_out_ce0</name>
            <Object>y_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_out_we0</name>
            <Object>y_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_out_d0</name>
            <Object>y_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>atax</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_atax_Pipeline_lprd_1_fu_947</InstName>
                    <ModuleName>atax_Pipeline_lprd_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>947</ID>
                    <BindInstances>add_ln11_fu_1731_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_atax_Pipeline_lp1_fu_1089</InstName>
                    <ModuleName>atax_Pipeline_lp1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1089</ID>
                    <BindInstances>add_ln20_fu_2113_p2 fadd_32ns_32ns_32_5_full_dsp_1_U72 fadd_32ns_32ns_32_5_full_dsp_1_U73 fadd_32ns_32ns_32_5_full_dsp_1_U74 fadd_32ns_32ns_32_5_full_dsp_1_U75 fadd_32ns_32ns_32_5_full_dsp_1_U76 fadd_32ns_32ns_32_5_full_dsp_1_U77 fadd_32ns_32ns_32_5_full_dsp_1_U78 fadd_32ns_32ns_32_5_full_dsp_1_U79 fadd_32ns_32ns_32_5_full_dsp_1_U80 fadd_32ns_32ns_32_5_full_dsp_1_U81 fadd_32ns_32ns_32_5_full_dsp_1_U82 fadd_32ns_32ns_32_5_full_dsp_1_U83 fadd_32ns_32ns_32_5_full_dsp_1_U84 fadd_32ns_32ns_32_5_full_dsp_1_U85 fadd_32ns_32ns_32_5_full_dsp_1_U86 fadd_32ns_32ns_32_5_full_dsp_1_U87 fadd_32ns_32ns_32_5_full_dsp_1_U88 fadd_32ns_32ns_32_5_full_dsp_1_U89 fadd_32ns_32ns_32_5_full_dsp_1_U90 fadd_32ns_32ns_32_5_full_dsp_1_U91 fadd_32ns_32ns_32_5_full_dsp_1_U92 fadd_32ns_32ns_32_5_full_dsp_1_U93 fadd_32ns_32ns_32_5_full_dsp_1_U94 fadd_32ns_32ns_32_5_full_dsp_1_U95 fadd_32ns_32ns_32_5_full_dsp_1_U96 fadd_32ns_32ns_32_5_full_dsp_1_U97 fadd_32ns_32ns_32_5_full_dsp_1_U98 fadd_32ns_32ns_32_5_full_dsp_1_U99 fadd_32ns_32ns_32_5_full_dsp_1_U100 fadd_32ns_32ns_32_5_full_dsp_1_U101 fadd_32ns_32ns_32_5_full_dsp_1_U102 fadd_32ns_32ns_32_5_full_dsp_1_U103 fadd_32ns_32ns_32_5_full_dsp_1_U104 fadd_32ns_32ns_32_5_full_dsp_1_U105 fadd_32ns_32ns_32_5_full_dsp_1_U106 fadd_32ns_32ns_32_5_full_dsp_1_U107 fadd_32ns_32ns_32_5_full_dsp_1_U108 fadd_32ns_32ns_32_5_full_dsp_1_U109 fadd_32ns_32ns_32_5_full_dsp_1_U110 fadd_32ns_32ns_32_5_full_dsp_1_U111 fadd_32ns_32ns_32_5_full_dsp_1_U112 fadd_32ns_32ns_32_5_full_dsp_1_U113 fadd_32ns_32ns_32_5_full_dsp_1_U114 fadd_32ns_32ns_32_5_full_dsp_1_U115 fadd_32ns_32ns_32_5_full_dsp_1_U116 fadd_32ns_32ns_32_5_full_dsp_1_U117 fadd_32ns_32ns_32_5_full_dsp_1_U118 fadd_32ns_32ns_32_5_full_dsp_1_U119 fadd_32ns_32ns_32_5_full_dsp_1_U120 fadd_32ns_32ns_32_5_full_dsp_1_U121 fadd_32ns_32ns_32_5_full_dsp_1_U122 fadd_32ns_32ns_32_5_full_dsp_1_U123 fadd_32ns_32ns_32_5_full_dsp_1_U124 fmul_32ns_32ns_32_4_max_dsp_1_U189 fadd_32ns_32ns_32_5_full_dsp_1_U125 fmul_32ns_32ns_32_4_max_dsp_1_U190 fadd_32ns_32ns_32_5_full_dsp_1_U126 fmul_32ns_32ns_32_4_max_dsp_1_U191 fadd_32ns_32ns_32_5_full_dsp_1_U127 fmul_32ns_32ns_32_4_max_dsp_1_U192 fadd_32ns_32ns_32_5_full_dsp_1_U128 fmul_32ns_32ns_32_4_max_dsp_1_U193 fadd_32ns_32ns_32_5_full_dsp_1_U129 fmul_32ns_32ns_32_4_max_dsp_1_U194 fadd_32ns_32ns_32_5_full_dsp_1_U130 fmul_32ns_32ns_32_4_max_dsp_1_U195 fadd_32ns_32ns_32_5_full_dsp_1_U131 fmul_32ns_32ns_32_4_max_dsp_1_U196 fadd_32ns_32ns_32_5_full_dsp_1_U132 fmul_32ns_32ns_32_4_max_dsp_1_U197 fadd_32ns_32ns_32_5_full_dsp_1_U133</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_atax_Pipeline_lp3_fu_1224</InstName>
                    <ModuleName>atax_Pipeline_lp3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1224</ID>
                    <BindInstances>add_ln26_fu_2178_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_atax_Pipeline_lpwr_1_fu_1294</InstName>
                    <ModuleName>atax_Pipeline_lpwr_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1294</ID>
                    <BindInstances>add_ln32_fu_80_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>buff_A_0_U buff_A_1_U buff_A_2_U buff_A_3_U buff_A_4_U buff_A_5_U buff_A_6_U buff_A_7_U buff_A_8_U buff_A_9_U buff_A_10_U buff_A_11_U buff_A_12_U buff_A_13_U buff_A_14_U buff_A_15_U buff_A_16_U buff_A_17_U buff_A_18_U buff_A_19_U buff_A_20_U buff_A_21_U buff_A_22_U buff_A_23_U buff_A_24_U buff_A_25_U buff_A_26_U buff_A_27_U buff_A_28_U buff_A_29_U buff_A_30_U buff_A_31_U buff_A_32_U buff_A_33_U buff_A_34_U buff_A_35_U buff_A_36_U buff_A_37_U buff_A_38_U buff_A_39_U buff_A_40_U buff_A_41_U buff_A_42_U buff_A_43_U buff_A_44_U buff_A_45_U buff_A_46_U buff_A_47_U buff_A_48_U buff_A_49_U buff_A_50_U buff_A_51_U buff_A_52_U buff_A_53_U buff_A_54_U buff_A_55_U buff_A_56_U buff_A_57_U buff_A_58_U buff_A_59_U buff_A_60_U buff_A_61_U buff_A_62_U buff_A_63_U buff_x_U buff_y_out_U tmp1_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>atax_Pipeline_lprd_1</Name>
            <Loops>
                <lprd_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.344</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2050</Best-caseLatency>
                    <Average-caseLatency>2050</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2050</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lprd_1>
                        <Name>lprd_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>64</TripCount>
                        <Latency>2048</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lprd_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>56</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1293</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lprd_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_1731_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:11" URAM="0" VARIABLE="add_ln11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>atax_Pipeline_lp1</Name>
            <Loops>
                <lp1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.021</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>390</Best-caseLatency>
                    <Average-caseLatency>390</Average-caseLatency>
                    <Worst-caseLatency>390</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>390</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lp1>
                        <Name>lp1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>64</TripCount>
                        <Latency>388</Latency>
                        <AbsoluteTimeLatency>1.940 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>326</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lp1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>151</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>18924</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>14469</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_2113_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U72" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U73" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U74" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U75" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U76" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U77" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U78" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U79" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U80" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U81" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U82" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U83" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U84" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U85" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U86" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U87" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U88" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U89" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U90" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U91" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U92" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U93" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U94" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U95" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U96" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U97" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U98" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U99" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U100" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U101" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U102" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U103" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U104" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U105" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U106" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U107" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U108" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U109" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U110" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U111" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U112" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U113" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U114" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U115" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U116" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U117" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U118" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U119" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U120" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U121" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U122" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U123" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U124" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U189" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="mul_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U125" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U190" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="mul_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U126" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U191" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="mul_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U127" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U192" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="mul_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U128" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U193" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="mul_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U129" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U194" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="mul_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U130" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U195" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="mul_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U131" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U196" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="mul_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U132" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U197" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="mul_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U133" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:22" URAM="0" VARIABLE="add_62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>atax_Pipeline_lp3</Name>
            <Loops>
                <lp3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.248</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4098</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lp3>
                        <Name>lp3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>64</TripCount>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>20.480 us</AbsoluteTimeLatency>
                        <PipelineII>64</PipelineII>
                        <PipelineDepth>64</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lp3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4424</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1531</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_2178_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:26" URAM="0" VARIABLE="add_ln26"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>atax_Pipeline_lpwr_1</Name>
            <Loops>
                <lpwr_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.398</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lpwr_1>
                        <Name>lpwr_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lpwr_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>63</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lpwr_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_80_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:32" URAM="0" VARIABLE="add_ln32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>atax</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.248</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6643</Best-caseLatency>
                    <Average-caseLatency>6643</Average-caseLatency>
                    <Worst-caseLatency>6643</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.215 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>33.215 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>33.215 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6644</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>320</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>35932</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>30501</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_0_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_1_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_2_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_3_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_4_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_5_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_6_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_7_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_8_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_9_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_10_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_11_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_12_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_13_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_14_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_15_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_16_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_17_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_18_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_19_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_20_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_21_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_22_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_23_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_24_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_25_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_26_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_27_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_28_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_29_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_30_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_31_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_32_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_33_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_34_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_35_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_36_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_37_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_38_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_39_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_40_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_41_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_42_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_43_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_44_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_45_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_46_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_47_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_48_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_49_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_50_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_51_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_52_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_53_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_54_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_55_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_56_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_57_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_58_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_59_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_60_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_61_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_62_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_A_63_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:6" URAM="0" VARIABLE="buff_A_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buff_x_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:7" URAM="0" VARIABLE="buff_x"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buff_y_out_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:8" URAM="0" VARIABLE="buff_y_out"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="tmp1_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/atax/atax.c:9" URAM="0" VARIABLE="tmp1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_address1" name="A_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce1" name="A_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q1" name="A_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="x_address0" name="x_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="x_ce0" name="x_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="x_q0" name="x_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y_out" index="2" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="y_out_address0" name="y_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="y_out_ce0" name="y_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="y_out_we0" name="y_out_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="y_out_d0" name="y_out_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="A_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="x_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y_out_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="y_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y_out_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="y_out_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y_out_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="A_address0">12, , </column>
                    <column name="A_address1">12, , </column>
                    <column name="A_q0">32, , </column>
                    <column name="A_q1">32, , </column>
                    <column name="x_address0">6, , </column>
                    <column name="x_q0">32, , </column>
                    <column name="y_out_address0">6, , </column>
                    <column name="y_out_d0">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, float*</column>
                    <column name="x">in, float*</column>
                    <column name="y_out">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_address0, port, offset, </column>
                    <column name="A">A_ce0, port, , </column>
                    <column name="A">A_q0, port, , </column>
                    <column name="A">A_address1, port, offset, </column>
                    <column name="A">A_ce1, port, , </column>
                    <column name="A">A_q1, port, , </column>
                    <column name="x">x_address0, port, offset, </column>
                    <column name="x">x_ce0, port, , </column>
                    <column name="x">x_q0, port, , </column>
                    <column name="y_out">y_out_address0, port, offset, </column>
                    <column name="y_out">y_out_ce0, port, , </column>
                    <column name="y_out">y_out_we0, port, , </column>
                    <column name="y_out">y_out_d0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

