#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Jun 22 16:25:52 2016
# Process ID: 14976
# Current directory: /home/josefonseca/Documents/thesis/verilog/network
# Command line: vivado
# Log file: /home/josefonseca/Documents/thesis/verilog/network/vivado.log
# Journal file: /home/josefonseca/Documents/thesis/verilog/network/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/network/array_prod.v" into library work [/home/josefonseca/Documents/thesis/verilog/network/array_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/network/dot_prod.v" into library work [/home/josefonseca/Documents/thesis/verilog/network/dot_prod.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/network/gate.v" into library work [/home/josefonseca/Documents/thesis/verilog/network/gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/network/network.v" into library work [/home/josefonseca/Documents/thesis/verilog/network/network.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/network/sigmoid.v" into library work [/home/josefonseca/Documents/thesis/verilog/network/sigmoid.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/network/tanh.v" into library work [/home/josefonseca/Documents/thesis/verilog/network/tanh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/network/test.v" into library work [/home/josefonseca/Documents/thesis/verilog/network/test.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/network/top_network.v" into library work [/home/josefonseca/Documents/thesis/verilog/network/top_network.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/josefonseca/Documents/thesis/verilog/network/weightRAM.v" into library work [/home/josefonseca/Documents/thesis/verilog/network/weightRAM.v:1]
[Wed Jun 22 16:26:20 2016] Launched synth_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_2/runme.log
launch_runs impl_4
[Wed Jun 22 16:28:44 2016] Launched impl_4...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_4/runme.log
reset_run synth_2
launch_runs impl_4
[Wed Jun 22 16:35:38 2016] Launched synth_2...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/synth_2/runme.log
[Wed Jun 22 16:35:38 2016] Launched impl_4...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_4/runme.log
create_run impl_5 -parent_run synth_2 -flow {Vivado Implementation 2015} -strategy Area_Explore
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: lstm_const
Run is defaulting to parent run part: xc7z020clg484-1
current_run [get_runs impl_5]
set_property strategy Performance_ExplorePostRoutePhysOpt [get_runs impl_5]
launch_runs impl_5
[Wed Jun 22 16:41:31 2016] Launched impl_5...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/network/Synth/Synth.runs/impl_5/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 22 17:47:26 2016...
