<p align="center"><img src = 'https://github.com/Psomvanshi/Sobel_edge_detection/blob/master/images/zybo_xilinx.jpeg'></img></p>

# Sobel Edge Detection on Zybo Xilinx FPGA Board

![purple-divider](https://user-images.githubusercontent.com/7065401/52071927-c1cd7100-2562-11e9-908a-dde91ba14e59.png)

* We have perfomed real-time image processing on [Zybo Xilinx FPGA development kit](https://www.xilinx.com/products/boards-and-kits/1-pukio3.html). 

* We have incorporated the use of [Vivado HLS(high-level synthesis) tool](https://www.xilinx.com/products/design-tools/vivado/integration/esl-design.html) to easily implement our image processing algorithm in C++ instead of RTL(Right-transfer level). 
