fault:0.0371466819735
faults:0.0329273410449
spitfire5:0.0140598649163
circuit:0.0136551768811
minfaultlimit:0.0128882095066
spitfire1:0.0117165540969
processors:0.0115894615983
detected:0.0112511981865
asynchronous:0.0106095253508
stage:0.0101651955469
spitfire4:0.00937324327753
simulation:0.0091481705903
spf1:0.00702993245815
spf5:0.00702993245815
spf4:0.00702993245815
processor:0.00685206998486
partitioning:0.00650177928242
spitfire0:0.00585827704845
spf0:0.00585827704845
zamlog:0.00585827704845
undetected:0.00582400780811
s526:0.00567971636049
div16:0.00529598158105
speedups:0.00509660599073
circuits:0.00505472130096
synchronous:0.00486050163582
speedup:0.00484141873341
spit:0.00468662163876
aultlimit:0.00468662163876
pcont2:0.00468662163876
partitioned:0.00467456954916
pessimism:0.00378647757366
atpg:0.00377262923765
logic:0.00359883412209
s5378:0.00352267228756
spitfire3:0.00351496622907
piir8:0.00351496622907
1stage:0.00351496622907
sparccenter1000e:0.00351496622907
faulty:0.00334053044638
simulated:0.0032922739221
secs:0.00323555989339
minf:0.00318961486277
zambezi:0.00317758894863
pff:0.00317758894863
mult16:0.00317758894863
redundant:0.00306226360905
vectors:0.00301784984015
serial:0.00280941966753
gates:0.0027242534451
uniprocessor:0.00259395309901
coverages:0.00256669850407
iscas89:0.00256669850407
communicate:0.00256364070567
multiprocessor:0.0024764454649
fraction:0.00239008568856
dropped:0.00235042401453
algorith:0.00234551404497
ffigu:0.00234331081938
minvectorlimit:0.00234331081938
gammapff:0.00234331081938
1000e:0.00234331081938
fire1:0.00234331081938
checkforanymessages:0.00234331081938
genetically:0.00234331081938
scalable:0.00223439755155
communication:0.00217143060088
mpi:0.00214059353017
am2910:0.00211839263242
s1423:0.00198672616209
simulator:0.00198235455937
platform:0.00190549048393
ffe:0.00189323878683
async:0.00189323878683
overlap:0.00189234307345
segment:0.00189234307345
parallelizing:0.0018797979987
overcoming:0.00185088937914
detect:0.00161709116195
pipelined:0.00159884247441
pri:0.00156367602998
engineered:0.00153523450515
sequential:0.00150819430593
drops:0.00150107344014
detects:0.00145639910946
gammae:0.00142114427476
unknown:0.00141970210135
targets:0.00141702052943
counterparts:0.00139578243921
execution:0.00139196879868
seconds:0.0013480982442
simulates:0.00133661357043
simula:0.00132173012768
message:0.00125959194273
shared:0.00121084787706
partition:0.00120785504571
coverage:0.00119426809836
savings:0.00119426809836
portable:0.00118944496612
segments:0.00118547453397
helps:0.00117762995508
6837:0.00117165540969
simism:0.00117165540969
faultlimit:0.00117165540969
sparccenter:0.00117165540969
piir8o:0.00117165540969
11300:0.00117165540969
faultsimulate:0.00117165540969
2141:0.00117165540969
redundantcomputationoverheadcould:0.00117165540969
nicated:0.00117165540969
6829:0.00117165540969
fire2:0.00117165540969
fire5:0.00117165540969
19920:0.00117165540969
spitfire:0.00117165540969
5224partitioning:0.00117165540969
15069:0.00117165540969
numberofnewfaultsdetected:0.00117165540969
15004:0.00117165540969
minfault:0.00117165540969
sunsparccenter:0.00117165540969
ulaneously:0.00117165540969
asynchronousversion:0.00117165540969
initializing:0.00116426038375
sors:0.00114671288076
bottleneck:0.00113887317104
proach:0.00113826432377
viz:0.00113826432377
asynchronously:0.00113826432377
periodically:0.00112580508011
proces:0.0011219648695
list:0.00112129063883
simulating:0.00110050131921
communicated:0.00107722393523
ation:0.00107029676508
dahl:0.00105919631621
uts:0.00105919631621
h04:0.00105919631621
load:0.00103480659248
sun:0.00100038058373
microprogram:0.000993363081047
ffr:0.000993363081047
daa:0.000993363081047
prithviraj:0.000993363081047
0273:0.000993363081047
multicomput:0.000993363081047
vlsi:0.000991177279687
pessimistic:0.000985405826694
mary:0.000969587182178
italic:0.000969587182178
stages:0.000949853070582
generator:0.000947760243929
reasonably:0.000941333425319
distinguishing:0.000935179991078
broadcasts:0.000930521626137
1640:0.000910335672231
tition:0.000910335672231
sented:0.000910335672231
responses:0.000903757831046
gate:0.000895254667747
rithm:0.000891075713621
messages:0.000884149941698
partioning:0.000880668071889
prepended:0.000880668071889
0069:0.000880668071889
cuit:0.000880668071889
grading:0.000880668071889
sequencer:0.000880668071889
inp:0.000880668071889
platforms:0.000878815617117
passing:0.000864055543708
synchro:0.000855566168025
nization:0.000855566168025
parallelization:0.000855448080913
110:0.000837032540069
situ:0.000833806039969
divider:0.000833806039969
interfaced:0.000814598233748
1801:0.000814598233748
evalu:0.000814598233748
multiprocessors:0.000812672468319
95:0.000800444731829
grade:0.000797403715693
alterna:0.000797403715693
appreciable:0.000797403715693
aided:0.00079617873224
pay:0.00079617873224
outputs:0.000787638190746
sends:0.000787638190746
677:0.00078183801499
regulate:0.00078183801499
obviates:0.00078183801499
672:0.00078183801499
detections:0.000767617252576
5n:0.000767617252576
tradeoff:0.000765165913405
555:0.00075452584753
chine:0.00075452584753
quences:0.00075452584753
fault simulation:0.052066610426
good circuit:0.0210151461055
test set:0.0209845581861
parallel fault:0.0199090857841
detected faults:0.0154111659735
the fault:0.0143121342406
fault partitioning:0.0141269021424
each processor:0.0135047111586
logic simulation:0.0130166526065
fault list:0.0121666635348
of faults:0.0118456341158
two stage:0.0117711318527
set partitioned:0.0115583744801
single stage:0.0107396930758
circuit logic:0.010274110649
the test:0.00936530824563
faults detected:0.00920823687508
faults that:0.00905577788153
stage asynchronous:0.00898984681788
other processors:0.00876735573221
asynchronous communication:0.00855704856008
asynchronous algorithms:0.00820291735201
set partitioning:0.00794819284819
algorithm spitfire5:0.00770558298676
of fault:0.00768887388319
the good:0.00750669400896
test sequence:0.00728386590717
processor p:0.00691335600757
test vectors:0.00675569609705
faults are:0.00653255468407
redundant computation:0.00649334840089
detected fault:0.00642131915563
test segment:0.00642131915563
stage synchronous:0.00642131915563
all processors:0.00621610780821
random test:0.00616567580238
time speedup:0.00613882458339
8 processors:0.00608852117359
second stage:0.00594874971554
the circuit:0.00591473695987
fault simulator:0.00556572720077
are detected:0.00555356822952
undetected faults:0.00529684006404
stage algorithm:0.00529684006404
and speedups:0.00529684006404
partitioned fault:0.0051370553245
serial logic:0.0051370553245
minf aultlimit:0.0051370553245
algorithm spitfire1:0.0051370553245
sequence partitioning:0.0051370553245
partitioned parallel:0.0051370553245
speedup time:0.0051370553245
new faults:0.0051370553245
th vector:0.00511568715282
first stage:0.00507601590166
partitioned among:0.0050036472037
execution time:0.0050036214554
stage of:0.0049825827339
a fault:0.00495878088492
test sets:0.0049091204574
faults it:0.00484238641278
the processors:0.00473624242848
execution cost:0.00473386420601
been simulated:0.00473386420601
simulation is:0.00471291266556
execution times:0.00468399378782
detected by:0.00463990649169
circuit simulation:0.00463810600064
circuit fault:0.00442424128537
asynchronous algorithm:0.00442424128537
parallel test:0.00442424128537
simulation in:0.00437890483856
the serial:0.0042935157932
stage approach:0.00423747205123
of undetected:0.00423747205123
memory multiprocessor:0.00420781753491
shared memory:0.00415707278893
simulated is:0.00409254972226
in stage:0.00402953405506
the faults:0.00398766487747
stage 1:0.00394782438932
parallel platform:0.00387390913022
of minfaultlimit:0.00385279149338
sun sparccenter1000e:0.00385279149338
atpg test:0.00385279149338
communicate detected:0.00385279149338
synchronous two:0.00385279149338
spf0 spf1:0.00385279149338
all detected:0.00385279149338
spitfire5 on:0.00385279149338
spf1 spf4:0.00385279149338
and spitfire5:0.00385279149338
1stage n:0.00385279149338
processors and:0.00369517581238
test vector:0.00364193295359
its partition:0.00364193295359
parallel algorithms:0.00356820250834
parallel algorithm:0.00356319822934
vector k:0.00352324331565
concurrent fault:0.003515536008
simulation cost:0.003515536008
simulation bottleneck:0.003515536008
fault lists:0.003515536008
asynchronous parallel:0.00347110736173
circuit is:0.00339961693786
for fault:0.00339961693786
faults in:0.00337978762881
sequential circuit:0.00337784804853
the asynchronous:0.0033604178098
load on:0.00334148634686
lowest execution:0.00331818096402
faulty circuits:0.00331818096402
partitioning approaches:0.00331818096402
unknown state:0.00331818096402
synchronous counterparts:0.00331818096402
list of:0.00329880242355
detected at:0.00329621925556
a shared:0.00327366054585
is partitioned:0.0032217516038
the detected:0.00319013190198
between processors:0.00318795945539
processor simulates:0.00317810403842
their synchronous:0.00317810403842
fault coverages:0.00317810403842
entire list:0.00317810403842
detect faults:0.00317810403842
the fraction:0.00313216156989
fraction of:0.00308519525051
on 8:0.00307096673587
one stage:0.00307096673587
redundant work:0.00306941229169
faulty circuit:0.00306941229169
vector set:0.00306941229169
the faulty:0.0030442605868
helps in:0.0030442605868
n f:0.00301893841259
test generation:0.00299388446745
actual test:0.00298057231807
lists from:0.00298057231807
algorithm was:0.00294863874829
partitioning approach:0.00290543184767
communication cost:0.00284274928685
test generator:0.00284031852361
for test:0.00282371576956
simulation with:0.00280521168994
of detected:0.00278286360038
processors 8:0.00278286360038
faults which:0.00278286360038
p i:0.0027778797298
simulation based:0.00276967808299
make sense:0.00275259723952
these faults:0.00273144971519
vectors in:0.00272014105287
circuits on:0.00268492326894
fault coverage:0.00268492326894
vector has:0.00268492326894
the parallel:0.00264292114435
n th:0.00261581497043
simulated for:0.0026033305213
with asynchronous:0.0026033305213
the overlap:0.00258886750426
two stages:0.00258886750426
communicate faults:0.00256852766225
ffigu n:0.00256852766225
few vectors:0.00256852766225
faults execution:0.00256852766225
two asynchronous:0.00256852766225
spitfire0 in:0.00256852766225
speedup s526:0.00256852766225
spitfire1 all:0.00256852766225
partitioned approach:0.00256852766225
aultlimit is:0.00256852766225
smaller also:0.00256852766225
spit fire1:0.00256852766225
algorithm spitfire4:0.00256852766225
fault partitioned:0.00256852766225
and spf5:0.00256852766225
undetected fault:0.00256852766225
stage test:0.00256852766225
p async:0.00256852766225
test segments:0.00256852766225
spitfire4 and:0.00256852766225
secs detected:0.00256852766225
speedups uniprocessor:0.00256852766225
processors circuit:0.00256852766225
test partitioned:0.00256852766225
vlsi computer:0.00256852766225
asynchronous algorith:0.00256852766225
processors test:0.00256852766225
pipelined approach:0.00256852766225
factor pff:0.00256852766225
1 gammae:0.00256852766225
uniprocessor 2:0.00256852766225
genetically engineered:0.00256852766225
spf4 spf5:0.00256852766225
if minf:0.00256852766225
s5378 s526:0.00256852766225
minfaultlimit new:0.00256852766225
the gammapff:0.00256852766225
algorithm spitfire0:0.00256852766225
parallel fault simulation:0.0185671709089
the good circuit:0.0128923885629
the test set:0.0109159444789
good circuit logic:0.0108018281346
stage of fault:0.0108018281346
circuit logic simulation:0.0108018281346
test set partitioned:0.0108018281346
of fault simulation:0.00953585788572
test set partitioning:0.00945159961774
single stage asynchronous:0.00810137110092
of faults detected:0.00742686836357
fraction of faults:0.0067511425841
processor p i:0.00647141413354
the two stage:0.00596211109928
the second stage:0.00594109560378
number of faults:0.00593783447464
for fault simulation:0.00586017661948
the single stage:0.00586017661948
fault simulation in:0.00586017661948
the first stage:0.00566091752698
two stage algorithm:0.00562677533647
algorithms for test:0.00540091406728
partitioned fault simulation:0.00540091406728
test sequence partitioning:0.00540091406728
n th vector:0.00540091406728
the detected fault:0.00540091406728
list of faults:0.00540091406728
serial logic simulation:0.00540091406728
simulated is given:0.00540091406728
speedup time speedup:0.00540091406728
time speedup time:0.00540091406728
of good circuit:0.00540091406728
asynchronous communication between:0.00540091406728
the serial logic:0.00540091406728
good circuit simulation:0.00540091406728
fault simulation is:0.0052976988254
partitioned among the:0.00496842591607
faults that it:0.00495124557571
of undetected faults:0.00495124557571
a shared memory:0.00480802841124
shared memory multiprocessor:0.00475384023774
the fault list:0.00468814129559
set is partitioned:0.00468814129559
test set is:0.00460927882946
two stage approach:0.00450142026918
simulation based on:0.00435655297991
parallel algorithms for:0.00432450205852
and each processor:0.00431896576588
each processor p:0.00427921794481
faults are detected:0.00423815906032
in its partition:0.00423815906032
a single stage:0.00413803415399
of detected faults:0.00405068555046
to detect faults:0.00405068555046
fault lists from:0.00405068555046
been simulated is:0.00405068555046
communicate detected faults:0.00405068555046
set partitioned parallel:0.00405068555046
synchronous two stage:0.00405068555046
logic simulation bottleneck:0.00405068555046
stage asynchronous algorithm:0.00405068555046
all detected faults:0.00405068555046
detected fault list:0.00405068555046
a fault partitioning:0.00405068555046
for test set:0.00405068555046
1stage n f:0.00405068555046
spf0 spf1 spf4:0.00405068555046
detected faults to:0.00405068555046
th vector has:0.00405068555046
set partitioned fault:0.00405068555046
faults to all:0.00405068555046
for parallel fault:0.00405068555046
vectors in its:0.00405068555046
single stage synchronous:0.00405068555046
among the processors:0.00396153353145
to other processors:0.0037356398653
logic simulation is:0.00371343418178
if the overlap:0.00371343418178
fault simulation we:0.00371343418178
concurrent fault simulation:0.00371343418178
random test set:0.00371343418178
fault list is:0.00371343418178
faults detected by:0.00371343418178
the circuit is:0.00368742306356
the fraction of:0.00361821733394
the faulty circuits:0.00351610597169
their synchronous counterparts:0.00351610597169
entire list of:0.00351610597169
the overlap is:0.00351610597169
the entire list:0.00351610597169
with asynchronous communication:0.00351610597169
test vectors in:0.00351610597169
lowest execution time:0.00351610597169
sequential circuit fault:0.00351610597169
the lowest execution:0.00351610597169
8 processors for:0.00351610597169
only one stage:0.00351610597169
the load on:0.00348859413241
all other processors:0.00348859413241
fault simulation the:0.00337606520188
each processor simulates:0.00337606520188
fault simulation and:0.00337606520188
is partitioned among:0.00337606520188
have been simulated:0.00337606520188
the faults that:0.00337606520188
algorithm for fault:0.00337606520188
in stage 1:0.00326741473493
fault simulation based:0.00326741473493
on a shared:0.00325944948264
test set t:0.00317861929524
of the test:0.00314294402272
from other processors:0.00310352561549
processors and each:0.00310352561549
is given by:0.00301291434579
the various algorithms:0.00298105554964
the n th:0.00297054780189
to be simulated:0.00292969240903
one stage of:0.00292969240903
on 8 processors:0.00292969240903
processor p 1:0.00292969240903
to all other:0.00292533041927
second stage of:0.00288321753555
are detected by:0.00288321753555
communication between processors:0.00284077901623
easy to detect:0.00284077901623
each processor to:0.00280172989897
a theoretical analysis:0.00280172989897
in the test:0.0027586895803
algorithm spitfire0 in:0.00270045703364
parallel test generation:0.00270045703364
than their synchronous:0.00270045703364
spf4 and spf5:0.00270045703364
fault partitioning algorithm:0.00270045703364
to parallelizing fault:0.00270045703364
n 1 vectors:0.00270045703364
stage synchronous algorithm:0.00270045703364
an all unknown:0.00270045703364
processors circuit time:0.00270045703364
detected by vector:0.00270045703364
general purpose multiprocessors:0.00270045703364
each processor targets:0.00270045703364
p async 1stage:0.00270045703364
time speedup s526:0.00270045703364
cost in seconds:0.00270045703364
lists from other:0.00270045703364
p processors g:0.00270045703364
faults detected at:0.00270045703364
blocks on message:0.00270045703364
fault simulation cost:0.00270045703364
total fault simulation:0.00270045703364
the serial simulation:0.00270045703364
from an all:0.00270045703364
test sets obtained:0.00270045703364
algorithm spitfire1 all:0.00270045703364
time time speedup:0.00270045703364
simulation by applying:0.00270045703364
8 processors circuit:0.00270045703364
a few vectors:0.00270045703364
the total fault:0.00270045703364
on sun sparccenter1000e:0.00270045703364
c p async:0.00270045703364
async 1stage n:0.00270045703364
if minf aultlimit:0.00270045703364
circuit simulation with:0.00270045703364
for vlsi computer:0.00270045703364
based on proofs:0.00270045703364
simulated for each:0.00270045703364
other processors provided:0.00270045703364
and spitfire5 respectively:0.00270045703364
faults execution time:0.00270045703364
the vector overlap:0.00270045703364
stage test set:0.00270045703364
the parallel fault:0.00270045703364
total execution cost:0.00270045703364
good circuit evaluation:0.00270045703364
two new asynchronous:0.00270045703364
the factor pff:0.00270045703364
spitfire1 and spitfire4:0.00270045703364
the asynchronous algorithms:0.00270045703364
stages of good:0.00270045703364
th vector is:0.00270045703364
this factor may:0.00270045703364
linear time fault:0.00270045703364
has detected at:0.00270045703364
the previous synchronous:0.00270045703364
list of undetected:0.00270045703364
value of minfaultlimit:0.00270045703364
execution times seconds:0.00270045703364
detected fault lists:0.00270045703364
algorithms are parallel:0.00270045703364
actual test sets:0.00270045703364
the gammapff term:0.00270045703364
any faults that:0.00270045703364
by vector k:0.00270045703364
detected at least:0.00270045703364
conclusion parallel fault:0.00270045703364
1 gammae gamma:0.00270045703364
fault list c:0.00270045703364
times seconds and:0.00270045703364
time fault simulation:0.00270045703364
