CKID0001:@|S:MSS_SUBSYSTEM_sb_0_sb_0.CCC_0.CCC_INST@|E:MSS_SUBSYSTEM_sb_0_sb_0.MSS_SUBSYSTEM_sb_0_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
CKID0002:@|S:MSS_SUBSYSTEM_sb_0_sb_0.MSS_SUBSYSTEM_sb_0_sb_MSS_0.MSS_ADLIB_INST@|E:MSS_SUBSYSTEM_sb_0_sb_0.MSS_SUBSYSTEM_sb_0_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002 
CKID0003:@|S:MSS_SUBSYSTEM_sb_0_sb_0.FABOSC_0.I_RCOSC_25_50MHZ@|E:MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[13]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003 
CKID0004:@|S:CORESPI_0.USPI.UCC.un1_resetn_rx@|E:CORESPI_0.USPI.UCC.stxs_txready_at_ssel@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004 
CKID0005:@|S:COREJTAGDEBUG_0.genblk1.UJ_JTAG_0.un1_duttck@|E:MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.dmiReqReg_op[0]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005 
CKID0006:@|S:COREJTAGDEBUG_0.genblk1.UJTAG_0@|E:COREJTAGDEBUG_0.genblk1.UJ_JTAG_0.pauselow@|F:@syn_sample_clock_path1==CKID0006@|M:ClockId0006 
