// Seed: 2722041101
module module_0;
  assign module_1.id_1 = 0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd40
) (
    output tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output tri0 _id_3,
    output tri1 id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri0 id_7
);
  module_0 modCall_1 ();
  logic [id_3 : -1] id_9;
endmodule
module module_2 #(
    parameter id_3 = 32'd91
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  logic [1 : id_3] id_4 = 1 - ~id_4;
endmodule
