/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   /nvme/test_zephyr_standalone/zephyr-gsoc-core/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /soc
 *   4   /soc/gpio@40400020
 *   5   /soc/gpio@40400080
 *   6   /soc/gpio@404000c0
 *   7   /soc/interrupt-controller@e000e100
 *   8   /soc/pin-controller@40400800
 *   9   /soc/pin-controller@40400800/iic1_default
 *   10  /soc/iic1@4025e100
 *   11  /soc/pin-controller@40400800/spi0_default
 *   12  /soc/spi@4035c000
 *   13  /clocks
 *   14  /clocks/pclkblock
 *   15  /clocks/pclkblock/sciclk
 *   16  /soc/pin-controller@40400800/sci9_default
 *   17  /soc/sci9@40358900
 *   18  /soc/sci9@40358900/uart
 *   19  /zephyr,user
 *   20  /clocks/clock-hoco
 *   21  /clocks/clock-loco
 *   22  /clocks/clock-moco
 *   23  /clocks/clock-subclk
 *   24  /clocks/clock-xtal
 *   25  /clocks/pll
 *   26  /clocks/pll2
 *   27  /clocks/pclkblock/canfdclk
 *   28  /clocks/pclkblock/clkout
 *   29  /clocks/pclkblock/cpuclk
 *   30  /clocks/pclkblock/fclk
 *   31  /clocks/pclkblock/i3cclk
 *   32  /clocks/pclkblock/iclk
 *   33  /clocks/pclkblock/lcdclk
 *   34  /clocks/pclkblock/octaspiclk
 *   35  /clocks/pclkblock/pclka
 *   36  /clocks/pclkblock/pclkb
 *   37  /clocks/pclkblock/pclkc
 *   38  /clocks/pclkblock/pclkd
 *   39  /clocks/pclkblock/pclke
 *   40  /clocks/pclkblock/spiclk
 *   41  /clocks/pclkblock/u60clk
 *   42  /clocks/pclkblock/uclk
 *   43  /clocks/pclkblock/bclk
 *   44  /clocks/pclkblock/bclk/bclkout
 *   45  /cpus
 *   46  /cpus/power-states
 *   47  /cpus/power-states/state0
 *   48  /cpus/power-states/state1
 *   49  /cpus/cpu@0
 *   50  /cpus/cpu@0/mpu@e000ed90
 *   51  /leds
 *   52  /leds/led1
 *   53  /leds/led2
 *   54  /leds/led3
 *   55  /soc/gpio@40400000
 *   56  /soc/gpio@40400040
 *   57  /soc/gpio@40400060
 *   58  /soc/gpio@404000a0
 *   59  /soc/gpio@404000e0
 *   60  /soc/gpio@40400100
 *   61  /soc/gpio@40400120
 *   62  /soc/gpio@40400140
 *   63  /soc/gpio@40400160
 *   64  /soc/iic0@4025e000
 *   65  /soc/memory@22000000
 *   66  /soc/option_setting_ofs@300a100
 *   67  /soc/option_setting_s@300a200
 *   68  /soc/option_setting_sas@300a134
 *   69  /soc/spi@4035c100
 *   70  /soc/system@4001e000
 *   71  /soc/timer@e000e010
 *   72  /soc/timers@40220000
 *   73  /soc/timers@40220100
 *   74  /soc/trng
 *   75  /soc/flash-controller@40100000
 *   76  /soc/flash-controller@40100000/flash@27000000
 *   77  /soc/flash-controller@40100000/flash@2000000
 *   78  /soc/flash-controller@40100000/flash@2000000/partitions
 *   79  /soc/flash-controller@40100000/flash@2000000/partitions/partition@0
 *   80  /soc/flash-controller@40100000/flash@2000000/partitions/partition@32000
 *   81  /soc/flash-controller@40100000/flash@2000000/partitions/partition@100000
 *   82  /soc/pin-controller@40400800/iic1_default/group1
 *   83  /soc/pin-controller@40400800/sci9_default/group1
 *   84  /soc/pin-controller@40400800/sci9_default/group2
 *   85  /soc/pin-controller@40400800/spi0_default/group1
 *   86  /soc/sci0@40358000
 *   87  /soc/sci0@40358000/uart
 *   88  /soc/sci1@40358100
 *   89  /soc/sci1@40358100/uart
 *   90  /soc/sci2@40358200
 *   91  /soc/sci2@40358200/uart
 *   92  /soc/sci3@40358300
 *   93  /soc/sci3@40358300/uart
 *   94  /soc/sci4@40358400
 *   95  /soc/sci4@40358400/uart
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"

/* Helpers for dealing with node labels: */
#define DT_N_NODELABEL_NUM 0
#define DT_N_FOREACH_NODELABEL(fn) 
#define DT_N_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_CHILD_NUM 7
#define DT_N_CHILD_NUM_STATUS_OKAY 7
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_clocks) fn(DT_N_S_leds) fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_clocks) fn(DT_N_S_leds) fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /soc */ \
	13, /* /clocks */ \
	19, /* /zephyr,user */ \
	45, /* /cpus */ \
	51, /* /leds */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_renesas_ra8d1 DT_N
#define DT_N_INST_0_renesas_ra8   DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_IRQ_LEVEL 0
#define DT_N_COMPAT_MATCHES_renesas_ra8d1 1
#define DT_N_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_0 "ra8d1"
#define DT_N_COMPAT_MATCHES_renesas_ra8 1
#define DT_N_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_1 "Renesas Electronics Corporation"
#define DT_N_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_1 "ra8"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"renesas,ra8d1", "renesas,ra8"}
#define DT_N_P_compatible_IDX_0 "renesas,ra8d1"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8d1
#define DT_N_P_compatible_IDX_0_STRING_TOKEN renesas_ra8d1
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8D1
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_1 "renesas,ra8"
#define DT_N_P_compatible_IDX_1_STRING_UNQUOTED renesas,ra8
#define DT_N_P_compatible_IDX_1_STRING_TOKEN renesas_ra8
#define DT_N_P_compatible_IDX_1_STRING_UPPER_TOKEN RENESAS_RA8
#define DT_N_P_compatible_IDX_1_EXISTS 1
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0) \
	fn(DT_N, compatible, 1)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 1)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__) \
	fn(DT_N, compatible, 1, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 1, __VA_ARGS__)
#define DT_N_P_compatible_LEN 2
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_aliases_NODELABEL_NUM 0
#define DT_N_S_aliases_FOREACH_NODELABEL(fn) 
#define DT_N_S_aliases_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_CHILD_NUM 0
#define DT_N_S_aliases_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_IRQ_LEVEL 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_chosen_NODELABEL_NUM 0
#define DT_N_S_chosen_FOREACH_NODELABEL(fn) 
#define DT_N_S_chosen_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_CHILD_NUM 0
#define DT_N_S_chosen_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2
#define DT_N_S_chosen_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_IRQ_LEVEL 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_NODELABEL_NUM 0
#define DT_N_S_soc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_CHILD_NUM 34
#define DT_N_S_soc_CHILD_NUM_STATUS_OKAY 17
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_memory_22000000) fn(DT_N_S_soc_S_system_4001e000) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc_S_gpio_40400000) fn(DT_N_S_soc_S_gpio_40400020) fn(DT_N_S_soc_S_gpio_40400040) fn(DT_N_S_soc_S_gpio_40400060) fn(DT_N_S_soc_S_gpio_40400080) fn(DT_N_S_soc_S_gpio_404000a0) fn(DT_N_S_soc_S_gpio_404000c0) fn(DT_N_S_soc_S_gpio_404000e0) fn(DT_N_S_soc_S_gpio_40400100) fn(DT_N_S_soc_S_gpio_40400120) fn(DT_N_S_soc_S_gpio_40400140) fn(DT_N_S_soc_S_gpio_40400160) fn(DT_N_S_soc_S_iic0_4025e000) fn(DT_N_S_soc_S_iic1_4025e100) fn(DT_N_S_soc_S_sci0_40358000) fn(DT_N_S_soc_S_sci1_40358100) fn(DT_N_S_soc_S_sci2_40358200) fn(DT_N_S_soc_S_sci3_40358300) fn(DT_N_S_soc_S_sci4_40358400) fn(DT_N_S_soc_S_sci9_40358900) fn(DT_N_S_soc_S_flash_controller_40100000) fn(DT_N_S_soc_S_trng) fn(DT_N_S_soc_S_spi_4035c000) fn(DT_N_S_soc_S_spi_4035c100) fn(DT_N_S_soc_S_timers_40220000) fn(DT_N_S_soc_S_timers_40220100) fn(DT_N_S_soc_S_option_setting_ofs_300a100) fn(DT_N_S_soc_S_option_setting_sas_300a134) fn(DT_N_S_soc_S_option_setting_s_300a200)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_22000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_4001e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400020) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400040) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400060) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400080) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_404000a0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_404000c0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_404000e0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400120) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400140) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400160) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic0_4025e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic1_4025e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci0_40358000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci1_40358100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci2_40358200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci3_40358300) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci4_40358400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci9_40358900) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4035c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4035c100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40220000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40220100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs_300a100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_sas_300a134) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_s_300a200)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_memory_22000000, __VA_ARGS__) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400060, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000a0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000e0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400100, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400120, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400140, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400160, __VA_ARGS__) fn(DT_N_S_soc_S_iic0_4025e000, __VA_ARGS__) fn(DT_N_S_soc_S_iic1_4025e100, __VA_ARGS__) fn(DT_N_S_soc_S_sci0_40358000, __VA_ARGS__) fn(DT_N_S_soc_S_sci1_40358100, __VA_ARGS__) fn(DT_N_S_soc_S_sci2_40358200, __VA_ARGS__) fn(DT_N_S_soc_S_sci3_40358300, __VA_ARGS__) fn(DT_N_S_soc_S_sci4_40358400, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40358900, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000, __VA_ARGS__) fn(DT_N_S_soc_S_trng, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4035c000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4035c100, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40220000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40220100, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs_300a100, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_sas_300a134, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_s_300a200, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_22000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400020, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400040, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400060, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400080, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_404000a0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_404000c0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_404000e0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400120, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400140, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400160, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic0_4025e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic1_4025e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci0_40358000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci1_40358100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci2_40358200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci3_40358300, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci4_40358400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci9_40358900, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4035c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4035c100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40220000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40220100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs_300a100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_sas_300a134, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_s_300a200, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_memory_22000000) fn(DT_N_S_soc_S_system_4001e000) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc_S_gpio_40400020) fn(DT_N_S_soc_S_gpio_40400080) fn(DT_N_S_soc_S_gpio_404000c0) fn(DT_N_S_soc_S_iic1_4025e100) fn(DT_N_S_soc_S_sci9_40358900) fn(DT_N_S_soc_S_flash_controller_40100000) fn(DT_N_S_soc_S_trng) fn(DT_N_S_soc_S_spi_4035c000) fn(DT_N_S_soc_S_timers_40220000) fn(DT_N_S_soc_S_option_setting_ofs_300a100) fn(DT_N_S_soc_S_option_setting_sas_300a134) fn(DT_N_S_soc_S_option_setting_s_300a200)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_22000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_4001e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400020) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400080) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_404000c0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic1_4025e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci9_40358900) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4035c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40220000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs_300a100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_sas_300a134) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_s_300a200)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_memory_22000000, __VA_ARGS__) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000c0, __VA_ARGS__) fn(DT_N_S_soc_S_iic1_4025e100, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40358900, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000, __VA_ARGS__) fn(DT_N_S_soc_S_trng, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4035c000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40220000, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs_300a100, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_sas_300a134, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_s_300a200, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_22000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400020, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400080, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_404000c0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic1_4025e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci9_40358900, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4035c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40220000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs_300a100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_sas_300a134, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_s_300a200, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 3
#define DT_N_S_soc_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	4, /* /soc/gpio@40400020 */ \
	5, /* /soc/gpio@40400080 */ \
	6, /* /soc/gpio@404000c0 */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	8, /* /soc/pin-controller@40400800 */ \
	10, /* /soc/iic1@4025e100 */ \
	12, /* /soc/spi@4035c000 */ \
	17, /* /soc/sci9@40358900 */ \
	55, /* /soc/gpio@40400000 */ \
	56, /* /soc/gpio@40400040 */ \
	57, /* /soc/gpio@40400060 */ \
	58, /* /soc/gpio@404000a0 */ \
	59, /* /soc/gpio@404000e0 */ \
	60, /* /soc/gpio@40400100 */ \
	61, /* /soc/gpio@40400120 */ \
	62, /* /soc/gpio@40400140 */ \
	63, /* /soc/gpio@40400160 */ \
	64, /* /soc/iic0@4025e000 */ \
	65, /* /soc/memory@22000000 */ \
	66, /* /soc/option_setting_ofs@300a100 */ \
	67, /* /soc/option_setting_s@300a200 */ \
	68, /* /soc/option_setting_sas@300a134 */ \
	69, /* /soc/spi@4035c100 */ \
	70, /* /soc/system@4001e000 */ \
	71, /* /soc/timer@e000e010 */ \
	72, /* /soc/timers@40220000 */ \
	73, /* /soc/timers@40220100 */ \
	74, /* /soc/trng */ \
	75, /* /soc/flash-controller@40100000 */ \
	86, /* /soc/sci0@40358000 */ \
	88, /* /soc/sci1@40358100 */ \
	90, /* /soc/sci2@40358200 */ \
	92, /* /soc/sci3@40358300 */ \
	94, /* /soc/sci4@40358400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_IRQ_LEVEL 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40400020
 *
 * Node identifier: DT_N_S_soc_S_gpio_40400020
 *
 * Binding (compatible = renesas,ra8-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra8-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40400020_PATH "/soc/gpio@40400020"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40400020_FULL_NAME "gpio@40400020"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40400020_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40400020_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40400020_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40400020_FOREACH_NODELABEL(fn) fn(ioport1)
#define DT_N_S_soc_S_gpio_40400020_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40400020_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40400020_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40400020_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40400020_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400020_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400020_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40400020_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40400020_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400020_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400020_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40400020_ORD 4
#define DT_N_S_soc_S_gpio_40400020_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40400020_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40400020_SUPPORTS_ORDS \
	19, /* /zephyr,user */ \
	51, /* /leds */ \
	54, /* /leds/led3 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40400020_EXISTS 1
#define DT_N_INST_0_renesas_ra8_gpio DT_N_S_soc_S_gpio_40400020
#define DT_N_NODELABEL_ioport1       DT_N_S_soc_S_gpio_40400020

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40400020_REG_NUM 1
#define DT_N_S_soc_S_gpio_40400020_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_REG_IDX_0_VAL_ADDRESS 1077936160 /* 0x40400020 */
#define DT_N_S_soc_S_gpio_40400020_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40400020_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40400020_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40400020_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40400020_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40400020_COMPAT_MATCHES_renesas_ra8_gpio 1
#define DT_N_S_soc_S_gpio_40400020_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40400020_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_COMPAT_MODEL_IDX_0 "ra8-gpio"
#define DT_N_S_soc_S_gpio_40400020_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40400020_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40400020_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40400020_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_ngpios 16
#define DT_N_S_soc_S_gpio_40400020_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40400020_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40400020_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_status "okay"
#define DT_N_S_soc_S_gpio_40400020_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40400020_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40400020_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40400020_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40400020_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40400020_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_gpio_40400020_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40400020_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400020, status, 0)
#define DT_N_S_soc_S_gpio_40400020_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400020, status, 0)
#define DT_N_S_soc_S_gpio_40400020_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400020, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400020_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400020, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400020_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40400020_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_compatible {"renesas,ra8-gpio"}
#define DT_N_S_soc_S_gpio_40400020_P_compatible_IDX_0 "renesas,ra8-gpio"
#define DT_N_S_soc_S_gpio_40400020_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-gpio
#define DT_N_S_soc_S_gpio_40400020_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_gpio
#define DT_N_S_soc_S_gpio_40400020_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_GPIO
#define DT_N_S_soc_S_gpio_40400020_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400020, compatible, 0)
#define DT_N_S_soc_S_gpio_40400020_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400020, compatible, 0)
#define DT_N_S_soc_S_gpio_40400020_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400020, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400020_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400020, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400020_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40400020_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_reg {1077936160 /* 0x40400020 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40400020_P_reg_IDX_0 1077936160
#define DT_N_S_soc_S_gpio_40400020_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40400020_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40400020_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_port 1
#define DT_N_S_soc_S_gpio_40400020_P_port_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40400080
 *
 * Node identifier: DT_N_S_soc_S_gpio_40400080
 *
 * Binding (compatible = renesas,ra8-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra8-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40400080_PATH "/soc/gpio@40400080"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40400080_FULL_NAME "gpio@40400080"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40400080_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40400080_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40400080_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40400080_FOREACH_NODELABEL(fn) fn(ioport4)
#define DT_N_S_soc_S_gpio_40400080_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport4, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40400080_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40400080_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40400080_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40400080_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400080_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400080_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40400080_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40400080_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400080_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400080_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40400080_ORD 5
#define DT_N_S_soc_S_gpio_40400080_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40400080_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40400080_SUPPORTS_ORDS \
	19, /* /zephyr,user */ \
	51, /* /leds */ \
	53, /* /leds/led2 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40400080_EXISTS 1
#define DT_N_INST_1_renesas_ra8_gpio DT_N_S_soc_S_gpio_40400080
#define DT_N_NODELABEL_ioport4       DT_N_S_soc_S_gpio_40400080

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40400080_REG_NUM 1
#define DT_N_S_soc_S_gpio_40400080_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_REG_IDX_0_VAL_ADDRESS 1077936256 /* 0x40400080 */
#define DT_N_S_soc_S_gpio_40400080_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40400080_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40400080_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40400080_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40400080_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40400080_COMPAT_MATCHES_renesas_ra8_gpio 1
#define DT_N_S_soc_S_gpio_40400080_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40400080_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_COMPAT_MODEL_IDX_0 "ra8-gpio"
#define DT_N_S_soc_S_gpio_40400080_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40400080_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40400080_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40400080_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_ngpios 16
#define DT_N_S_soc_S_gpio_40400080_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40400080_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40400080_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_status "okay"
#define DT_N_S_soc_S_gpio_40400080_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40400080_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40400080_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40400080_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40400080_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40400080_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_gpio_40400080_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40400080_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400080, status, 0)
#define DT_N_S_soc_S_gpio_40400080_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400080, status, 0)
#define DT_N_S_soc_S_gpio_40400080_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400080, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400080, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40400080_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_compatible {"renesas,ra8-gpio"}
#define DT_N_S_soc_S_gpio_40400080_P_compatible_IDX_0 "renesas,ra8-gpio"
#define DT_N_S_soc_S_gpio_40400080_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-gpio
#define DT_N_S_soc_S_gpio_40400080_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_gpio
#define DT_N_S_soc_S_gpio_40400080_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_GPIO
#define DT_N_S_soc_S_gpio_40400080_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400080, compatible, 0)
#define DT_N_S_soc_S_gpio_40400080_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400080, compatible, 0)
#define DT_N_S_soc_S_gpio_40400080_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400080, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400080, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40400080_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_reg {1077936256 /* 0x40400080 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40400080_P_reg_IDX_0 1077936256
#define DT_N_S_soc_S_gpio_40400080_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40400080_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40400080_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port 4
#define DT_N_S_soc_S_gpio_40400080_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins {2 /* 0x2 */, 3 /* 0x3 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_IDX_0 2
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_IDX_1 3
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_IDX_2 4
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 0) \
	fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 1) \
	fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 2)
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 2)
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_LEN 3
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_EXISTS 1

/*
 * Devicetree node: /soc/gpio@404000c0
 *
 * Node identifier: DT_N_S_soc_S_gpio_404000c0
 *
 * Binding (compatible = renesas,ra8-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra8-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_404000c0_PATH "/soc/gpio@404000c0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_404000c0_FULL_NAME "gpio@404000c0"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_404000c0_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_404000c0_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_404000c0_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_NODELABEL(fn) fn(ioport6)
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport6, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_404000c0_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_404000c0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_404000c0_ORD 6
#define DT_N_S_soc_S_gpio_404000c0_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_404000c0_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_404000c0_SUPPORTS_ORDS \
	19, /* /zephyr,user */ \
	51, /* /leds */ \
	52, /* /leds/led1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_404000c0_EXISTS 1
#define DT_N_INST_2_renesas_ra8_gpio DT_N_S_soc_S_gpio_404000c0
#define DT_N_NODELABEL_ioport6       DT_N_S_soc_S_gpio_404000c0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_404000c0_REG_NUM 1
#define DT_N_S_soc_S_gpio_404000c0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_REG_IDX_0_VAL_ADDRESS 1077936320 /* 0x404000c0 */
#define DT_N_S_soc_S_gpio_404000c0_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_404000c0_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_404000c0_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_404000c0_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_404000c0_COMPAT_MATCHES_renesas_ra8_gpio 1
#define DT_N_S_soc_S_gpio_404000c0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_404000c0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_COMPAT_MODEL_IDX_0 "ra8-gpio"
#define DT_N_S_soc_S_gpio_404000c0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_404000c0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_404000c0_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_404000c0_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_ngpios 16
#define DT_N_S_soc_S_gpio_404000c0_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_404000c0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_404000c0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_status "okay"
#define DT_N_S_soc_S_gpio_404000c0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_404000c0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_404000c0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_404000c0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_404000c0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_404000c0_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_gpio_404000c0_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_404000c0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000c0, status, 0)
#define DT_N_S_soc_S_gpio_404000c0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000c0, status, 0)
#define DT_N_S_soc_S_gpio_404000c0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000c0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000c0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000c0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000c0_P_status_LEN 1
#define DT_N_S_soc_S_gpio_404000c0_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_compatible {"renesas,ra8-gpio"}
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_IDX_0 "renesas,ra8-gpio"
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-gpio
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_gpio
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_GPIO
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000c0, compatible, 0)
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000c0, compatible, 0)
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000c0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000c0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_reg {1077936320 /* 0x404000c0 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_404000c0_P_reg_IDX_0 1077936320
#define DT_N_S_soc_S_gpio_404000c0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_404000c0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_404000c0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_port 6
#define DT_N_S_soc_S_gpio_404000c0_P_port_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v8.1m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v8.1m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL(fn) fn(nvic)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL_VARGS(fn, ...) fn(nvic, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 7
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	10, /* /soc/iic1@4025e100 */ \
	12, /* /soc/spi@4035c000 */ \
	17, /* /soc/sci9@40358900 */ \
	64, /* /soc/iic0@4025e000 */ \
	69, /* /soc/spi@4035c100 */ \
	72, /* /soc/timers@40220000 */ \
	73, /* /soc/timers@40220100 */ \
	75, /* /soc/flash-controller@40100000 */ \
	86, /* /soc/sci0@40358000 */ \
	88, /* /soc/sci1@40358100 */ \
	90, /* /soc/sci2@40358200 */ \
	92, /* /soc/sci3@40358300 */ \
	94, /* /soc/sci4@40358400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v8_1m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic        DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_LEVEL 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v8_1m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v8.1m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v8.1m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v8.1m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v8.1m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v8_1m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V8_1M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 4
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800
 *
 * Binding (compatible = renesas,ra8-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/renesas,ra8-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_PATH "/soc/pin-controller@40400800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_FULL_NAME "pin-controller@40400800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_NODELABEL(fn) fn(pinctrl)
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinctrl, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_CHILD_NUM 3
#define DT_N_S_soc_S_pin_controller_40400800_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default)
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default)
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default)
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default)
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_ORD 8
#define DT_N_S_soc_S_pin_controller_40400800_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_SUPPORTS_ORDS \
	9, /* /soc/pin-controller@40400800/iic1_default */ \
	11, /* /soc/pin-controller@40400800/spi0_default */ \
	16, /* /soc/pin-controller@40400800/sci9_default */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_EXISTS 1
#define DT_N_INST_0_renesas_ra8_pinctrl DT_N_S_soc_S_pin_controller_40400800
#define DT_N_NODELABEL_pinctrl          DT_N_S_soc_S_pin_controller_40400800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_REG_IDX_0_VAL_ADDRESS 1077938176 /* 0x40400800 */
#define DT_N_S_soc_S_pin_controller_40400800_REG_IDX_0_VAL_SIZE 960 /* 0x3c0 */
#define DT_N_S_soc_S_pin_controller_40400800_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_COMPAT_MATCHES_renesas_ra8_pinctrl 1
#define DT_N_S_soc_S_pin_controller_40400800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pin_controller_40400800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_COMPAT_MODEL_IDX_0 "ra8-pinctrl"
#define DT_N_S_soc_S_pin_controller_40400800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40400800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_40400800_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_P_status "okay"
#define DT_N_S_soc_S_pin_controller_40400800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_pin_controller_40400800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_pin_controller_40400800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pin_controller_40400800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_pin_controller_40400800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40400800_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_pin_controller_40400800_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pin_controller_40400800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800, status, 0)
#define DT_N_S_soc_S_pin_controller_40400800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800, status, 0)
#define DT_N_S_soc_S_pin_controller_40400800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_P_status_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_P_status_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible {"renesas,ra8-pinctrl"}
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_IDX_0 "renesas,ra8-pinctrl"
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-pinctrl
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_pinctrl
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_PINCTRL
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_P_reg {1077938176 /* 0x40400800 */, 960 /* 0x3c0 */}
#define DT_N_S_soc_S_pin_controller_40400800_P_reg_IDX_0 1077938176
#define DT_N_S_soc_S_pin_controller_40400800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_P_reg_IDX_1 960
#define DT_N_S_soc_S_pin_controller_40400800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_40400800_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/iic1_default
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_iic1_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_PATH "/soc/pin-controller@40400800/iic1_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FULL_NAME "iic1_default"

/* Node parent (/soc/pin-controller@40400800) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_PARENT DT_N_S_soc_S_pin_controller_40400800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_NODELABEL(fn) fn(iic1_default)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(iic1_default, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_ORD 9
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_REQUIRES_ORDS \
	8, /* /soc/pin-controller@40400800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_SUPPORTS_ORDS \
	10, /* /soc/iic1@4025e100 */ \
	82, /* /soc/pin-controller@40400800/iic1_default/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_EXISTS 1
#define DT_N_NODELABEL_iic1_default DT_N_S_soc_S_pin_controller_40400800_S_iic1_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/iic1@4025e100
 *
 * Node identifier: DT_N_S_soc_S_iic1_4025e100
 *
 * Binding (compatible = renesas,ra-iic):
 *   $ZEPHYR_BASE/dts/bindings/i2c/renesas,ra-iic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iic1_4025e100_PATH "/soc/iic1@4025e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iic1_4025e100_FULL_NAME "iic1@4025e100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_iic1_4025e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iic1_4025e100_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iic1_4025e100_NODELABEL_NUM 1
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_NODELABEL(fn) fn(iic1)
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_NODELABEL_VARGS(fn, ...) fn(iic1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iic1_4025e100_CHILD_NUM 0
#define DT_N_S_soc_S_iic1_4025e100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iic1_4025e100_ORD 10
#define DT_N_S_soc_S_iic1_4025e100_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iic1_4025e100_REQUIRES_ORDS \
	3, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/pin-controller@40400800/iic1_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iic1_4025e100_SUPPORTS_ORDS \
	19, /* /zephyr,user */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iic1_4025e100_EXISTS 1
#define DT_N_INST_0_renesas_ra_iic DT_N_S_soc_S_iic1_4025e100
#define DT_N_NODELABEL_iic1        DT_N_S_soc_S_iic1_4025e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iic1_4025e100_REG_NUM 1
#define DT_N_S_soc_S_iic1_4025e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_REG_IDX_0_VAL_ADDRESS 1076224256 /* 0x4025e100 */
#define DT_N_S_soc_S_iic1_4025e100_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_iic1_4025e100_RANGES_NUM 0
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NUM 4
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_0_VAL_irq 91
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_1_VAL_irq 92
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_2_VAL_irq 93
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_3_VAL_irq 94
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic1_4025e100_IRQ_LEVEL 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_iic1_4025e100_COMPAT_MATCHES_renesas_ra_iic 1
#define DT_N_S_soc_S_iic1_4025e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_iic1_4025e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_COMPAT_MODEL_IDX_0 "ra-iic"
#define DT_N_S_soc_S_iic1_4025e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iic1_4025e100_PINCTRL_NUM 1
#define DT_N_S_soc_S_iic1_4025e100_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_iic1_4025e100_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_iic1_4025e100_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_iic1_4025e100_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_iic1_default

/* Generic property macros: */
#define DT_N_S_soc_S_iic1_4025e100_P_wakeup_source 0
#define DT_N_S_soc_S_iic1_4025e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_iic1_4025e100_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_status "okay"
#define DT_N_S_soc_S_iic1_4025e100_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_iic1_4025e100_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_iic1_4025e100_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_iic1_4025e100_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_iic1_4025e100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_iic1_4025e100_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_iic1_4025e100_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_iic1_4025e100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic1_4025e100, status, 0)
#define DT_N_S_soc_S_iic1_4025e100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic1_4025e100, status, 0)
#define DT_N_S_soc_S_iic1_4025e100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic1_4025e100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic1_4025e100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_P_status_LEN 1
#define DT_N_S_soc_S_iic1_4025e100_P_status_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_compatible {"renesas,ra-iic"}
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_IDX_0 "renesas,ra-iic"
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-iic
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_iic
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_IIC
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic1_4025e100, compatible, 0)
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic1_4025e100, compatible, 0)
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic1_4025e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic1_4025e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_LEN 1
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_reg {1076224256 /* 0x4025e100 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_iic1_4025e100_P_reg_IDX_0 1076224256
#define DT_N_S_soc_S_iic1_4025e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_reg_IDX_1 256
#define DT_N_S_soc_S_iic1_4025e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts {91 /* 0x5b */, 1 /* 0x1 */, 92 /* 0x5c */, 1 /* 0x1 */, 93 /* 0x5d */, 1 /* 0x1 */, 94 /* 0x5e */, 1 /* 0x1 */}
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_0 91
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_2 92
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_4 93
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_6 94
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 0) \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 1) \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 2) \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 3)
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 3)
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_iic1_4025e100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_clock_frequency 1000000
#define DT_N_S_soc_S_iic1_4025e100_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_sq_size 4
#define DT_N_S_soc_S_iic1_4025e100_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_cq_size 4
#define DT_N_S_soc_S_iic1_4025e100_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40400800_S_iic1_default
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_iic1_default
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic1_4025e100, pinctrl_0, 0)
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic1_4025e100, pinctrl_0, 0)
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic1_4025e100, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic1_4025e100, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic1_4025e100, pinctrl_names, 0)
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic1_4025e100, pinctrl_names, 0)
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic1_4025e100, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic1_4025e100, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_channel 1
#define DT_N_S_soc_S_iic1_4025e100_P_channel_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_rise_time_ns 120
#define DT_N_S_soc_S_iic1_4025e100_P_rise_time_ns_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_fall_time_ns 120
#define DT_N_S_soc_S_iic1_4025e100_P_fall_time_ns_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_duty_cycle_percent 50
#define DT_N_S_soc_S_iic1_4025e100_P_duty_cycle_percent_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_priority_level 12
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_priority_level_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/spi0_default
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_spi0_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_PATH "/soc/pin-controller@40400800/spi0_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_FULL_NAME "spi0_default"

/* Node parent (/soc/pin-controller@40400800) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_PARENT DT_N_S_soc_S_pin_controller_40400800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_FOREACH_NODELABEL(fn) fn(spi0_default)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi0_default, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_ORD 11
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_REQUIRES_ORDS \
	8, /* /soc/pin-controller@40400800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_SUPPORTS_ORDS \
	12, /* /soc/spi@4035c000 */ \
	85, /* /soc/pin-controller@40400800/spi0_default/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_EXISTS 1
#define DT_N_NODELABEL_spi0_default DT_N_S_soc_S_pin_controller_40400800_S_spi0_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/spi@4035c000
 *
 * Node identifier: DT_N_S_soc_S_spi_4035c000
 *
 * Binding (compatible = renesas,ra8-spi-b):
 *   $ZEPHYR_BASE/dts/bindings/spi/renesas,ra8-spi-b.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_4035c000_PATH "/soc/spi@4035c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_4035c000_FULL_NAME "spi@4035c000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_4035c000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_4035c000_CHILD_IDX 27

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_4035c000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_4035c000_FOREACH_NODELABEL(fn) fn(spi0)
#define DT_N_S_soc_S_spi_4035c000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_4035c000_CHILD_NUM 0
#define DT_N_S_soc_S_spi_4035c000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_4035c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_4035c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_4035c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_4035c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_4035c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_4035c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_4035c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_4035c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_4035c000_ORD 12
#define DT_N_S_soc_S_spi_4035c000_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_4035c000_REQUIRES_ORDS \
	3, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	11, /* /soc/pin-controller@40400800/spi0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_4035c000_SUPPORTS_ORDS \
	19, /* /zephyr,user */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_4035c000_EXISTS 1
#define DT_N_INST_0_renesas_ra8_spi_b DT_N_S_soc_S_spi_4035c000
#define DT_N_NODELABEL_spi0           DT_N_S_soc_S_spi_4035c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_4035c000_REG_NUM 1
#define DT_N_S_soc_S_spi_4035c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_REG_IDX_0_VAL_ADDRESS 1077264384 /* 0x4035c000 */
#define DT_N_S_soc_S_spi_4035c000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_spi_4035c000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_4035c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_4035c000_IRQ_NUM 4
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_0_VAL_irq 28
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_1_VAL_irq 29
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_2_VAL_irq 30
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_3_VAL_irq 31
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4035c000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_spi_4035c000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_spi_4035c000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_spi_4035c000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_spi_4035c000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_spi_4035c000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_spi_4035c000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_spi_4035c000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_spi_4035c000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_spi_4035c000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_spi_4035c000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_spi_4035c000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_spi_4035c000_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_spi_4035c000_COMPAT_MATCHES_renesas_ra8_spi_b 1
#define DT_N_S_soc_S_spi_4035c000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_spi_4035c000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_COMPAT_MODEL_IDX_0 "ra8-spi-b"
#define DT_N_S_soc_S_spi_4035c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_4035c000_PINCTRL_NUM 1
#define DT_N_S_soc_S_spi_4035c000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_spi_4035c000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_4035c000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_spi_4035c000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_spi0_default

/* Generic property macros: */
#define DT_N_S_soc_S_spi_4035c000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_4035c000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_4035c000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_status "okay"
#define DT_N_S_soc_S_spi_4035c000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_4035c000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_4035c000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_4035c000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_4035c000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_spi_4035c000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_spi_4035c000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_4035c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4035c000, status, 0)
#define DT_N_S_soc_S_spi_4035c000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4035c000, status, 0)
#define DT_N_S_soc_S_spi_4035c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4035c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4035c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_P_status_LEN 1
#define DT_N_S_soc_S_spi_4035c000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_compatible {"renesas,ra8-spi-b"}
#define DT_N_S_soc_S_spi_4035c000_P_compatible_IDX_0 "renesas,ra8-spi-b"
#define DT_N_S_soc_S_spi_4035c000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-spi-b
#define DT_N_S_soc_S_spi_4035c000_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_spi_b
#define DT_N_S_soc_S_spi_4035c000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_SPI_B
#define DT_N_S_soc_S_spi_4035c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4035c000, compatible, 0)
#define DT_N_S_soc_S_spi_4035c000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4035c000, compatible, 0)
#define DT_N_S_soc_S_spi_4035c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4035c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4035c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_4035c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_reg {1077264384 /* 0x4035c000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_spi_4035c000_P_reg_IDX_0 1077264384
#define DT_N_S_soc_S_spi_4035c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_reg_IDX_1 256
#define DT_N_S_soc_S_spi_4035c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts {28 /* 0x1c */, 1 /* 0x1 */, 29 /* 0x1d */, 1 /* 0x1 */, 30 /* 0x1e */, 1 /* 0x1 */, 31 /* 0x1f */, 1 /* 0x1 */}
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_0 28
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_2 29
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_4 30
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_6 31
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 3)
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 3)
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_4035c000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40400800_S_spi0_default
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_spi0_default
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4035c000, pinctrl_0, 0)
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4035c000, pinctrl_0, 0)
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4035c000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4035c000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4035c000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4035c000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4035c000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4035c000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_spi_4035c000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_channel 0
#define DT_N_S_soc_S_spi_4035c000_P_channel_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_tx_dtc 0
#define DT_N_S_soc_S_spi_4035c000_P_tx_dtc_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_rx_dtc 0
#define DT_N_S_soc_S_spi_4035c000_P_rx_dtc_EXISTS 1

/*
 * Devicetree node: /clocks
 *
 * Node identifier: DT_N_S_clocks
 */

/* Node's full path: */
#define DT_N_S_clocks_PATH "/clocks"

/* Node's name with unit-address: */
#define DT_N_S_clocks_FULL_NAME "clocks"

/* Node parent (/) identifier: */
#define DT_N_S_clocks_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_NODELABEL_NUM 1
#define DT_N_S_clocks_FOREACH_NODELABEL(fn) fn(clocks)
#define DT_N_S_clocks_FOREACH_NODELABEL_VARGS(fn, ...) fn(clocks, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_CHILD_NUM 8
#define DT_N_S_clocks_CHILD_NUM_STATUS_OKAY 7
#define DT_N_S_clocks_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_clock_xtal) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco) fn(DT_N_S_clocks_S_clock_subclk) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks_S_pll2) fn(DT_N_S_clocks_S_pclkblock)
#define DT_N_S_clocks_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_xtal) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_hoco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_moco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_loco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_subclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock)
#define DT_N_S_clocks_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_xtal, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_clocks_S_pll2, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_xtal, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_clock_xtal) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco) fn(DT_N_S_clocks_S_clock_subclk) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks_S_pclkblock)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_xtal) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_hoco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_moco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_loco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_subclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_xtal, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_xtal, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_clocks_ORD 13
#define DT_N_S_clocks_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_SUPPORTS_ORDS \
	14, /* /clocks/pclkblock */ \
	20, /* /clocks/clock-hoco */ \
	21, /* /clocks/clock-loco */ \
	22, /* /clocks/clock-moco */ \
	23, /* /clocks/clock-subclk */ \
	24, /* /clocks/clock-xtal */ \
	25, /* /clocks/pll */ \
	26, /* /clocks/pll2 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_EXISTS 1
#define DT_N_NODELABEL_clocks DT_N_S_clocks

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_REG_NUM 0
#define DT_N_S_clocks_RANGES_NUM 0
#define DT_N_S_clocks_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_IRQ_NUM 0
#define DT_N_S_clocks_IRQ_LEVEL 0
#define DT_N_S_clocks_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /clocks/pclkblock
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock
 *
 * Binding (compatible = renesas,ra8-cgc-pclk-block):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pclk-block.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_PATH "/clocks/pclkblock"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_FULL_NAME "pclkblock"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pclkblock_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_FOREACH_NODELABEL(fn) fn(pclkblock)
#define DT_N_S_clocks_S_pclkblock_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclkblock, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_CHILD_NUM 18
#define DT_N_S_clocks_S_pclkblock_CHILD_NUM_STATUS_OKAY 10
#define DT_N_S_clocks_S_pclkblock_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk) fn(DT_N_S_clocks_S_pclkblock_S_iclk) fn(DT_N_S_clocks_S_pclkblock_S_pclka) fn(DT_N_S_clocks_S_pclkblock_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_S_pclke) fn(DT_N_S_clocks_S_pclkblock_S_bclk) fn(DT_N_S_clocks_S_pclkblock_S_fclk) fn(DT_N_S_clocks_S_pclkblock_S_clkout) fn(DT_N_S_clocks_S_pclkblock_S_sciclk) fn(DT_N_S_clocks_S_pclkblock_S_spiclk) fn(DT_N_S_clocks_S_pclkblock_S_canfdclk) fn(DT_N_S_clocks_S_pclkblock_S_i3cclk) fn(DT_N_S_clocks_S_pclkblock_S_uclk) fn(DT_N_S_clocks_S_pclkblock_S_u60clk) fn(DT_N_S_clocks_S_pclkblock_S_octaspiclk) fn(DT_N_S_clocks_S_pclkblock_S_lcdclk)
#define DT_N_S_clocks_S_pclkblock_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_iclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_pclka) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_pclkb) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_pclkc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_pclkd) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_pclke) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_bclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_fclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_clkout) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_sciclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_spiclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_canfdclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_i3cclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_uclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_u60clk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_octaspiclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_lcdclk)
#define DT_N_S_clocks_S_pclkblock_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclke, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_bclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_fclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_clkout, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_sciclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_spiclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_canfdclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_i3cclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_uclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_u60clk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_octaspiclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_lcdclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_iclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_pclka, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_pclkb, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_pclkc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_pclkd, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_pclke, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_bclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_fclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_clkout, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_sciclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_spiclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_canfdclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_i3cclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_uclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_u60clk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_octaspiclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_lcdclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk) fn(DT_N_S_clocks_S_pclkblock_S_iclk) fn(DT_N_S_clocks_S_pclkblock_S_pclka) fn(DT_N_S_clocks_S_pclkblock_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_S_pclke) fn(DT_N_S_clocks_S_pclkblock_S_bclk) fn(DT_N_S_clocks_S_pclkblock_S_fclk) fn(DT_N_S_clocks_S_pclkblock_S_sciclk)
#define DT_N_S_clocks_S_pclkblock_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_iclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_pclka) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_pclkb) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_pclkc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_pclkd) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_pclke) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_bclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_fclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_sciclk)
#define DT_N_S_clocks_S_pclkblock_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclke, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_bclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_fclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_sciclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_iclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_pclka, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_pclkb, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_pclkc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_pclkd, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_pclke, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_bclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_fclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_S_sciclk, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_ORD 14
#define DT_N_S_clocks_S_pclkblock_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_REQUIRES_ORDS \
	13, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_SUPPORTS_ORDS \
	15, /* /clocks/pclkblock/sciclk */ \
	27, /* /clocks/pclkblock/canfdclk */ \
	28, /* /clocks/pclkblock/clkout */ \
	29, /* /clocks/pclkblock/cpuclk */ \
	30, /* /clocks/pclkblock/fclk */ \
	31, /* /clocks/pclkblock/i3cclk */ \
	32, /* /clocks/pclkblock/iclk */ \
	33, /* /clocks/pclkblock/lcdclk */ \
	34, /* /clocks/pclkblock/octaspiclk */ \
	35, /* /clocks/pclkblock/pclka */ \
	36, /* /clocks/pclkblock/pclkb */ \
	37, /* /clocks/pclkblock/pclkc */ \
	38, /* /clocks/pclkblock/pclkd */ \
	39, /* /clocks/pclkblock/pclke */ \
	40, /* /clocks/pclkblock/spiclk */ \
	41, /* /clocks/pclkblock/u60clk */ \
	42, /* /clocks/pclkblock/uclk */ \
	43, /* /clocks/pclkblock/bclk */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_EXISTS 1
#define DT_N_INST_0_renesas_ra8_cgc_pclk_block DT_N_S_clocks_S_pclkblock
#define DT_N_NODELABEL_pclkblock               DT_N_S_clocks_S_pclkblock

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_COMPAT_MATCHES_renesas_ra8_cgc_pclk_block 1
#define DT_N_S_clocks_S_pclkblock_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_COMPAT_MODEL_IDX_0 "ra8-cgc-pclk-block"
#define DT_N_S_clocks_S_pclkblock_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock, status, 0)
#define DT_N_S_clocks_S_pclkblock_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock, status, 0)
#define DT_N_S_clocks_S_pclkblock_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_P_compatible {"renesas,ra8-cgc-pclk-block"}
#define DT_N_S_clocks_S_pclkblock_P_compatible_IDX_0 "renesas,ra8-cgc-pclk-block"
#define DT_N_S_clocks_S_pclkblock_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pclk-block
#define DT_N_S_clocks_S_pclkblock_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pclk_block
#define DT_N_S_clocks_S_pclkblock_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PCLK_BLOCK
#define DT_N_S_clocks_S_pclkblock_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_P_sysclock_src 5
#define DT_N_S_clocks_S_pclkblock_P_sysclock_src_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock/sciclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_S_sciclk
 *
 * Binding (compatible = renesas,ra8-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_S_sciclk_PATH "/clocks/pclkblock/sciclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_S_sciclk_FULL_NAME "sciclk"

/* Node parent (/clocks/pclkblock) identifier: */
#define DT_N_S_clocks_S_pclkblock_S_sciclk_PARENT DT_N_S_clocks_S_pclkblock

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_S_sciclk_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_S_sciclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_S_sciclk_FOREACH_NODELABEL(fn) fn(sciclk)
#define DT_N_S_clocks_S_pclkblock_S_sciclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(sciclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_S_sciclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_sciclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_S_sciclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_S_sciclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_sciclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_sciclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_S_sciclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_S_sciclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_sciclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_sciclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_S_sciclk_ORD 15
#define DT_N_S_clocks_S_pclkblock_S_sciclk_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_S_sciclk_REQUIRES_ORDS \
	14, /* /clocks/pclkblock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_S_sciclk_SUPPORTS_ORDS \
	17, /* /soc/sci9@40358900 */ \
	86, /* /soc/sci0@40358000 */ \
	88, /* /soc/sci1@40358100 */ \
	90, /* /soc/sci2@40358200 */ \
	92, /* /soc/sci3@40358300 */ \
	94, /* /soc/sci4@40358400 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_S_sciclk_EXISTS 1
#define DT_N_INST_9_renesas_ra8_cgc_pclk DT_N_S_clocks_S_pclkblock_S_sciclk
#define DT_N_NODELABEL_sciclk            DT_N_S_clocks_S_pclkblock_S_sciclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_S_sciclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_sciclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_sciclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_S_sciclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_sciclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_S_sciclk_COMPAT_MATCHES_renesas_ra8_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_S_sciclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_sciclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_S_sciclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_sciclk_COMPAT_MODEL_IDX_0 "ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_sciclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_S_sciclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_sciclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_sciclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_sciclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_sciclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_compatible {"renesas,ra8-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_compatible_IDX_0 "renesas,ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_sciclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_sciclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_sciclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_sciclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_clk_src 5
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_clk_src_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_clk_div 2
#define DT_N_S_clocks_S_pclkblock_S_sciclk_P_clk_div_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/sci9_default
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_sci9_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_PATH "/soc/pin-controller@40400800/sci9_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FULL_NAME "sci9_default"

/* Node parent (/soc/pin-controller@40400800) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_PARENT DT_N_S_soc_S_pin_controller_40400800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_NODELABEL(fn) fn(sci9_default)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci9_default, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_CHILD_NUM 2
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_ORD 16
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_REQUIRES_ORDS \
	8, /* /soc/pin-controller@40400800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_SUPPORTS_ORDS \
	17, /* /soc/sci9@40358900 */ \
	83, /* /soc/pin-controller@40400800/sci9_default/group1 */ \
	84, /* /soc/pin-controller@40400800/sci9_default/group2 */ \
	86, /* /soc/sci0@40358000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_EXISTS 1
#define DT_N_NODELABEL_sci9_default DT_N_S_soc_S_pin_controller_40400800_S_sci9_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/sci9@40358900
 *
 * Node identifier: DT_N_S_soc_S_sci9_40358900
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci9_40358900_PATH "/soc/sci9@40358900"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci9_40358900_FULL_NAME "sci9@40358900"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci9_40358900_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci9_40358900_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci9_40358900_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci9_40358900_FOREACH_NODELABEL(fn) fn(sci9)
#define DT_N_S_soc_S_sci9_40358900_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci9, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci9_40358900_CHILD_NUM 1
#define DT_N_S_soc_S_sci9_40358900_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_sci9_40358900_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci9_40358900_S_uart)
#define DT_N_S_soc_S_sci9_40358900_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900_S_uart)
#define DT_N_S_soc_S_sci9_40358900_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sci9_40358900_S_uart)
#define DT_N_S_soc_S_sci9_40358900_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900_S_uart)
#define DT_N_S_soc_S_sci9_40358900_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900_S_uart, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci9_40358900_ORD 17
#define DT_N_S_soc_S_sci9_40358900_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci9_40358900_REQUIRES_ORDS \
	3, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	15, /* /clocks/pclkblock/sciclk */ \
	16, /* /soc/pin-controller@40400800/sci9_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci9_40358900_SUPPORTS_ORDS \
	18, /* /soc/sci9@40358900/uart */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci9_40358900_EXISTS 1
#define DT_N_INST_0_renesas_ra_sci DT_N_S_soc_S_sci9_40358900
#define DT_N_NODELABEL_sci9        DT_N_S_soc_S_sci9_40358900

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci9_40358900_REG_NUM 1
#define DT_N_S_soc_S_sci9_40358900_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_REG_IDX_0_VAL_ADDRESS 1077250304 /* 0x40358900 */
#define DT_N_S_soc_S_sci9_40358900_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_sci9_40358900_RANGES_NUM 0
#define DT_N_S_soc_S_sci9_40358900_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci9_40358900_IRQ_NUM 4
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_0_VAL_irq 24
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_1_VAL_irq 25
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_2_VAL_irq 26
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_3_VAL_irq 27
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci9_40358900_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci9_40358900_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci9_40358900_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci9_40358900_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci9_40358900_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci9_40358900_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci9_40358900_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci9_40358900_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci9_40358900_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci9_40358900_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci9_40358900_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci9_40358900_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci9_40358900_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci9_40358900_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci9_40358900_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci9_40358900_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci9_40358900_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci9_40358900_PINCTRL_NUM 1
#define DT_N_S_soc_S_sci9_40358900_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_sci9_40358900_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sci9_40358900_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_sci9_40358900_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_sci9_default

/* Generic property macros: */
#define DT_N_S_soc_S_sci9_40358900_P_wakeup_source 0
#define DT_N_S_soc_S_sci9_40358900_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci9_40358900_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_status "okay"
#define DT_N_S_soc_S_sci9_40358900_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sci9_40358900_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sci9_40358900_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sci9_40358900_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sci9_40358900_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_sci9_40358900_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_sci9_40358900_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sci9_40358900_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40358900, status, 0)
#define DT_N_S_soc_S_sci9_40358900_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900, status, 0)
#define DT_N_S_soc_S_sci9_40358900_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_status_LEN 1
#define DT_N_S_soc_S_sci9_40358900_P_status_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci9_40358900_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci9_40358900_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci9_40358900_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci9_40358900_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci9_40358900_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40358900, compatible, 0)
#define DT_N_S_soc_S_sci9_40358900_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900, compatible, 0)
#define DT_N_S_soc_S_sci9_40358900_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_compatible_LEN 1
#define DT_N_S_soc_S_sci9_40358900_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_reg {1077250304 /* 0x40358900 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_sci9_40358900_P_reg_IDX_0 1077250304
#define DT_N_S_soc_S_sci9_40358900_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci9_40358900_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts {24 /* 0x18 */, 1 /* 0x1 */, 25 /* 0x19 */, 1 /* 0x1 */, 26 /* 0x1a */, 1 /* 0x1 */, 27 /* 0x1b */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_0 24
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_2 25
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_4 26
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_6 27
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 3)
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 3)
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_S_sciclk
#define DT_N_S_soc_S_sci9_40358900_P_clocks_IDX_0_VAL_mstp 1075851268
#define DT_N_S_soc_S_sci9_40358900_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_clocks_IDX_0_VAL_stop_bit 22
#define DT_N_S_soc_S_sci9_40358900_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40358900, clocks, 0)
#define DT_N_S_soc_S_sci9_40358900_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900, clocks, 0)
#define DT_N_S_soc_S_sci9_40358900_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_clocks_LEN 1
#define DT_N_S_soc_S_sci9_40358900_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci9_40358900_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40400800_S_sci9_default
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_sci9_default
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40358900, pinctrl_0, 0)
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900, pinctrl_0, 0)
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40358900, pinctrl_names, 0)
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900, pinctrl_names, 0)
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/sci9@40358900/uart
 *
 * Node identifier: DT_N_S_soc_S_sci9_40358900_S_uart
 *
 * Binding (compatible = renesas,ra8-uart-sci-b):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra8-uart-sci-b.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_PATH "/soc/sci9@40358900/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_FULL_NAME "uart"

/* Node parent (/soc/sci9@40358900) identifier: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_PARENT DT_N_S_soc_S_sci9_40358900

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_NODELABEL(fn) fn(uart9)
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart9, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci9_40358900_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_ORD 18
#define DT_N_S_soc_S_sci9_40358900_S_uart_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_REQUIRES_ORDS \
	17, /* /soc/sci9@40358900 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_SUPPORTS_ORDS \
	19, /* /zephyr,user */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_EXISTS 1
#define DT_N_INST_0_renesas_ra8_uart_sci_b DT_N_S_soc_S_sci9_40358900_S_uart
#define DT_N_NODELABEL_uart9               DT_N_S_soc_S_sci9_40358900_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci9_40358900_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_COMPAT_MATCHES_renesas_ra8_uart_sci_b 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci9_40358900_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_COMPAT_MODEL_IDX_0 "ra8-uart-sci-b"
#define DT_N_S_soc_S_sci9_40358900_S_uart_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status "okay"
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40358900_S_uart, status, 0)
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900_S_uart, status, 0)
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible {"renesas,ra8-uart-sci-b"}
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_IDX_0 "renesas,ra8-uart-sci-b"
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-uart-sci-b
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_uart_sci_b
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_UART_SCI_B
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40358900_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_current_speed 115200
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_channel 9
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_tx_dtc 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_tx_dtc_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_rx_dtc 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_rx_dtc_EXISTS 1

/*
 * Devicetree node: /zephyr,user
 *
 * Node identifier: DT_N_S_zephyr_user
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_zephyr_user_PATH "/zephyr,user"

/* Node's name with unit-address: */
#define DT_N_S_zephyr_user_FULL_NAME "zephyr,user"

/* Node parent (/) identifier: */
#define DT_N_S_zephyr_user_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_zephyr_user_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_zephyr_user_NODELABEL_NUM 0
#define DT_N_S_zephyr_user_FOREACH_NODELABEL(fn) 
#define DT_N_S_zephyr_user_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_zephyr_user_CHILD_NUM 0
#define DT_N_S_zephyr_user_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_zephyr_user_FOREACH_CHILD(fn) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_zephyr_user_ORD 19
#define DT_N_S_zephyr_user_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_zephyr_user_REQUIRES_ORDS \
	0, /* / */ \
	4, /* /soc/gpio@40400020 */ \
	5, /* /soc/gpio@40400080 */ \
	6, /* /soc/gpio@404000c0 */ \
	10, /* /soc/iic1@4025e100 */ \
	12, /* /soc/spi@4035c000 */ \
	18, /* /soc/sci9@40358900/uart */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_zephyr_user_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_zephyr_user_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_zephyr_user_REG_NUM 0
#define DT_N_S_zephyr_user_RANGES_NUM 0
#define DT_N_S_zephyr_user_FOREACH_RANGE(fn) 
#define DT_N_S_zephyr_user_IRQ_NUM 0
#define DT_N_S_zephyr_user_IRQ_LEVEL 0
#define DT_N_S_zephyr_user_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_zephyr_user_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_PH DT_N_S_soc_S_gpio_404000c0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_VAL_pin 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_PH DT_N_S_soc_S_gpio_40400080
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_VAL_pin 14
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_PH DT_N_S_soc_S_gpio_40400020
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_VAL_pin 7
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, digital_pin_gpios, 0) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 1) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 2)
#define DT_N_S_zephyr_user_P_digital_pin_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, digital_pin_gpios, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 2)
#define DT_N_S_zephyr_user_P_digital_pin_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, digital_pin_gpios, 0, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 1, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 2, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_digital_pin_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, digital_pin_gpios, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 2, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_digital_pin_gpios_LEN 3
#define DT_N_S_zephyr_user_P_digital_pin_gpios_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_PH DT_N_S_soc_S_gpio_404000c0
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_VAL_pin 0
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_VAL_flags 0
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_PH DT_N_S_soc_S_gpio_40400080
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_VAL_pin 14
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_VAL_flags 0
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_PH DT_N_S_soc_S_gpio_40400020
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_VAL_pin 7
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_VAL_flags 0
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, builtin_led_gpios, 0) \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 1) \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 2)
#define DT_N_S_zephyr_user_P_builtin_led_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, builtin_led_gpios, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 2)
#define DT_N_S_zephyr_user_P_builtin_led_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, builtin_led_gpios, 0, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 1, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 2, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_builtin_led_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, builtin_led_gpios, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 2, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_builtin_led_gpios_LEN 3
#define DT_N_S_zephyr_user_P_builtin_led_gpios_EXISTS 1
#define DT_N_S_zephyr_user_P_serials DT_N_S_soc_S_sci9_40358900_S_uart
#define DT_N_S_zephyr_user_P_serials_IDX_0 DT_N_S_soc_S_sci9_40358900_S_uart
#define DT_N_S_zephyr_user_P_serials_IDX_0_PH DT_N_S_soc_S_sci9_40358900_S_uart
#define DT_N_S_zephyr_user_P_serials_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_serials_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, serials, 0)
#define DT_N_S_zephyr_user_P_serials_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, serials, 0)
#define DT_N_S_zephyr_user_P_serials_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, serials, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_serials_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, serials, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_serials_LEN 1
#define DT_N_S_zephyr_user_P_serials_EXISTS 1
#define DT_N_S_zephyr_user_P_i2cs DT_N_S_soc_S_iic1_4025e100
#define DT_N_S_zephyr_user_P_i2cs_IDX_0 DT_N_S_soc_S_iic1_4025e100
#define DT_N_S_zephyr_user_P_i2cs_IDX_0_PH DT_N_S_soc_S_iic1_4025e100
#define DT_N_S_zephyr_user_P_i2cs_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_i2cs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, i2cs, 0)
#define DT_N_S_zephyr_user_P_i2cs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, i2cs, 0)
#define DT_N_S_zephyr_user_P_i2cs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, i2cs, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_i2cs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, i2cs, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_i2cs_LEN 1
#define DT_N_S_zephyr_user_P_i2cs_EXISTS 1
#define DT_N_S_zephyr_user_P_spis DT_N_S_soc_S_spi_4035c000
#define DT_N_S_zephyr_user_P_spis_IDX_0 DT_N_S_soc_S_spi_4035c000
#define DT_N_S_zephyr_user_P_spis_IDX_0_PH DT_N_S_soc_S_spi_4035c000
#define DT_N_S_zephyr_user_P_spis_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_spis_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, spis, 0)
#define DT_N_S_zephyr_user_P_spis_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, spis, 0)
#define DT_N_S_zephyr_user_P_spis_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, spis, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_spis_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, spis, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_spis_LEN 1
#define DT_N_S_zephyr_user_P_spis_EXISTS 1

/*
 * Devicetree node: /clocks/clock-hoco
 *
 * Node identifier: DT_N_S_clocks_S_clock_hoco
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_hoco_PATH "/clocks/clock-hoco"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_hoco_FULL_NAME "clock-hoco"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_hoco_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_hoco_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_hoco_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_hoco_FOREACH_NODELABEL(fn) fn(hoco)
#define DT_N_S_clocks_S_clock_hoco_FOREACH_NODELABEL_VARGS(fn, ...) fn(hoco, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_hoco_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_hoco_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_hoco_ORD 20
#define DT_N_S_clocks_S_clock_hoco_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_hoco_REQUIRES_ORDS \
	13, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_hoco_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_hoco_EXISTS 1
#define DT_N_INST_0_fixed_clock DT_N_S_clocks_S_clock_hoco
#define DT_N_NODELABEL_hoco     DT_N_S_clocks_S_clock_hoco

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_hoco_REG_NUM 0
#define DT_N_S_clocks_S_clock_hoco_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_hoco_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_hoco_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_hoco_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_hoco_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clock_hoco_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_hoco_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_hoco_P_clock_frequency 48000000
#define DT_N_S_clocks_S_clock_hoco_P_clock_frequency_EXISTS 1

/*
 * Devicetree node: /clocks/clock-loco
 *
 * Node identifier: DT_N_S_clocks_S_clock_loco
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_loco_PATH "/clocks/clock-loco"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_loco_FULL_NAME "clock-loco"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_loco_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_loco_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_loco_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_loco_FOREACH_NODELABEL(fn) fn(loco)
#define DT_N_S_clocks_S_clock_loco_FOREACH_NODELABEL_VARGS(fn, ...) fn(loco, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_loco_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_loco_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_loco_ORD 21
#define DT_N_S_clocks_S_clock_loco_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_loco_REQUIRES_ORDS \
	13, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_loco_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_loco_EXISTS 1
#define DT_N_INST_2_fixed_clock DT_N_S_clocks_S_clock_loco
#define DT_N_NODELABEL_loco     DT_N_S_clocks_S_clock_loco

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_loco_REG_NUM 0
#define DT_N_S_clocks_S_clock_loco_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_loco_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_loco_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_loco_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_loco_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clock_loco_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_loco_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_loco_P_clock_frequency 32768
#define DT_N_S_clocks_S_clock_loco_P_clock_frequency_EXISTS 1

/*
 * Devicetree node: /clocks/clock-moco
 *
 * Node identifier: DT_N_S_clocks_S_clock_moco
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_moco_PATH "/clocks/clock-moco"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_moco_FULL_NAME "clock-moco"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_moco_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_moco_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_moco_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_moco_FOREACH_NODELABEL(fn) fn(moco)
#define DT_N_S_clocks_S_clock_moco_FOREACH_NODELABEL_VARGS(fn, ...) fn(moco, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_moco_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_moco_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_moco_ORD 22
#define DT_N_S_clocks_S_clock_moco_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_moco_REQUIRES_ORDS \
	13, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_moco_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_moco_EXISTS 1
#define DT_N_INST_1_fixed_clock DT_N_S_clocks_S_clock_moco
#define DT_N_NODELABEL_moco     DT_N_S_clocks_S_clock_moco

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_moco_REG_NUM 0
#define DT_N_S_clocks_S_clock_moco_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_moco_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_moco_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_moco_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_moco_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clock_moco_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_moco_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_moco_P_clock_frequency 8000000
#define DT_N_S_clocks_S_clock_moco_P_clock_frequency_EXISTS 1

/*
 * Devicetree node: /clocks/clock-subclk
 *
 * Node identifier: DT_N_S_clocks_S_clock_subclk
 *
 * Binding (compatible = renesas,ra8-cgc-subclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-subclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_subclk_PATH "/clocks/clock-subclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_subclk_FULL_NAME "clock-subclk"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_subclk_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_subclk_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_subclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_subclk_FOREACH_NODELABEL(fn) fn(subclk)
#define DT_N_S_clocks_S_clock_subclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(subclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_subclk_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_subclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_subclk_ORD 23
#define DT_N_S_clocks_S_clock_subclk_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_subclk_REQUIRES_ORDS \
	13, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_subclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_subclk_EXISTS 1
#define DT_N_INST_0_renesas_ra8_cgc_subclk DT_N_S_clocks_S_clock_subclk
#define DT_N_NODELABEL_subclk              DT_N_S_clocks_S_clock_subclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_subclk_REG_NUM 0
#define DT_N_S_clocks_S_clock_subclk_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_subclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_subclk_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_subclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_subclk_COMPAT_MATCHES_renesas_ra8_cgc_subclk 1
#define DT_N_S_clocks_S_clock_subclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_clock_subclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_COMPAT_MODEL_IDX_0 "ra8-cgc-subclk"
#define DT_N_S_clocks_S_clock_subclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_subclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_subclk_P_clock_frequency 32768
#define DT_N_S_clocks_S_clock_subclk_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability 0
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability_ENUM_IDX 0
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability_ENUM_VAL_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_stabilization_time 1000
#define DT_N_S_clocks_S_clock_subclk_P_stabilization_time_EXISTS 1

/*
 * Devicetree node: /clocks/clock-xtal
 *
 * Node identifier: DT_N_S_clocks_S_clock_xtal
 *
 * Binding (compatible = renesas,ra8-cgc-external-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-external-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_xtal_PATH "/clocks/clock-xtal"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_xtal_FULL_NAME "clock-xtal"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_xtal_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_xtal_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_xtal_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_xtal_FOREACH_NODELABEL(fn) fn(xtal)
#define DT_N_S_clocks_S_clock_xtal_FOREACH_NODELABEL_VARGS(fn, ...) fn(xtal, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_xtal_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_xtal_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_xtal_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_xtal_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_xtal_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_xtal_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_xtal_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_xtal_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_xtal_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_xtal_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_xtal_ORD 24
#define DT_N_S_clocks_S_clock_xtal_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_xtal_REQUIRES_ORDS \
	13, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_xtal_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_xtal_EXISTS 1
#define DT_N_INST_0_renesas_ra8_cgc_external_clock DT_N_S_clocks_S_clock_xtal
#define DT_N_NODELABEL_xtal                        DT_N_S_clocks_S_clock_xtal

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_xtal_REG_NUM 0
#define DT_N_S_clocks_S_clock_xtal_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_xtal_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_xtal_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_xtal_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_xtal_COMPAT_MATCHES_renesas_ra8_cgc_external_clock 1
#define DT_N_S_clocks_S_clock_xtal_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_clock_xtal_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_COMPAT_MODEL_IDX_0 "ra8-cgc-external-clock"
#define DT_N_S_clocks_S_clock_xtal_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_xtal_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_xtal_P_clock_frequency 20000000
#define DT_N_S_clocks_S_clock_xtal_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_xtal_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_xtal_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_P_status "okay"
#define DT_N_S_clocks_S_clock_xtal_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_clock_xtal_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_clock_xtal_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_clock_xtal_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_clock_xtal_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_clock_xtal_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_clock_xtal_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_clock_xtal_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_xtal, status, 0)
#define DT_N_S_clocks_S_clock_xtal_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_xtal, status, 0)
#define DT_N_S_clocks_S_clock_xtal_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_xtal, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_xtal_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_xtal, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_xtal_P_status_LEN 1
#define DT_N_S_clocks_S_clock_xtal_P_status_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_P_compatible {"renesas,ra8-cgc-external-clock"}
#define DT_N_S_clocks_S_clock_xtal_P_compatible_IDX_0 "renesas,ra8-cgc-external-clock"
#define DT_N_S_clocks_S_clock_xtal_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-external-clock
#define DT_N_S_clocks_S_clock_xtal_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_external_clock
#define DT_N_S_clocks_S_clock_xtal_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_EXTERNAL_CLOCK
#define DT_N_S_clocks_S_clock_xtal_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_xtal, compatible, 0)
#define DT_N_S_clocks_S_clock_xtal_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_xtal, compatible, 0)
#define DT_N_S_clocks_S_clock_xtal_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_xtal, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_xtal_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_xtal, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_xtal_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_xtal_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_xtal_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_P_mosel 0
#define DT_N_S_clocks_S_clock_xtal_P_mosel_ENUM_IDX 0
#define DT_N_S_clocks_S_clock_xtal_P_mosel_ENUM_VAL_0_EXISTS 1
#define DT_N_S_clocks_S_clock_xtal_P_mosel_EXISTS 1

/*
 * Devicetree node: /clocks/pll
 *
 * Node identifier: DT_N_S_clocks_S_pll
 *
 * Binding (compatible = renesas,ra8-cgc-pll):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pll.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll_PATH "/clocks/pll"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll_FULL_NAME "pll"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pll_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pll_FOREACH_NODELABEL(fn) fn(pll)
#define DT_N_S_clocks_S_pll_FOREACH_NODELABEL_VARGS(fn, ...) fn(pll, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll_CHILD_NUM 0
#define DT_N_S_clocks_S_pll_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pll_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll_ORD 25
#define DT_N_S_clocks_S_pll_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll_REQUIRES_ORDS \
	13, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll_EXISTS 1
#define DT_N_INST_0_renesas_ra8_cgc_pll DT_N_S_clocks_S_pll
#define DT_N_NODELABEL_pll              DT_N_S_clocks_S_pll

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll_REG_NUM 0
#define DT_N_S_clocks_S_pll_RANGES_NUM 0
#define DT_N_S_clocks_S_pll_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll_IRQ_NUM 0
#define DT_N_S_clocks_S_pll_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll_COMPAT_MATCHES_renesas_ra8_cgc_pll 1
#define DT_N_S_clocks_S_pll_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pll_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_COMPAT_MODEL_IDX_0 "ra8-cgc-pll"
#define DT_N_S_clocks_S_pll_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll_P_wakeup_source 0
#define DT_N_S_clocks_S_pll_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status "okay"
#define DT_N_S_clocks_S_pll_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pll_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pll_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pll_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pll_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pll_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pll_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, status, 0)
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, status, 0)
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_status_LEN 1
#define DT_N_S_clocks_S_pll_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll_P_compatible {"renesas,ra8-cgc-pll"}
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0 "renesas,ra8-cgc-pll"
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pll
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pll
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PLL
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, compatible, 0)
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, compatible, 0)
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll_P_source 3
#define DT_N_S_clocks_S_pll_P_source_EXISTS 1
#define DT_N_S_clocks_S_pll_P_div 1
#define DT_N_S_clocks_S_pll_P_div_EXISTS 1
#define DT_N_S_clocks_S_pll_P_mul {96 /* 0x60 */, 0 /* 0x0 */}
#define DT_N_S_clocks_S_pll_P_mul_IDX_0 96
#define DT_N_S_clocks_S_pll_P_mul_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_mul_IDX_1 0
#define DT_N_S_clocks_S_pll_P_mul_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pll_P_mul_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, mul, 0) \
	fn(DT_N_S_clocks_S_pll, mul, 1)
#define DT_N_S_clocks_S_pll_P_mul_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, mul, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pll, mul, 1)
#define DT_N_S_clocks_S_pll_P_mul_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, mul, 0, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pll, mul, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_mul_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, mul, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pll, mul, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_mul_LEN 2
#define DT_N_S_clocks_S_pll_P_mul_EXISTS 1
#define DT_N_S_clocks_S_pll_P_divp 1
#define DT_N_S_clocks_S_pll_P_divp_EXISTS 1
#define DT_N_S_clocks_S_pll_P_freqp 480000000
#define DT_N_S_clocks_S_pll_P_freqp_EXISTS 1
#define DT_N_S_clocks_S_pll_P_divq 1
#define DT_N_S_clocks_S_pll_P_divq_EXISTS 1
#define DT_N_S_clocks_S_pll_P_freqq 480000000
#define DT_N_S_clocks_S_pll_P_freqq_EXISTS 1
#define DT_N_S_clocks_S_pll_P_divr 1
#define DT_N_S_clocks_S_pll_P_divr_EXISTS 1
#define DT_N_S_clocks_S_pll_P_freqr 480000000
#define DT_N_S_clocks_S_pll_P_freqr_EXISTS 1

/*
 * Devicetree node: /clocks/pll2
 *
 * Node identifier: DT_N_S_clocks_S_pll2
 *
 * Binding (compatible = renesas,ra8-cgc-pll):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pll.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll2_PATH "/clocks/pll2"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll2_FULL_NAME "pll2"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pll2_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll2_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll2_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pll2_FOREACH_NODELABEL(fn) fn(pll2)
#define DT_N_S_clocks_S_pll2_FOREACH_NODELABEL_VARGS(fn, ...) fn(pll2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll2_CHILD_NUM 0
#define DT_N_S_clocks_S_pll2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll2_ORD 26
#define DT_N_S_clocks_S_pll2_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll2_REQUIRES_ORDS \
	13, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll2_EXISTS 1
#define DT_N_INST_1_renesas_ra8_cgc_pll DT_N_S_clocks_S_pll2
#define DT_N_NODELABEL_pll2             DT_N_S_clocks_S_pll2

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll2_REG_NUM 0
#define DT_N_S_clocks_S_pll2_RANGES_NUM 0
#define DT_N_S_clocks_S_pll2_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll2_IRQ_NUM 0
#define DT_N_S_clocks_S_pll2_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll2_COMPAT_MATCHES_renesas_ra8_cgc_pll 1
#define DT_N_S_clocks_S_pll2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pll2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_COMPAT_MODEL_IDX_0 "ra8-cgc-pll"
#define DT_N_S_clocks_S_pll2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll2_P_wakeup_source 0
#define DT_N_S_clocks_S_pll2_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll2_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_status "disabled"
#define DT_N_S_clocks_S_pll2_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pll2_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pll2_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pll2_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pll2_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_status_ENUM_IDX 2
#define DT_N_S_clocks_S_pll2_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_status_ENUM_TOKEN disabled
#define DT_N_S_clocks_S_pll2_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pll2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll2, status, 0)
#define DT_N_S_clocks_S_pll2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2, status, 0)
#define DT_N_S_clocks_S_pll2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_status_LEN 1
#define DT_N_S_clocks_S_pll2_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_compatible {"renesas,ra8-cgc-pll"}
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0 "renesas,ra8-cgc-pll"
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pll
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pll
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PLL
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll2, compatible, 0)
#define DT_N_S_clocks_S_pll2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2, compatible, 0)
#define DT_N_S_clocks_S_pll2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll2_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_source 255
#define DT_N_S_clocks_S_pll2_P_source_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_div 1
#define DT_N_S_clocks_S_pll2_P_div_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_mul {96 /* 0x60 */, 0 /* 0x0 */}
#define DT_N_S_clocks_S_pll2_P_mul_IDX_0 96
#define DT_N_S_clocks_S_pll2_P_mul_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_mul_IDX_1 0
#define DT_N_S_clocks_S_pll2_P_mul_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_mul_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll2, mul, 0) \
	fn(DT_N_S_clocks_S_pll2, mul, 1)
#define DT_N_S_clocks_S_pll2_P_mul_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2, mul, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pll2, mul, 1)
#define DT_N_S_clocks_S_pll2_P_mul_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2, mul, 0, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pll2, mul, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_mul_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2, mul, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pll2, mul, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_mul_LEN 2
#define DT_N_S_clocks_S_pll2_P_mul_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_divp 1
#define DT_N_S_clocks_S_pll2_P_divp_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_freqp 0
#define DT_N_S_clocks_S_pll2_P_freqp_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_divq 1
#define DT_N_S_clocks_S_pll2_P_divq_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_freqq 0
#define DT_N_S_clocks_S_pll2_P_freqq_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_divr 1
#define DT_N_S_clocks_S_pll2_P_divr_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_freqr 0
#define DT_N_S_clocks_S_pll2_P_freqr_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock/canfdclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_S_canfdclk
 *
 * Binding (compatible = renesas,ra8-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_PATH "/clocks/pclkblock/canfdclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_FULL_NAME "canfdclk"

/* Node parent (/clocks/pclkblock) identifier: */
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_PARENT DT_N_S_clocks_S_pclkblock

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_FOREACH_NODELABEL(fn) fn(canfdclk)
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(canfdclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_ORD 27
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_REQUIRES_ORDS \
	14, /* /clocks/pclkblock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_EXISTS 1
#define DT_N_INST_12_renesas_ra8_cgc_pclk DT_N_S_clocks_S_pclkblock_S_canfdclk
#define DT_N_NODELABEL_canfdclk           DT_N_S_clocks_S_pclkblock_S_canfdclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_COMPAT_MATCHES_renesas_ra8_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_COMPAT_MODEL_IDX_0 "ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_status_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_status_ENUM_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_canfdclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_canfdclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_canfdclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_canfdclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_compatible {"renesas,ra8-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_compatible_IDX_0 "renesas,ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_canfdclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_canfdclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_canfdclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_canfdclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_S_canfdclk_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock/clkout
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_S_clkout
 *
 * Binding (compatible = renesas,ra8-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_S_clkout_PATH "/clocks/pclkblock/clkout"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_S_clkout_FULL_NAME "clkout"

/* Node parent (/clocks/pclkblock) identifier: */
#define DT_N_S_clocks_S_pclkblock_S_clkout_PARENT DT_N_S_clocks_S_pclkblock

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_S_clkout_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_S_clkout_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_S_clkout_FOREACH_NODELABEL(fn) fn(clkout)
#define DT_N_S_clocks_S_pclkblock_S_clkout_FOREACH_NODELABEL_VARGS(fn, ...) fn(clkout, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_S_clkout_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_clkout_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_S_clkout_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_S_clkout_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_clkout_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_clkout_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_S_clkout_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_S_clkout_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_clkout_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_clkout_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_S_clkout_ORD 28
#define DT_N_S_clocks_S_pclkblock_S_clkout_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_S_clkout_REQUIRES_ORDS \
	14, /* /clocks/pclkblock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_S_clkout_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_S_clkout_EXISTS 1
#define DT_N_INST_10_renesas_ra8_cgc_pclk DT_N_S_clocks_S_pclkblock_S_clkout
#define DT_N_NODELABEL_clkout             DT_N_S_clocks_S_pclkblock_S_clkout

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_S_clkout_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_clkout_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_clkout_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_S_clkout_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_clkout_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_S_clkout_COMPAT_MATCHES_renesas_ra8_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_S_clkout_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_clkout_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_S_clkout_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_clkout_COMPAT_MODEL_IDX_0 "ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_clkout_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_S_clkout_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_status_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_status_ENUM_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_clkout, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_clkout, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_clkout, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_clkout, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_compatible {"renesas,ra8-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_compatible_IDX_0 "renesas,ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_clkout, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_clkout, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_clkout, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_clkout, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_S_clkout_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock/cpuclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_S_cpuclk
 *
 * Binding (compatible = renesas,ra8-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_PATH "/clocks/pclkblock/cpuclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_FULL_NAME "cpuclk"

/* Node parent (/clocks/pclkblock) identifier: */
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_PARENT DT_N_S_clocks_S_pclkblock

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_FOREACH_NODELABEL(fn) fn(cpuclk)
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_ORD 29
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_REQUIRES_ORDS \
	14, /* /clocks/pclkblock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_EXISTS 1
#define DT_N_INST_0_renesas_ra8_cgc_pclk DT_N_S_clocks_S_pclkblock_S_cpuclk
#define DT_N_NODELABEL_cpuclk            DT_N_S_clocks_S_pclkblock_S_cpuclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_COMPAT_MATCHES_renesas_ra8_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_COMPAT_MODEL_IDX_0 "ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_compatible {"renesas,ra8-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_compatible_IDX_0 "renesas,ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_clk_div 0
#define DT_N_S_clocks_S_pclkblock_S_cpuclk_P_clk_div_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock/fclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_S_fclk
 *
 * Binding (compatible = renesas,ra8-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_S_fclk_PATH "/clocks/pclkblock/fclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_S_fclk_FULL_NAME "fclk"

/* Node parent (/clocks/pclkblock) identifier: */
#define DT_N_S_clocks_S_pclkblock_S_fclk_PARENT DT_N_S_clocks_S_pclkblock

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_S_fclk_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_S_fclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_S_fclk_FOREACH_NODELABEL(fn) fn(fclk)
#define DT_N_S_clocks_S_pclkblock_S_fclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(fclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_S_fclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_fclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_S_fclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_S_fclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_fclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_fclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_S_fclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_S_fclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_fclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_fclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_S_fclk_ORD 30
#define DT_N_S_clocks_S_pclkblock_S_fclk_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_S_fclk_REQUIRES_ORDS \
	14, /* /clocks/pclkblock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_S_fclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_S_fclk_EXISTS 1
#define DT_N_INST_8_renesas_ra8_cgc_pclk DT_N_S_clocks_S_pclkblock_S_fclk
#define DT_N_NODELABEL_fclk              DT_N_S_clocks_S_pclkblock_S_fclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_S_fclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_fclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_fclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_S_fclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_fclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_S_fclk_COMPAT_MATCHES_renesas_ra8_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_S_fclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_fclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_S_fclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_fclk_COMPAT_MODEL_IDX_0 "ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_fclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_S_fclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_fclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_fclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_fclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_fclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_compatible {"renesas,ra8-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_compatible_IDX_0 "renesas,ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_fclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_fclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_fclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_fclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_clk_div 3
#define DT_N_S_clocks_S_pclkblock_S_fclk_P_clk_div_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock/i3cclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_S_i3cclk
 *
 * Binding (compatible = renesas,ra8-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_PATH "/clocks/pclkblock/i3cclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_FULL_NAME "i3cclk"

/* Node parent (/clocks/pclkblock) identifier: */
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_PARENT DT_N_S_clocks_S_pclkblock

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_FOREACH_NODELABEL(fn) fn(i3cclk)
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(i3cclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_ORD 31
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_REQUIRES_ORDS \
	14, /* /clocks/pclkblock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_EXISTS 1
#define DT_N_INST_13_renesas_ra8_cgc_pclk DT_N_S_clocks_S_pclkblock_S_i3cclk
#define DT_N_NODELABEL_i3cclk             DT_N_S_clocks_S_pclkblock_S_i3cclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_COMPAT_MATCHES_renesas_ra8_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_COMPAT_MODEL_IDX_0 "ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_status_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_status_ENUM_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_i3cclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_i3cclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_i3cclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_i3cclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_compatible {"renesas,ra8-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_compatible_IDX_0 "renesas,ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_i3cclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_i3cclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_i3cclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_i3cclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_S_i3cclk_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock/iclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_S_iclk
 *
 * Binding (compatible = renesas,ra8-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_S_iclk_PATH "/clocks/pclkblock/iclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_S_iclk_FULL_NAME "iclk"

/* Node parent (/clocks/pclkblock) identifier: */
#define DT_N_S_clocks_S_pclkblock_S_iclk_PARENT DT_N_S_clocks_S_pclkblock

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_S_iclk_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_S_iclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_S_iclk_FOREACH_NODELABEL(fn) fn(iclk)
#define DT_N_S_clocks_S_pclkblock_S_iclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(iclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_S_iclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_iclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_S_iclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_S_iclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_iclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_iclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_S_iclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_S_iclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_iclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_iclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_S_iclk_ORD 32
#define DT_N_S_clocks_S_pclkblock_S_iclk_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_S_iclk_REQUIRES_ORDS \
	14, /* /clocks/pclkblock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_S_iclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_S_iclk_EXISTS 1
#define DT_N_INST_1_renesas_ra8_cgc_pclk DT_N_S_clocks_S_pclkblock_S_iclk
#define DT_N_NODELABEL_iclk              DT_N_S_clocks_S_pclkblock_S_iclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_S_iclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_iclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_iclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_S_iclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_iclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_S_iclk_COMPAT_MATCHES_renesas_ra8_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_S_iclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_iclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_S_iclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_iclk_COMPAT_MODEL_IDX_0 "ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_iclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_S_iclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_iclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_iclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_iclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_iclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_compatible {"renesas,ra8-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_compatible_IDX_0 "renesas,ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_iclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_iclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_iclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_iclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_clk_div 1
#define DT_N_S_clocks_S_pclkblock_S_iclk_P_clk_div_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock/lcdclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_S_lcdclk
 *
 * Binding (compatible = renesas,ra8-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_PATH "/clocks/pclkblock/lcdclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_FULL_NAME "lcdclk"

/* Node parent (/clocks/pclkblock) identifier: */
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_PARENT DT_N_S_clocks_S_pclkblock

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_FOREACH_NODELABEL(fn) fn(lcdclk)
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(lcdclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_ORD 33
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_REQUIRES_ORDS \
	14, /* /clocks/pclkblock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_EXISTS 1
#define DT_N_INST_17_renesas_ra8_cgc_pclk DT_N_S_clocks_S_pclkblock_S_lcdclk
#define DT_N_NODELABEL_lcdclk             DT_N_S_clocks_S_pclkblock_S_lcdclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_COMPAT_MATCHES_renesas_ra8_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_COMPAT_MODEL_IDX_0 "ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_status_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_status_ENUM_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_lcdclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_lcdclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_lcdclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_lcdclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_compatible {"renesas,ra8-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_compatible_IDX_0 "renesas,ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_lcdclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_lcdclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_lcdclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_lcdclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_S_lcdclk_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock/octaspiclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_S_octaspiclk
 *
 * Binding (compatible = renesas,ra8-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_PATH "/clocks/pclkblock/octaspiclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_FULL_NAME "octaspiclk"

/* Node parent (/clocks/pclkblock) identifier: */
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_PARENT DT_N_S_clocks_S_pclkblock

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_FOREACH_NODELABEL(fn) fn(octaspiclk)
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(octaspiclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_ORD 34
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_REQUIRES_ORDS \
	14, /* /clocks/pclkblock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_EXISTS 1
#define DT_N_INST_16_renesas_ra8_cgc_pclk DT_N_S_clocks_S_pclkblock_S_octaspiclk
#define DT_N_NODELABEL_octaspiclk         DT_N_S_clocks_S_pclkblock_S_octaspiclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_COMPAT_MATCHES_renesas_ra8_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_COMPAT_MODEL_IDX_0 "ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_status_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_status_ENUM_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_octaspiclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_octaspiclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_octaspiclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_octaspiclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_compatible {"renesas,ra8-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_compatible_IDX_0 "renesas,ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_octaspiclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_octaspiclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_octaspiclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_octaspiclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_S_octaspiclk_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock/pclka
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_S_pclka
 *
 * Binding (compatible = renesas,ra8-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_S_pclka_PATH "/clocks/pclkblock/pclka"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_S_pclka_FULL_NAME "pclka"

/* Node parent (/clocks/pclkblock) identifier: */
#define DT_N_S_clocks_S_pclkblock_S_pclka_PARENT DT_N_S_clocks_S_pclkblock

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_S_pclka_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_S_pclka_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_S_pclka_FOREACH_NODELABEL(fn) fn(pclka)
#define DT_N_S_clocks_S_pclkblock_S_pclka_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclka, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_S_pclka_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_pclka_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_S_pclka_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_S_pclka_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_pclka_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_pclka_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_S_pclka_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_S_pclka_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_pclka_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_pclka_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_S_pclka_ORD 35
#define DT_N_S_clocks_S_pclkblock_S_pclka_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_S_pclka_REQUIRES_ORDS \
	14, /* /clocks/pclkblock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_S_pclka_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_S_pclka_EXISTS 1
#define DT_N_INST_2_renesas_ra8_cgc_pclk DT_N_S_clocks_S_pclkblock_S_pclka
#define DT_N_NODELABEL_pclka             DT_N_S_clocks_S_pclkblock_S_pclka

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_S_pclka_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_pclka_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_pclka_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_S_pclka_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_pclka_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_S_pclka_COMPAT_MATCHES_renesas_ra8_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_S_pclka_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclka_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_S_pclka_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclka_COMPAT_MODEL_IDX_0 "ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_pclka_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_S_pclka_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_pclka, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_pclka, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_pclka, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_pclka, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_compatible {"renesas,ra8-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_compatible_IDX_0 "renesas,ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_pclka, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_pclka, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_pclka, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_pclka, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_clk_div 2
#define DT_N_S_clocks_S_pclkblock_S_pclka_P_clk_div_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock/pclkb
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_S_pclkb
 *
 * Binding (compatible = renesas,ra8-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_S_pclkb_PATH "/clocks/pclkblock/pclkb"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_S_pclkb_FULL_NAME "pclkb"

/* Node parent (/clocks/pclkblock) identifier: */
#define DT_N_S_clocks_S_pclkblock_S_pclkb_PARENT DT_N_S_clocks_S_pclkblock

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_S_pclkb_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_S_pclkb_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_S_pclkb_FOREACH_NODELABEL(fn) fn(pclkb)
#define DT_N_S_clocks_S_pclkblock_S_pclkb_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclkb, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_S_pclkb_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_pclkb_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_S_pclkb_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_S_pclkb_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_pclkb_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_pclkb_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_S_pclkb_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_S_pclkb_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_pclkb_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_pclkb_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_S_pclkb_ORD 36
#define DT_N_S_clocks_S_pclkblock_S_pclkb_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_S_pclkb_REQUIRES_ORDS \
	14, /* /clocks/pclkblock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_S_pclkb_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_S_pclkb_EXISTS 1
#define DT_N_INST_3_renesas_ra8_cgc_pclk DT_N_S_clocks_S_pclkblock_S_pclkb
#define DT_N_NODELABEL_pclkb             DT_N_S_clocks_S_pclkblock_S_pclkb

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_S_pclkb_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_pclkb_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_pclkb_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_S_pclkb_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_pclkb_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_S_pclkb_COMPAT_MATCHES_renesas_ra8_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_S_pclkb_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkb_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_S_pclkb_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkb_COMPAT_MODEL_IDX_0 "ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_pclkb_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_S_pclkb_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_pclkb, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_pclkb, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_pclkb, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_pclkb, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_compatible {"renesas,ra8-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_compatible_IDX_0 "renesas,ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_pclkb, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_pclkb, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_pclkb, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_pclkb, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_clk_div 3
#define DT_N_S_clocks_S_pclkblock_S_pclkb_P_clk_div_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock/pclkc
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_S_pclkc
 *
 * Binding (compatible = renesas,ra8-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_S_pclkc_PATH "/clocks/pclkblock/pclkc"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_S_pclkc_FULL_NAME "pclkc"

/* Node parent (/clocks/pclkblock) identifier: */
#define DT_N_S_clocks_S_pclkblock_S_pclkc_PARENT DT_N_S_clocks_S_pclkblock

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_S_pclkc_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_S_pclkc_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_S_pclkc_FOREACH_NODELABEL(fn) fn(pclkc)
#define DT_N_S_clocks_S_pclkblock_S_pclkc_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclkc, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_S_pclkc_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_pclkc_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_S_pclkc_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_S_pclkc_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_pclkc_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_pclkc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_S_pclkc_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_S_pclkc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_pclkc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_pclkc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_S_pclkc_ORD 37
#define DT_N_S_clocks_S_pclkblock_S_pclkc_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_S_pclkc_REQUIRES_ORDS \
	14, /* /clocks/pclkblock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_S_pclkc_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_S_pclkc_EXISTS 1
#define DT_N_INST_4_renesas_ra8_cgc_pclk DT_N_S_clocks_S_pclkblock_S_pclkc
#define DT_N_NODELABEL_pclkc             DT_N_S_clocks_S_pclkblock_S_pclkc

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_S_pclkc_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_pclkc_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_pclkc_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_S_pclkc_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_pclkc_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_S_pclkc_COMPAT_MATCHES_renesas_ra8_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_S_pclkc_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkc_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_S_pclkc_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkc_COMPAT_MODEL_IDX_0 "ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_pclkc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_S_pclkc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_pclkc, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_pclkc, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_pclkc, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_pclkc, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_compatible {"renesas,ra8-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_compatible_IDX_0 "renesas,ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_pclkc, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_pclkc, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_pclkc, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_pclkc, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_clk_div 3
#define DT_N_S_clocks_S_pclkblock_S_pclkc_P_clk_div_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock/pclkd
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_S_pclkd
 *
 * Binding (compatible = renesas,ra8-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_S_pclkd_PATH "/clocks/pclkblock/pclkd"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_S_pclkd_FULL_NAME "pclkd"

/* Node parent (/clocks/pclkblock) identifier: */
#define DT_N_S_clocks_S_pclkblock_S_pclkd_PARENT DT_N_S_clocks_S_pclkblock

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_S_pclkd_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_S_pclkd_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_S_pclkd_FOREACH_NODELABEL(fn) fn(pclkd)
#define DT_N_S_clocks_S_pclkblock_S_pclkd_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclkd, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_S_pclkd_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_pclkd_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_S_pclkd_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_S_pclkd_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_pclkd_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_pclkd_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_S_pclkd_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_S_pclkd_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_pclkd_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_pclkd_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_S_pclkd_ORD 38
#define DT_N_S_clocks_S_pclkblock_S_pclkd_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_S_pclkd_REQUIRES_ORDS \
	14, /* /clocks/pclkblock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_S_pclkd_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_S_pclkd_EXISTS 1
#define DT_N_INST_5_renesas_ra8_cgc_pclk DT_N_S_clocks_S_pclkblock_S_pclkd
#define DT_N_NODELABEL_pclkd             DT_N_S_clocks_S_pclkblock_S_pclkd

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_S_pclkd_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_pclkd_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_pclkd_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_S_pclkd_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_pclkd_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_S_pclkd_COMPAT_MATCHES_renesas_ra8_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_S_pclkd_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkd_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_S_pclkd_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkd_COMPAT_MODEL_IDX_0 "ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_pclkd_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_S_pclkd_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_pclkd, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_pclkd, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_pclkd, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_pclkd, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_compatible {"renesas,ra8-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_compatible_IDX_0 "renesas,ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_pclkd, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_pclkd, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_pclkd, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_pclkd, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_clk_div 2
#define DT_N_S_clocks_S_pclkblock_S_pclkd_P_clk_div_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock/pclke
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_S_pclke
 *
 * Binding (compatible = renesas,ra8-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_S_pclke_PATH "/clocks/pclkblock/pclke"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_S_pclke_FULL_NAME "pclke"

/* Node parent (/clocks/pclkblock) identifier: */
#define DT_N_S_clocks_S_pclkblock_S_pclke_PARENT DT_N_S_clocks_S_pclkblock

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_S_pclke_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_S_pclke_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_S_pclke_FOREACH_NODELABEL(fn) fn(pclke)
#define DT_N_S_clocks_S_pclkblock_S_pclke_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclke, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_S_pclke_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_pclke_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_S_pclke_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_S_pclke_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_pclke_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_pclke_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_S_pclke_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_S_pclke_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_pclke_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_pclke_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_S_pclke_ORD 39
#define DT_N_S_clocks_S_pclkblock_S_pclke_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_S_pclke_REQUIRES_ORDS \
	14, /* /clocks/pclkblock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_S_pclke_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_S_pclke_EXISTS 1
#define DT_N_INST_6_renesas_ra8_cgc_pclk DT_N_S_clocks_S_pclkblock_S_pclke
#define DT_N_NODELABEL_pclke             DT_N_S_clocks_S_pclkblock_S_pclke

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_S_pclke_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_pclke_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_pclke_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_S_pclke_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_pclke_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_S_pclke_COMPAT_MATCHES_renesas_ra8_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_S_pclke_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclke_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_S_pclke_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclke_COMPAT_MODEL_IDX_0 "ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_pclke_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_S_pclke_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_pclke, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_pclke, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_pclke, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_pclke, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_compatible {"renesas,ra8-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_compatible_IDX_0 "renesas,ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_pclke, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_pclke, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_pclke, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_pclke, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_clk_div 1
#define DT_N_S_clocks_S_pclkblock_S_pclke_P_clk_div_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock/spiclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_S_spiclk
 *
 * Binding (compatible = renesas,ra8-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_S_spiclk_PATH "/clocks/pclkblock/spiclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_S_spiclk_FULL_NAME "spiclk"

/* Node parent (/clocks/pclkblock) identifier: */
#define DT_N_S_clocks_S_pclkblock_S_spiclk_PARENT DT_N_S_clocks_S_pclkblock

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_S_spiclk_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_S_spiclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_S_spiclk_FOREACH_NODELABEL(fn) fn(spiclk)
#define DT_N_S_clocks_S_pclkblock_S_spiclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(spiclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_S_spiclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_spiclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_S_spiclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_S_spiclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_spiclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_spiclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_S_spiclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_S_spiclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_spiclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_spiclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_S_spiclk_ORD 40
#define DT_N_S_clocks_S_pclkblock_S_spiclk_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_S_spiclk_REQUIRES_ORDS \
	14, /* /clocks/pclkblock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_S_spiclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_S_spiclk_EXISTS 1
#define DT_N_INST_11_renesas_ra8_cgc_pclk DT_N_S_clocks_S_pclkblock_S_spiclk
#define DT_N_NODELABEL_spiclk             DT_N_S_clocks_S_pclkblock_S_spiclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_S_spiclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_spiclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_spiclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_S_spiclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_spiclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_S_spiclk_COMPAT_MATCHES_renesas_ra8_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_S_spiclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_spiclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_S_spiclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_spiclk_COMPAT_MODEL_IDX_0 "ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_spiclk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_S_spiclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_status_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_status_ENUM_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_spiclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_spiclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_spiclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_spiclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_compatible {"renesas,ra8-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_compatible_IDX_0 "renesas,ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_spiclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_spiclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_spiclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_spiclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_S_spiclk_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock/u60clk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_S_u60clk
 *
 * Binding (compatible = renesas,ra8-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_S_u60clk_PATH "/clocks/pclkblock/u60clk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_S_u60clk_FULL_NAME "u60clk"

/* Node parent (/clocks/pclkblock) identifier: */
#define DT_N_S_clocks_S_pclkblock_S_u60clk_PARENT DT_N_S_clocks_S_pclkblock

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_S_u60clk_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_S_u60clk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_S_u60clk_FOREACH_NODELABEL(fn) fn(u60clk)
#define DT_N_S_clocks_S_pclkblock_S_u60clk_FOREACH_NODELABEL_VARGS(fn, ...) fn(u60clk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_S_u60clk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_u60clk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_S_u60clk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_S_u60clk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_u60clk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_u60clk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_S_u60clk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_S_u60clk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_u60clk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_u60clk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_S_u60clk_ORD 41
#define DT_N_S_clocks_S_pclkblock_S_u60clk_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_S_u60clk_REQUIRES_ORDS \
	14, /* /clocks/pclkblock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_S_u60clk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_S_u60clk_EXISTS 1
#define DT_N_INST_15_renesas_ra8_cgc_pclk DT_N_S_clocks_S_pclkblock_S_u60clk
#define DT_N_NODELABEL_u60clk             DT_N_S_clocks_S_pclkblock_S_u60clk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_S_u60clk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_u60clk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_u60clk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_S_u60clk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_u60clk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_S_u60clk_COMPAT_MATCHES_renesas_ra8_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_S_u60clk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_u60clk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_S_u60clk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_u60clk_COMPAT_MODEL_IDX_0 "ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_u60clk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_S_u60clk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_status_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_status_ENUM_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_u60clk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_u60clk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_u60clk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_u60clk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_compatible {"renesas,ra8-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_compatible_IDX_0 "renesas,ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_u60clk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_u60clk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_u60clk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_u60clk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_S_u60clk_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock/uclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_S_uclk
 *
 * Binding (compatible = renesas,ra8-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_S_uclk_PATH "/clocks/pclkblock/uclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_S_uclk_FULL_NAME "uclk"

/* Node parent (/clocks/pclkblock) identifier: */
#define DT_N_S_clocks_S_pclkblock_S_uclk_PARENT DT_N_S_clocks_S_pclkblock

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_S_uclk_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_S_uclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_S_uclk_FOREACH_NODELABEL(fn) fn(uclk)
#define DT_N_S_clocks_S_pclkblock_S_uclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(uclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_S_uclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_uclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_S_uclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_S_uclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_uclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_uclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_S_uclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_S_uclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_uclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_uclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_S_uclk_ORD 42
#define DT_N_S_clocks_S_pclkblock_S_uclk_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_S_uclk_REQUIRES_ORDS \
	14, /* /clocks/pclkblock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_S_uclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_S_uclk_EXISTS 1
#define DT_N_INST_14_renesas_ra8_cgc_pclk DT_N_S_clocks_S_pclkblock_S_uclk
#define DT_N_NODELABEL_uclk               DT_N_S_clocks_S_pclkblock_S_uclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_S_uclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_uclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_uclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_S_uclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_uclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_S_uclk_COMPAT_MATCHES_renesas_ra8_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_S_uclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_uclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_S_uclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_uclk_COMPAT_MODEL_IDX_0 "ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_uclk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_S_uclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_status_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_status_ENUM_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_uclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_uclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_uclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_uclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_compatible {"renesas,ra8-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_compatible_IDX_0 "renesas,ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_uclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_uclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_uclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_uclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_S_uclk_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock/bclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_S_bclk
 *
 * Binding (compatible = renesas,ra8-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_PATH "/clocks/pclkblock/bclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_FULL_NAME "bclk"

/* Node parent (/clocks/pclkblock) identifier: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_PARENT DT_N_S_clocks_S_pclkblock

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_FOREACH_NODELABEL(fn) fn(bclk)
#define DT_N_S_clocks_S_pclkblock_S_bclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(bclk, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_S_bclk_CHILD_NUM 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout)
#define DT_N_S_clocks_S_pclkblock_S_bclk_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout)
#define DT_N_S_clocks_S_pclkblock_S_bclk_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_bclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_bclk_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout)
#define DT_N_S_clocks_S_pclkblock_S_bclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout)
#define DT_N_S_clocks_S_pclkblock_S_bclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_bclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_ORD 43
#define DT_N_S_clocks_S_pclkblock_S_bclk_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_REQUIRES_ORDS \
	14, /* /clocks/pclkblock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_SUPPORTS_ORDS \
	44, /* /clocks/pclkblock/bclk/bclkout */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_EXISTS 1
#define DT_N_INST_7_renesas_ra8_cgc_pclk DT_N_S_clocks_S_pclkblock_S_bclk
#define DT_N_NODELABEL_bclk              DT_N_S_clocks_S_pclkblock_S_bclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_bclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_bclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_S_bclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_bclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_S_bclk_COMPAT_MATCHES_renesas_ra8_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_S_bclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_COMPAT_MODEL_IDX_0 "ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_bclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_bclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_bclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_bclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_bclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_compatible {"renesas,ra8-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_compatible_IDX_0 "renesas,ra8-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_bclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_bclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_bclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_bclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_clk_div 2
#define DT_N_S_clocks_S_pclkblock_S_bclk_P_clk_div_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock/bclk/bclkout
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout
 *
 * Binding (compatible = renesas,ra8-cgc-busclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra8-cgc-busclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_PATH "/clocks/pclkblock/bclk/bclkout"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_FULL_NAME "bclkout"

/* Node parent (/clocks/pclkblock/bclk) identifier: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_PARENT DT_N_S_clocks_S_pclkblock_S_bclk

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_FOREACH_NODELABEL(fn) fn(bclkout)
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_FOREACH_NODELABEL_VARGS(fn, ...) fn(bclkout, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_ORD 44
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_REQUIRES_ORDS \
	43, /* /clocks/pclkblock/bclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_EXISTS 1
#define DT_N_INST_0_renesas_ra8_cgc_busclk DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout
#define DT_N_NODELABEL_bclkout             DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_COMPAT_MATCHES_renesas_ra8_cgc_busclk 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_COMPAT_MODEL_IDX_0 "ra8-cgc-busclk"
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_compatible {"renesas,ra8-cgc-busclk"}
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_compatible_IDX_0 "renesas,ra8-cgc-busclk"
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-cgc-busclk
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_cgc_busclk
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_CGC_BUSCLK
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_clk_out_div 2
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_clk_out_div_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_clk_out_div_ENUM_VAL_2_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_clk_out_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_sdclk 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_sdclk_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_sdclk_ENUM_VAL_1_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout_P_sdclk_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_NODELABEL_NUM 0
#define DT_N_S_cpus_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_CHILD_NUM 2
#define DT_N_S_cpus_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 45
#define DT_N_S_cpus_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	46, /* /cpus/power-states */ \
	49, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_IRQ_LEVEL 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/power-states
 *
 * Node identifier: DT_N_S_cpus_S_power_states
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_PATH "/cpus/power-states"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_FULL_NAME "power-states"

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_power_states_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_NODELABEL_NUM 0
#define DT_N_S_cpus_S_power_states_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_S_power_states_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_CHILD_NUM 2
#define DT_N_S_cpus_S_power_states_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_power_states_S_state0) fn(DT_N_S_cpus_S_power_states_S_state1)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_state0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_state1)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_state0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_state1, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_state0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_state1, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_power_states_S_state0) fn(DT_N_S_cpus_S_power_states_S_state1)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_state0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_state1)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_state0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_state1, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_state0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_state1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_ORD 46
#define DT_N_S_cpus_S_power_states_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_REQUIRES_ORDS \
	45, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_SUPPORTS_ORDS \
	47, /* /cpus/power-states/state0 */ \
	48, /* /cpus/power-states/state1 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_REG_NUM 0
#define DT_N_S_cpus_S_power_states_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/power-states/state0
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_state0
 *
 * Binding (compatible = zephyr,power-state):
 *   $ZEPHYR_BASE/dts/bindings/power/zephyr,power-state.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_state0_PATH "/cpus/power-states/state0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_state0_FULL_NAME "state0"

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_state0_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_state0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_S_state0_NODELABEL_NUM 1
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_NODELABEL(fn) fn(stop0)
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_NODELABEL_VARGS(fn, ...) fn(stop0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_state0_CHILD_NUM 0
#define DT_N_S_cpus_S_power_states_S_state0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_state0_ORD 47
#define DT_N_S_cpus_S_power_states_S_state0_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_state0_REQUIRES_ORDS \
	46, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_state0_SUPPORTS_ORDS \
	49, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_state0_EXISTS 1
#define DT_N_INST_0_zephyr_power_state DT_N_S_cpus_S_power_states_S_state0
#define DT_N_NODELABEL_stop0           DT_N_S_cpus_S_power_states_S_state0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_state0_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_state0_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_state0_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_state0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_S_state0_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_state0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state0_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_cpus_S_power_states_S_state0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state0_COMPAT_MODEL_IDX_0 "power-state"
#define DT_N_S_cpus_S_power_states_S_state0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_state0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name "runtime-idle"
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_STRING_UNQUOTED runtime-idle
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_STRING_TOKEN runtime_idle
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_STRING_UPPER_TOKEN RUNTIME_IDLE
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_IDX_0 "runtime-idle"
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_ENUM_IDX 1
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_ENUM_VAL_runtime_idle_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_ENUM_TOKEN runtime_idle
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_ENUM_UPPER_TOKEN RUNTIME_IDLE
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_state0, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_state0, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_state0, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_state0, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state0_P_min_residency_us 300
#define DT_N_S_cpus_S_power_states_S_state0_P_min_residency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state0_P_zephyr_pm_device_disabled 0
#define DT_N_S_cpus_S_power_states_S_state0_P_zephyr_pm_device_disabled_EXISTS 1

/*
 * Devicetree node: /cpus/power-states/state1
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_state1
 *
 * Binding (compatible = zephyr,power-state):
 *   $ZEPHYR_BASE/dts/bindings/power/zephyr,power-state.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_state1_PATH "/cpus/power-states/state1"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_state1_FULL_NAME "state1"

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_state1_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_state1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_S_state1_NODELABEL_NUM 1
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_NODELABEL(fn) fn(stop1)
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_NODELABEL_VARGS(fn, ...) fn(stop1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_state1_CHILD_NUM 0
#define DT_N_S_cpus_S_power_states_S_state1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_state1_ORD 48
#define DT_N_S_cpus_S_power_states_S_state1_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_state1_REQUIRES_ORDS \
	46, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_state1_SUPPORTS_ORDS \
	49, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_state1_EXISTS 1
#define DT_N_INST_1_zephyr_power_state DT_N_S_cpus_S_power_states_S_state1
#define DT_N_NODELABEL_stop1           DT_N_S_cpus_S_power_states_S_state1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_state1_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_state1_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_state1_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_state1_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_S_state1_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_state1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state1_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_cpus_S_power_states_S_state1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state1_COMPAT_MODEL_IDX_0 "power-state"
#define DT_N_S_cpus_S_power_states_S_state1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_state1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name "standby"
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_STRING_UNQUOTED standby
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_STRING_TOKEN standby
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_STRING_UPPER_TOKEN STANDBY
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_IDX_0 "standby"
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_ENUM_IDX 3
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_ENUM_VAL_standby_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_ENUM_TOKEN standby
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_ENUM_UPPER_TOKEN STANDBY
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_state1, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_state1, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_state1, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_state1, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state1_P_min_residency_us 50000
#define DT_N_S_cpus_S_power_states_S_state1_P_min_residency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state1_P_zephyr_pm_device_disabled 0
#define DT_N_S_cpus_S_power_states_S_state1_P_zephyr_pm_device_disabled_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m85):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m85.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_NODELABEL_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM 1
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 49
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	45, /* /cpus */ \
	47, /* /cpus/power-states/state0 */ \
	48, /* /cpus/power-states/state1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS \
	50, /* /cpus/cpu@0/mpu@e000ed90 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m85 DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m85 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m85"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m85"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m85"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m85
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m85
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M85
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0 DT_N_S_cpus_S_power_states_S_state0
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0_PH DT_N_S_cpus_S_power_states_S_state0
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1 DT_N_S_cpus_S_power_states_S_state1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1_PH DT_N_S_cpus_S_power_states_S_state1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0) \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0, __VA_ARGS__) \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_LEN 2
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0/mpu@e000ed90
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
 *
 * Binding (compatible = arm,armv8.1m-mpu):
 *   $ZEPHYR_BASE/dts/bindings/mmu_mpu/arm,armv8.1m-mpu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PATH "/cpus/cpu@0/mpu@e000ed90"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME "mpu@e000ed90"

/* Node parent (/cpus/cpu@0) identifier: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PARENT DT_N_S_cpus_S_cpu_0

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL(fn) fn(mpu)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL_VARGS(fn, ...) fn(mpu, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD 50
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REQUIRES_ORDS \
	49, /* /cpus/cpu@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_EXISTS 1
#define DT_N_INST_0_arm_armv8_1m_mpu DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
#define DT_N_NODELABEL_mpu           DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_ADDRESS 3758157200 /* 0xe000ed90 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MATCHES_arm_armv8_1m_mpu 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0 "armv8.1m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible {"arm,armv8.1m-mpu"}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0 "arm,armv8.1m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8.1m-mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_TOKEN arm_armv8_1m_mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8_1M_MPU
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg {3758157200 /* 0xe000ed90 */, 64 /* 0x40 */}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/led/gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_NODELABEL_NUM 0
#define DT_N_S_leds_FOREACH_NODELABEL(fn) 
#define DT_N_S_leds_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_CHILD_NUM 3
#define DT_N_S_leds_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led1) fn(DT_N_S_leds_S_led2) fn(DT_N_S_leds_S_led3)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_led1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led3)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led1, __VA_ARGS__) fn(DT_N_S_leds_S_led2, __VA_ARGS__) fn(DT_N_S_leds_S_led3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led1) fn(DT_N_S_leds_S_led2) fn(DT_N_S_leds_S_led3)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_led1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led3)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led1, __VA_ARGS__) fn(DT_N_S_leds_S_led2, __VA_ARGS__) fn(DT_N_S_leds_S_led3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led3, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 51
#define DT_N_S_leds_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */ \
	4, /* /soc/gpio@40400020 */ \
	5, /* /soc/gpio@40400080 */ \
	6, /* /soc/gpio@404000c0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	52, /* /leds/led1 */ \
	53, /* /leds/led2 */ \
	54, /* /leds/led3 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_IRQ_LEVEL 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led1
 *
 * Node identifier: DT_N_S_leds_S_led1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led1_PATH "/leds/led1"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led1_FULL_NAME "led1"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led1_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led1_NODELABEL_NUM 1
#define DT_N_S_leds_S_led1_FOREACH_NODELABEL(fn) fn(led1)
#define DT_N_S_leds_S_led1_FOREACH_NODELABEL_VARGS(fn, ...) fn(led1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led1_CHILD_NUM 0
#define DT_N_S_leds_S_led1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led1_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led1_ORD 52
#define DT_N_S_leds_S_led1_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led1_REQUIRES_ORDS \
	6, /* /soc/gpio@404000c0 */ \
	51, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led1_EXISTS 1
#define DT_N_ALIAS_led0     DT_N_S_leds_S_led1
#define DT_N_NODELABEL_led1 DT_N_S_leds_S_led1

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led1_REG_NUM 0
#define DT_N_S_leds_S_led1_RANGES_NUM 0
#define DT_N_S_leds_S_led1_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led1_IRQ_NUM 0
#define DT_N_S_leds_S_led1_IRQ_LEVEL 0
#define DT_N_S_leds_S_led1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_404000c0
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_VAL_pin 0
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led1, gpios, 0)
#define DT_N_S_leds_S_led1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led1, gpios, 0)
#define DT_N_S_leds_S_led1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led1_P_gpios_LEN 1
#define DT_N_S_leds_S_led1_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led1_P_label "LED1"
#define DT_N_S_leds_S_led1_P_label_STRING_UNQUOTED LED1
#define DT_N_S_leds_S_led1_P_label_STRING_TOKEN LED1
#define DT_N_S_leds_S_led1_P_label_STRING_UPPER_TOKEN LED1
#define DT_N_S_leds_S_led1_P_label_IDX_0 "LED1"
#define DT_N_S_leds_S_led1_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led1, label, 0)
#define DT_N_S_leds_S_led1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led1, label, 0)
#define DT_N_S_leds_S_led1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led1_P_label_LEN 1
#define DT_N_S_leds_S_led1_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led2
 *
 * Node identifier: DT_N_S_leds_S_led2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led2_PATH "/leds/led2"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led2_FULL_NAME "led2"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led2_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led2_NODELABEL_NUM 1
#define DT_N_S_leds_S_led2_FOREACH_NODELABEL(fn) fn(led2)
#define DT_N_S_leds_S_led2_FOREACH_NODELABEL_VARGS(fn, ...) fn(led2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led2_CHILD_NUM 0
#define DT_N_S_leds_S_led2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led2_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led2_ORD 53
#define DT_N_S_leds_S_led2_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led2_REQUIRES_ORDS \
	5, /* /soc/gpio@40400080 */ \
	51, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led2_EXISTS 1
#define DT_N_NODELABEL_led2 DT_N_S_leds_S_led2

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led2_REG_NUM 0
#define DT_N_S_leds_S_led2_RANGES_NUM 0
#define DT_N_S_leds_S_led2_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led2_IRQ_NUM 0
#define DT_N_S_leds_S_led2_IRQ_LEVEL 0
#define DT_N_S_leds_S_led2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40400080
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_VAL_pin 14
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led2_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led2, gpios, 0)
#define DT_N_S_leds_S_led2_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led2, gpios, 0)
#define DT_N_S_leds_S_led2_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led2_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led2_P_gpios_LEN 1
#define DT_N_S_leds_S_led2_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led2_P_label "LED2"
#define DT_N_S_leds_S_led2_P_label_STRING_UNQUOTED LED2
#define DT_N_S_leds_S_led2_P_label_STRING_TOKEN LED2
#define DT_N_S_leds_S_led2_P_label_STRING_UPPER_TOKEN LED2
#define DT_N_S_leds_S_led2_P_label_IDX_0 "LED2"
#define DT_N_S_leds_S_led2_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led2_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led2, label, 0)
#define DT_N_S_leds_S_led2_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led2, label, 0)
#define DT_N_S_leds_S_led2_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led2_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led2_P_label_LEN 1
#define DT_N_S_leds_S_led2_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led3
 *
 * Node identifier: DT_N_S_leds_S_led3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led3_PATH "/leds/led3"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led3_FULL_NAME "led3"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led3_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led3_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led3_NODELABEL_NUM 1
#define DT_N_S_leds_S_led3_FOREACH_NODELABEL(fn) fn(led3)
#define DT_N_S_leds_S_led3_FOREACH_NODELABEL_VARGS(fn, ...) fn(led3, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led3_CHILD_NUM 0
#define DT_N_S_leds_S_led3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led3_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led3_ORD 54
#define DT_N_S_leds_S_led3_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led3_REQUIRES_ORDS \
	4, /* /soc/gpio@40400020 */ \
	51, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led3_EXISTS 1
#define DT_N_NODELABEL_led3 DT_N_S_leds_S_led3

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led3_REG_NUM 0
#define DT_N_S_leds_S_led3_RANGES_NUM 0
#define DT_N_S_leds_S_led3_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led3_IRQ_NUM 0
#define DT_N_S_leds_S_led3_IRQ_LEVEL 0
#define DT_N_S_leds_S_led3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40400020
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_VAL_pin 7
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led3_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led3, gpios, 0)
#define DT_N_S_leds_S_led3_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led3, gpios, 0)
#define DT_N_S_leds_S_led3_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led3, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led3_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led3, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led3_P_gpios_LEN 1
#define DT_N_S_leds_S_led3_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led3_P_label "LED3"
#define DT_N_S_leds_S_led3_P_label_STRING_UNQUOTED LED3
#define DT_N_S_leds_S_led3_P_label_STRING_TOKEN LED3
#define DT_N_S_leds_S_led3_P_label_STRING_UPPER_TOKEN LED3
#define DT_N_S_leds_S_led3_P_label_IDX_0 "LED3"
#define DT_N_S_leds_S_led3_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led3_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led3, label, 0)
#define DT_N_S_leds_S_led3_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led3, label, 0)
#define DT_N_S_leds_S_led3_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led3, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led3_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led3, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led3_P_label_LEN 1
#define DT_N_S_leds_S_led3_P_label_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40400000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40400000
 *
 * Binding (compatible = renesas,ra8-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra8-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40400000_PATH "/soc/gpio@40400000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40400000_FULL_NAME "gpio@40400000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40400000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40400000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40400000_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40400000_FOREACH_NODELABEL(fn) fn(ioport0)
#define DT_N_S_soc_S_gpio_40400000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40400000_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40400000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40400000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40400000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40400000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40400000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40400000_ORD 55
#define DT_N_S_soc_S_gpio_40400000_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40400000_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40400000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40400000_EXISTS 1
#define DT_N_INST_3_renesas_ra8_gpio DT_N_S_soc_S_gpio_40400000
#define DT_N_NODELABEL_ioport0       DT_N_S_soc_S_gpio_40400000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40400000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40400000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_REG_IDX_0_VAL_ADDRESS 1077936128 /* 0x40400000 */
#define DT_N_S_soc_S_gpio_40400000_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40400000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40400000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40400000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40400000_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40400000_COMPAT_MATCHES_renesas_ra8_gpio 1
#define DT_N_S_soc_S_gpio_40400000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40400000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_COMPAT_MODEL_IDX_0 "ra8-gpio"
#define DT_N_S_soc_S_gpio_40400000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40400000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40400000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40400000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_ngpios 16
#define DT_N_S_soc_S_gpio_40400000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40400000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40400000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_status "disabled"
#define DT_N_S_soc_S_gpio_40400000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40400000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40400000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40400000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40400000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40400000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_40400000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40400000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400000, status, 0)
#define DT_N_S_soc_S_gpio_40400000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400000, status, 0)
#define DT_N_S_soc_S_gpio_40400000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40400000_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_compatible {"renesas,ra8-gpio"}
#define DT_N_S_soc_S_gpio_40400000_P_compatible_IDX_0 "renesas,ra8-gpio"
#define DT_N_S_soc_S_gpio_40400000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-gpio
#define DT_N_S_soc_S_gpio_40400000_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_gpio
#define DT_N_S_soc_S_gpio_40400000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_GPIO
#define DT_N_S_soc_S_gpio_40400000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400000, compatible, 0)
#define DT_N_S_soc_S_gpio_40400000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400000, compatible, 0)
#define DT_N_S_soc_S_gpio_40400000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40400000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_reg {1077936128 /* 0x40400000 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40400000_P_reg_IDX_0 1077936128
#define DT_N_S_soc_S_gpio_40400000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40400000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40400000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port 0
#define DT_N_S_soc_S_gpio_40400000_P_port_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40400040
 *
 * Node identifier: DT_N_S_soc_S_gpio_40400040
 *
 * Binding (compatible = renesas,ra8-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra8-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40400040_PATH "/soc/gpio@40400040"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40400040_FULL_NAME "gpio@40400040"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40400040_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40400040_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40400040_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40400040_FOREACH_NODELABEL(fn) fn(ioport2)
#define DT_N_S_soc_S_gpio_40400040_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40400040_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40400040_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40400040_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40400040_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400040_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400040_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40400040_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40400040_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400040_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400040_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40400040_ORD 56
#define DT_N_S_soc_S_gpio_40400040_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40400040_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40400040_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40400040_EXISTS 1
#define DT_N_INST_4_renesas_ra8_gpio DT_N_S_soc_S_gpio_40400040
#define DT_N_NODELABEL_ioport2       DT_N_S_soc_S_gpio_40400040

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40400040_REG_NUM 1
#define DT_N_S_soc_S_gpio_40400040_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_REG_IDX_0_VAL_ADDRESS 1077936192 /* 0x40400040 */
#define DT_N_S_soc_S_gpio_40400040_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40400040_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40400040_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40400040_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40400040_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40400040_COMPAT_MATCHES_renesas_ra8_gpio 1
#define DT_N_S_soc_S_gpio_40400040_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40400040_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_COMPAT_MODEL_IDX_0 "ra8-gpio"
#define DT_N_S_soc_S_gpio_40400040_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40400040_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40400040_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40400040_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_ngpios 16
#define DT_N_S_soc_S_gpio_40400040_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40400040_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40400040_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_status "disabled"
#define DT_N_S_soc_S_gpio_40400040_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40400040_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40400040_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40400040_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40400040_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40400040_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_40400040_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40400040_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400040, status, 0)
#define DT_N_S_soc_S_gpio_40400040_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400040, status, 0)
#define DT_N_S_soc_S_gpio_40400040_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400040, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400040, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40400040_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_compatible {"renesas,ra8-gpio"}
#define DT_N_S_soc_S_gpio_40400040_P_compatible_IDX_0 "renesas,ra8-gpio"
#define DT_N_S_soc_S_gpio_40400040_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-gpio
#define DT_N_S_soc_S_gpio_40400040_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_gpio
#define DT_N_S_soc_S_gpio_40400040_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_GPIO
#define DT_N_S_soc_S_gpio_40400040_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400040, compatible, 0)
#define DT_N_S_soc_S_gpio_40400040_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400040, compatible, 0)
#define DT_N_S_soc_S_gpio_40400040_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400040, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400040, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40400040_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_reg {1077936192 /* 0x40400040 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40400040_P_reg_IDX_0 1077936192
#define DT_N_S_soc_S_gpio_40400040_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40400040_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40400040_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port 2
#define DT_N_S_soc_S_gpio_40400040_P_port_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40400060
 *
 * Node identifier: DT_N_S_soc_S_gpio_40400060
 *
 * Binding (compatible = renesas,ra8-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra8-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40400060_PATH "/soc/gpio@40400060"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40400060_FULL_NAME "gpio@40400060"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40400060_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40400060_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40400060_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40400060_FOREACH_NODELABEL(fn) fn(ioport3)
#define DT_N_S_soc_S_gpio_40400060_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport3, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40400060_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40400060_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40400060_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40400060_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400060_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400060_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40400060_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40400060_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400060_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400060_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40400060_ORD 57
#define DT_N_S_soc_S_gpio_40400060_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40400060_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40400060_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40400060_EXISTS 1
#define DT_N_INST_5_renesas_ra8_gpio DT_N_S_soc_S_gpio_40400060
#define DT_N_NODELABEL_ioport3       DT_N_S_soc_S_gpio_40400060

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40400060_REG_NUM 1
#define DT_N_S_soc_S_gpio_40400060_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_REG_IDX_0_VAL_ADDRESS 1077936224 /* 0x40400060 */
#define DT_N_S_soc_S_gpio_40400060_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40400060_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40400060_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40400060_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40400060_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40400060_COMPAT_MATCHES_renesas_ra8_gpio 1
#define DT_N_S_soc_S_gpio_40400060_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40400060_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_COMPAT_MODEL_IDX_0 "ra8-gpio"
#define DT_N_S_soc_S_gpio_40400060_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40400060_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40400060_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40400060_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_ngpios 16
#define DT_N_S_soc_S_gpio_40400060_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40400060_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40400060_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_status "disabled"
#define DT_N_S_soc_S_gpio_40400060_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40400060_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40400060_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40400060_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40400060_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40400060_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_40400060_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40400060_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400060, status, 0)
#define DT_N_S_soc_S_gpio_40400060_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400060, status, 0)
#define DT_N_S_soc_S_gpio_40400060_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400060, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400060, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40400060_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_compatible {"renesas,ra8-gpio"}
#define DT_N_S_soc_S_gpio_40400060_P_compatible_IDX_0 "renesas,ra8-gpio"
#define DT_N_S_soc_S_gpio_40400060_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-gpio
#define DT_N_S_soc_S_gpio_40400060_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_gpio
#define DT_N_S_soc_S_gpio_40400060_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_GPIO
#define DT_N_S_soc_S_gpio_40400060_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400060, compatible, 0)
#define DT_N_S_soc_S_gpio_40400060_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400060, compatible, 0)
#define DT_N_S_soc_S_gpio_40400060_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400060, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400060, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40400060_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_reg {1077936224 /* 0x40400060 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40400060_P_reg_IDX_0 1077936224
#define DT_N_S_soc_S_gpio_40400060_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40400060_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40400060_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port 3
#define DT_N_S_soc_S_gpio_40400060_P_port_EXISTS 1

/*
 * Devicetree node: /soc/gpio@404000a0
 *
 * Node identifier: DT_N_S_soc_S_gpio_404000a0
 *
 * Binding (compatible = renesas,ra8-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra8-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_404000a0_PATH "/soc/gpio@404000a0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_404000a0_FULL_NAME "gpio@404000a0"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_404000a0_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_404000a0_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_404000a0_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_NODELABEL(fn) fn(ioport5)
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport5, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_404000a0_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_404000a0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_404000a0_ORD 58
#define DT_N_S_soc_S_gpio_404000a0_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_404000a0_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_404000a0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_404000a0_EXISTS 1
#define DT_N_INST_6_renesas_ra8_gpio DT_N_S_soc_S_gpio_404000a0
#define DT_N_NODELABEL_ioport5       DT_N_S_soc_S_gpio_404000a0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_404000a0_REG_NUM 1
#define DT_N_S_soc_S_gpio_404000a0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_REG_IDX_0_VAL_ADDRESS 1077936288 /* 0x404000a0 */
#define DT_N_S_soc_S_gpio_404000a0_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_404000a0_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_404000a0_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_404000a0_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_404000a0_COMPAT_MATCHES_renesas_ra8_gpio 1
#define DT_N_S_soc_S_gpio_404000a0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_404000a0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_COMPAT_MODEL_IDX_0 "ra8-gpio"
#define DT_N_S_soc_S_gpio_404000a0_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_404000a0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_404000a0_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_404000a0_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_ngpios 16
#define DT_N_S_soc_S_gpio_404000a0_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_404000a0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_404000a0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_status "disabled"
#define DT_N_S_soc_S_gpio_404000a0_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_404000a0_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_404000a0_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_404000a0_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_404000a0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_404000a0_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_404000a0_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_404000a0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000a0, status, 0)
#define DT_N_S_soc_S_gpio_404000a0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000a0, status, 0)
#define DT_N_S_soc_S_gpio_404000a0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000a0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000a0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_status_LEN 1
#define DT_N_S_soc_S_gpio_404000a0_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_compatible {"renesas,ra8-gpio"}
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_IDX_0 "renesas,ra8-gpio"
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-gpio
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_gpio
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_GPIO
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000a0, compatible, 0)
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000a0, compatible, 0)
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000a0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000a0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_reg {1077936288 /* 0x404000a0 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_404000a0_P_reg_IDX_0 1077936288
#define DT_N_S_soc_S_gpio_404000a0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_404000a0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_404000a0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port 5
#define DT_N_S_soc_S_gpio_404000a0_P_port_EXISTS 1

/*
 * Devicetree node: /soc/gpio@404000e0
 *
 * Node identifier: DT_N_S_soc_S_gpio_404000e0
 *
 * Binding (compatible = renesas,ra8-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra8-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_404000e0_PATH "/soc/gpio@404000e0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_404000e0_FULL_NAME "gpio@404000e0"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_404000e0_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_404000e0_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_404000e0_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_NODELABEL(fn) fn(ioport7)
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport7, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_404000e0_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_404000e0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_404000e0_ORD 59
#define DT_N_S_soc_S_gpio_404000e0_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_404000e0_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_404000e0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_404000e0_EXISTS 1
#define DT_N_INST_7_renesas_ra8_gpio DT_N_S_soc_S_gpio_404000e0
#define DT_N_NODELABEL_ioport7       DT_N_S_soc_S_gpio_404000e0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_404000e0_REG_NUM 1
#define DT_N_S_soc_S_gpio_404000e0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_REG_IDX_0_VAL_ADDRESS 1077936352 /* 0x404000e0 */
#define DT_N_S_soc_S_gpio_404000e0_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_404000e0_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_404000e0_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_404000e0_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_404000e0_COMPAT_MATCHES_renesas_ra8_gpio 1
#define DT_N_S_soc_S_gpio_404000e0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_404000e0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_COMPAT_MODEL_IDX_0 "ra8-gpio"
#define DT_N_S_soc_S_gpio_404000e0_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_404000e0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_404000e0_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_404000e0_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_ngpios 16
#define DT_N_S_soc_S_gpio_404000e0_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_404000e0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_404000e0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_status "disabled"
#define DT_N_S_soc_S_gpio_404000e0_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_404000e0_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_404000e0_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_404000e0_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_404000e0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_404000e0_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_404000e0_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_404000e0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000e0, status, 0)
#define DT_N_S_soc_S_gpio_404000e0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000e0, status, 0)
#define DT_N_S_soc_S_gpio_404000e0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000e0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000e0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_P_status_LEN 1
#define DT_N_S_soc_S_gpio_404000e0_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_compatible {"renesas,ra8-gpio"}
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_IDX_0 "renesas,ra8-gpio"
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-gpio
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_gpio
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_GPIO
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000e0, compatible, 0)
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000e0, compatible, 0)
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000e0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000e0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_reg {1077936352 /* 0x404000e0 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_404000e0_P_reg_IDX_0 1077936352
#define DT_N_S_soc_S_gpio_404000e0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_404000e0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_404000e0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port 7
#define DT_N_S_soc_S_gpio_404000e0_P_port_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40400100
 *
 * Node identifier: DT_N_S_soc_S_gpio_40400100
 *
 * Binding (compatible = renesas,ra8-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra8-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40400100_PATH "/soc/gpio@40400100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40400100_FULL_NAME "gpio@40400100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40400100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40400100_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40400100_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40400100_FOREACH_NODELABEL(fn) fn(ioport8)
#define DT_N_S_soc_S_gpio_40400100_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport8, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40400100_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40400100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40400100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40400100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40400100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40400100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40400100_ORD 60
#define DT_N_S_soc_S_gpio_40400100_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40400100_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40400100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40400100_EXISTS 1
#define DT_N_INST_8_renesas_ra8_gpio DT_N_S_soc_S_gpio_40400100
#define DT_N_NODELABEL_ioport8       DT_N_S_soc_S_gpio_40400100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40400100_REG_NUM 1
#define DT_N_S_soc_S_gpio_40400100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_REG_IDX_0_VAL_ADDRESS 1077936384 /* 0x40400100 */
#define DT_N_S_soc_S_gpio_40400100_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40400100_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40400100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40400100_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40400100_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40400100_COMPAT_MATCHES_renesas_ra8_gpio 1
#define DT_N_S_soc_S_gpio_40400100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40400100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_COMPAT_MODEL_IDX_0 "ra8-gpio"
#define DT_N_S_soc_S_gpio_40400100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40400100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40400100_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40400100_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_ngpios 16
#define DT_N_S_soc_S_gpio_40400100_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40400100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40400100_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_status "disabled"
#define DT_N_S_soc_S_gpio_40400100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40400100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40400100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40400100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40400100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40400100_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_40400100_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40400100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400100, status, 0)
#define DT_N_S_soc_S_gpio_40400100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400100, status, 0)
#define DT_N_S_soc_S_gpio_40400100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40400100_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_compatible {"renesas,ra8-gpio"}
#define DT_N_S_soc_S_gpio_40400100_P_compatible_IDX_0 "renesas,ra8-gpio"
#define DT_N_S_soc_S_gpio_40400100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-gpio
#define DT_N_S_soc_S_gpio_40400100_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_gpio
#define DT_N_S_soc_S_gpio_40400100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_GPIO
#define DT_N_S_soc_S_gpio_40400100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400100, compatible, 0)
#define DT_N_S_soc_S_gpio_40400100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400100, compatible, 0)
#define DT_N_S_soc_S_gpio_40400100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40400100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_reg {1077936384 /* 0x40400100 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40400100_P_reg_IDX_0 1077936384
#define DT_N_S_soc_S_gpio_40400100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40400100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40400100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port 8
#define DT_N_S_soc_S_gpio_40400100_P_port_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40400120
 *
 * Node identifier: DT_N_S_soc_S_gpio_40400120
 *
 * Binding (compatible = renesas,ra8-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra8-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40400120_PATH "/soc/gpio@40400120"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40400120_FULL_NAME "gpio@40400120"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40400120_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40400120_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40400120_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40400120_FOREACH_NODELABEL(fn) fn(ioport9)
#define DT_N_S_soc_S_gpio_40400120_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport9, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40400120_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40400120_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40400120_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40400120_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400120_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400120_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40400120_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40400120_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400120_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400120_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40400120_ORD 61
#define DT_N_S_soc_S_gpio_40400120_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40400120_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40400120_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40400120_EXISTS 1
#define DT_N_INST_9_renesas_ra8_gpio DT_N_S_soc_S_gpio_40400120
#define DT_N_NODELABEL_ioport9       DT_N_S_soc_S_gpio_40400120

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40400120_REG_NUM 1
#define DT_N_S_soc_S_gpio_40400120_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_REG_IDX_0_VAL_ADDRESS 1077936416 /* 0x40400120 */
#define DT_N_S_soc_S_gpio_40400120_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40400120_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40400120_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40400120_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40400120_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40400120_COMPAT_MATCHES_renesas_ra8_gpio 1
#define DT_N_S_soc_S_gpio_40400120_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40400120_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_COMPAT_MODEL_IDX_0 "ra8-gpio"
#define DT_N_S_soc_S_gpio_40400120_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40400120_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40400120_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40400120_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_ngpios 16
#define DT_N_S_soc_S_gpio_40400120_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40400120_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40400120_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_status "disabled"
#define DT_N_S_soc_S_gpio_40400120_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40400120_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40400120_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40400120_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40400120_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40400120_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_40400120_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40400120_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400120, status, 0)
#define DT_N_S_soc_S_gpio_40400120_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400120, status, 0)
#define DT_N_S_soc_S_gpio_40400120_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400120, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400120, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40400120_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_compatible {"renesas,ra8-gpio"}
#define DT_N_S_soc_S_gpio_40400120_P_compatible_IDX_0 "renesas,ra8-gpio"
#define DT_N_S_soc_S_gpio_40400120_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-gpio
#define DT_N_S_soc_S_gpio_40400120_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_gpio
#define DT_N_S_soc_S_gpio_40400120_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_GPIO
#define DT_N_S_soc_S_gpio_40400120_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400120, compatible, 0)
#define DT_N_S_soc_S_gpio_40400120_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400120, compatible, 0)
#define DT_N_S_soc_S_gpio_40400120_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400120, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400120, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40400120_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_reg {1077936416 /* 0x40400120 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40400120_P_reg_IDX_0 1077936416
#define DT_N_S_soc_S_gpio_40400120_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40400120_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40400120_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port 9
#define DT_N_S_soc_S_gpio_40400120_P_port_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40400140
 *
 * Node identifier: DT_N_S_soc_S_gpio_40400140
 *
 * Binding (compatible = renesas,ra8-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra8-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40400140_PATH "/soc/gpio@40400140"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40400140_FULL_NAME "gpio@40400140"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40400140_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40400140_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40400140_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40400140_FOREACH_NODELABEL(fn) fn(ioporta)
#define DT_N_S_soc_S_gpio_40400140_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioporta, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40400140_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40400140_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40400140_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40400140_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400140_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400140_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40400140_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40400140_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400140_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400140_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40400140_ORD 62
#define DT_N_S_soc_S_gpio_40400140_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40400140_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40400140_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40400140_EXISTS 1
#define DT_N_INST_10_renesas_ra8_gpio DT_N_S_soc_S_gpio_40400140
#define DT_N_NODELABEL_ioporta        DT_N_S_soc_S_gpio_40400140

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40400140_REG_NUM 1
#define DT_N_S_soc_S_gpio_40400140_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_REG_IDX_0_VAL_ADDRESS 1077936448 /* 0x40400140 */
#define DT_N_S_soc_S_gpio_40400140_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40400140_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40400140_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40400140_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40400140_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40400140_COMPAT_MATCHES_renesas_ra8_gpio 1
#define DT_N_S_soc_S_gpio_40400140_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40400140_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_COMPAT_MODEL_IDX_0 "ra8-gpio"
#define DT_N_S_soc_S_gpio_40400140_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40400140_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40400140_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40400140_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_ngpios 16
#define DT_N_S_soc_S_gpio_40400140_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40400140_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40400140_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_status "disabled"
#define DT_N_S_soc_S_gpio_40400140_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40400140_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40400140_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40400140_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40400140_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40400140_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_40400140_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40400140_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400140, status, 0)
#define DT_N_S_soc_S_gpio_40400140_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400140, status, 0)
#define DT_N_S_soc_S_gpio_40400140_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400140, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400140_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400140, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400140_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40400140_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_compatible {"renesas,ra8-gpio"}
#define DT_N_S_soc_S_gpio_40400140_P_compatible_IDX_0 "renesas,ra8-gpio"
#define DT_N_S_soc_S_gpio_40400140_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-gpio
#define DT_N_S_soc_S_gpio_40400140_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_gpio
#define DT_N_S_soc_S_gpio_40400140_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_GPIO
#define DT_N_S_soc_S_gpio_40400140_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400140, compatible, 0)
#define DT_N_S_soc_S_gpio_40400140_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400140, compatible, 0)
#define DT_N_S_soc_S_gpio_40400140_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400140, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400140_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400140, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400140_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40400140_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_reg {1077936448 /* 0x40400140 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40400140_P_reg_IDX_0 1077936448
#define DT_N_S_soc_S_gpio_40400140_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40400140_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40400140_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_port 10
#define DT_N_S_soc_S_gpio_40400140_P_port_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40400160
 *
 * Node identifier: DT_N_S_soc_S_gpio_40400160
 *
 * Binding (compatible = renesas,ra8-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra8-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40400160_PATH "/soc/gpio@40400160"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40400160_FULL_NAME "gpio@40400160"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40400160_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40400160_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40400160_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40400160_FOREACH_NODELABEL(fn) fn(ioportb)
#define DT_N_S_soc_S_gpio_40400160_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioportb, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40400160_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40400160_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40400160_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40400160_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400160_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400160_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40400160_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40400160_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400160_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400160_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40400160_ORD 63
#define DT_N_S_soc_S_gpio_40400160_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40400160_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40400160_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40400160_EXISTS 1
#define DT_N_INST_11_renesas_ra8_gpio DT_N_S_soc_S_gpio_40400160
#define DT_N_NODELABEL_ioportb        DT_N_S_soc_S_gpio_40400160

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40400160_REG_NUM 1
#define DT_N_S_soc_S_gpio_40400160_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_REG_IDX_0_VAL_ADDRESS 1077936480 /* 0x40400160 */
#define DT_N_S_soc_S_gpio_40400160_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_gpio_40400160_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40400160_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40400160_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40400160_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40400160_COMPAT_MATCHES_renesas_ra8_gpio 1
#define DT_N_S_soc_S_gpio_40400160_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40400160_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_COMPAT_MODEL_IDX_0 "ra8-gpio"
#define DT_N_S_soc_S_gpio_40400160_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40400160_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40400160_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40400160_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_ngpios 16
#define DT_N_S_soc_S_gpio_40400160_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40400160_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40400160_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_status "disabled"
#define DT_N_S_soc_S_gpio_40400160_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40400160_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40400160_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40400160_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40400160_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40400160_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_40400160_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40400160_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400160, status, 0)
#define DT_N_S_soc_S_gpio_40400160_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400160, status, 0)
#define DT_N_S_soc_S_gpio_40400160_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400160, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400160_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400160, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400160_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40400160_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_compatible {"renesas,ra8-gpio"}
#define DT_N_S_soc_S_gpio_40400160_P_compatible_IDX_0 "renesas,ra8-gpio"
#define DT_N_S_soc_S_gpio_40400160_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-gpio
#define DT_N_S_soc_S_gpio_40400160_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_gpio
#define DT_N_S_soc_S_gpio_40400160_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_GPIO
#define DT_N_S_soc_S_gpio_40400160_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400160, compatible, 0)
#define DT_N_S_soc_S_gpio_40400160_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400160, compatible, 0)
#define DT_N_S_soc_S_gpio_40400160_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400160, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400160_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400160, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400160_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40400160_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_reg {1077936480 /* 0x40400160 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_gpio_40400160_P_reg_IDX_0 1077936480
#define DT_N_S_soc_S_gpio_40400160_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40400160_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40400160_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_port 11
#define DT_N_S_soc_S_gpio_40400160_P_port_EXISTS 1

/*
 * Devicetree node: /soc/iic0@4025e000
 *
 * Node identifier: DT_N_S_soc_S_iic0_4025e000
 *
 * Binding (compatible = renesas,ra-iic):
 *   $ZEPHYR_BASE/dts/bindings/i2c/renesas,ra-iic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iic0_4025e000_PATH "/soc/iic0@4025e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iic0_4025e000_FULL_NAME "iic0@4025e000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_iic0_4025e000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iic0_4025e000_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iic0_4025e000_NODELABEL_NUM 1
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_NODELABEL(fn) fn(iic0)
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_NODELABEL_VARGS(fn, ...) fn(iic0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iic0_4025e000_CHILD_NUM 0
#define DT_N_S_soc_S_iic0_4025e000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iic0_4025e000_ORD 64
#define DT_N_S_soc_S_iic0_4025e000_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iic0_4025e000_REQUIRES_ORDS \
	3, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iic0_4025e000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iic0_4025e000_EXISTS 1
#define DT_N_INST_1_renesas_ra_iic DT_N_S_soc_S_iic0_4025e000
#define DT_N_NODELABEL_iic0        DT_N_S_soc_S_iic0_4025e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iic0_4025e000_REG_NUM 1
#define DT_N_S_soc_S_iic0_4025e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_REG_IDX_0_VAL_ADDRESS 1076224000 /* 0x4025e000 */
#define DT_N_S_soc_S_iic0_4025e000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_iic0_4025e000_RANGES_NUM 0
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NUM 4
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_0_VAL_irq 87
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_1_VAL_irq 88
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_2_VAL_irq 89
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_3_VAL_irq 90
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic0_4025e000_IRQ_LEVEL 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_iic0_4025e000_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_iic0_4025e000_COMPAT_MATCHES_renesas_ra_iic 1
#define DT_N_S_soc_S_iic0_4025e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_iic0_4025e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_COMPAT_MODEL_IDX_0 "ra-iic"
#define DT_N_S_soc_S_iic0_4025e000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iic0_4025e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iic0_4025e000_P_wakeup_source 0
#define DT_N_S_soc_S_iic0_4025e000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_iic0_4025e000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_status "disabled"
#define DT_N_S_soc_S_iic0_4025e000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_iic0_4025e000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_iic0_4025e000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_iic0_4025e000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_iic0_4025e000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_iic0_4025e000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_iic0_4025e000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_iic0_4025e000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic0_4025e000, status, 0)
#define DT_N_S_soc_S_iic0_4025e000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic0_4025e000, status, 0)
#define DT_N_S_soc_S_iic0_4025e000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic0_4025e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_4025e000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic0_4025e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_4025e000_P_status_LEN 1
#define DT_N_S_soc_S_iic0_4025e000_P_status_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_compatible {"renesas,ra-iic"}
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_IDX_0 "renesas,ra-iic"
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-iic
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_iic
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_IIC
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic0_4025e000, compatible, 0)
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic0_4025e000, compatible, 0)
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic0_4025e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic0_4025e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_LEN 1
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_reg {1076224000 /* 0x4025e000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_iic0_4025e000_P_reg_IDX_0 1076224000
#define DT_N_S_soc_S_iic0_4025e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_reg_IDX_1 256
#define DT_N_S_soc_S_iic0_4025e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_interrupts {87 /* 0x57 */, 1 /* 0x1 */, 88 /* 0x58 */, 1 /* 0x1 */, 89 /* 0x59 */, 1 /* 0x1 */, 90 /* 0x5a */, 1 /* 0x1 */}
#define DT_N_S_soc_S_iic0_4025e000_P_interrupts_IDX_0 87
#define DT_N_S_soc_S_iic0_4025e000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_iic0_4025e000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_interrupts_IDX_2 88
#define DT_N_S_soc_S_iic0_4025e000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_iic0_4025e000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_interrupts_IDX_4 89
#define DT_N_S_soc_S_iic0_4025e000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_iic0_4025e000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_interrupts_IDX_6 90
#define DT_N_S_soc_S_iic0_4025e000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_iic0_4025e000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic0_4025e000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_iic0_4025e000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_iic0_4025e000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_iic0_4025e000, interrupt_names, 3)
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic0_4025e000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic0_4025e000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic0_4025e000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic0_4025e000, interrupt_names, 3)
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic0_4025e000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iic0_4025e000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iic0_4025e000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iic0_4025e000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic0_4025e000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic0_4025e000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic0_4025e000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic0_4025e000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_iic0_4025e000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_sq_size 4
#define DT_N_S_soc_S_iic0_4025e000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_cq_size 4
#define DT_N_S_soc_S_iic0_4025e000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_channel 0
#define DT_N_S_soc_S_iic0_4025e000_P_channel_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_rise_time_ns 120
#define DT_N_S_soc_S_iic0_4025e000_P_rise_time_ns_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_fall_time_ns 120
#define DT_N_S_soc_S_iic0_4025e000_P_fall_time_ns_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_duty_cycle_percent 50
#define DT_N_S_soc_S_iic0_4025e000_P_duty_cycle_percent_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_priority_level 12
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_priority_level_EXISTS 1

/*
 * Devicetree node: /soc/memory@22000000
 *
 * Node identifier: DT_N_S_soc_S_memory_22000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_22000000_PATH "/soc/memory@22000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_22000000_FULL_NAME "memory@22000000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_22000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_22000000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_22000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_22000000_FOREACH_NODELABEL(fn) fn(sram0)
#define DT_N_S_soc_S_memory_22000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_22000000_CHILD_NUM 0
#define DT_N_S_soc_S_memory_22000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_22000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_22000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_22000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_22000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_22000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_22000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_22000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_22000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_22000000_ORD 65
#define DT_N_S_soc_S_memory_22000000_ORD_STR_SORTABLE 00065

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_22000000_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_22000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_22000000_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_soc_S_memory_22000000
#define DT_N_NODELABEL_sram0  DT_N_S_soc_S_memory_22000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_22000000_REG_NUM 1
#define DT_N_S_soc_S_memory_22000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_22000000_REG_IDX_0_VAL_ADDRESS 570425344 /* 0x22000000 */
#define DT_N_S_soc_S_memory_22000000_REG_IDX_0_VAL_SIZE 917504 /* 0xe0000 */
#define DT_N_S_soc_S_memory_22000000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_22000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_22000000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_22000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_22000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_memory_22000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_22000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_22000000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_22000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_22000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_22000000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_memory_22000000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_memory_22000000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_memory_22000000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_memory_22000000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_memory_22000000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_memory_22000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_22000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_22000000, compatible, 0)
#define DT_N_S_soc_S_memory_22000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_22000000, compatible, 0)
#define DT_N_S_soc_S_memory_22000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_22000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_22000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_22000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_22000000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_22000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_22000000_P_reg {570425344 /* 0x22000000 */, 917504 /* 0xe0000 */}
#define DT_N_S_soc_S_memory_22000000_P_reg_IDX_0 570425344
#define DT_N_S_soc_S_memory_22000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_22000000_P_reg_IDX_1 917504
#define DT_N_S_soc_S_memory_22000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_22000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_22000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_22000000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/option_setting_ofs@300a100
 *
 * Node identifier: DT_N_S_soc_S_option_setting_ofs_300a100
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_PATH "/soc/option_setting_ofs@300a100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_FULL_NAME "option_setting_ofs@300a100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_CHILD_IDX 31

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_NODELABEL_NUM 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_NODELABEL(fn) fn(option_setting_ofs)
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_NODELABEL_VARGS(fn, ...) fn(option_setting_ofs, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_option_setting_ofs_300a100_CHILD_NUM 0
#define DT_N_S_soc_S_option_setting_ofs_300a100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_ORD 66
#define DT_N_S_soc_S_option_setting_ofs_300a100_ORD_STR_SORTABLE 00066

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_EXISTS 1
#define DT_N_INST_0_zephyr_memory_region  DT_N_S_soc_S_option_setting_ofs_300a100
#define DT_N_NODELABEL_option_setting_ofs DT_N_S_soc_S_option_setting_ofs_300a100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_REG_NUM 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_REG_IDX_0_VAL_ADDRESS 50372864 /* 0x300a100 */
#define DT_N_S_soc_S_option_setting_ofs_300a100_REG_IDX_0_VAL_SIZE 24 /* 0x18 */
#define DT_N_S_soc_S_option_setting_ofs_300a100_RANGES_NUM 0
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_option_setting_ofs_300a100_IRQ_NUM 0
#define DT_N_S_soc_S_option_setting_ofs_300a100_IRQ_LEVEL 0
#define DT_N_S_soc_S_option_setting_ofs_300a100_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_option_setting_ofs_300a100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_option_setting_ofs_300a100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_wakeup_source 0
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status "okay"
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_ofs_300a100, status, 0)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_ofs_300a100, status, 0)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_ofs_300a100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_ofs_300a100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_LEN 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible {"zephyr,memory-region"}
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_ofs_300a100, compatible, 0)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_ofs_300a100, compatible, 0)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_ofs_300a100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_ofs_300a100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_LEN 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_reg {50372864 /* 0x300a100 */, 24 /* 0x18 */}
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_reg_IDX_0 50372864
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_reg_IDX_1 24
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_reg_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region "OPTION_SETTING_OFS"
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_STRING_UNQUOTED OPTION_SETTING_OFS
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_STRING_TOKEN OPTION_SETTING_OFS
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_STRING_UPPER_TOKEN OPTION_SETTING_OFS
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_IDX_0 "OPTION_SETTING_OFS"
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_ofs_300a100, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_ofs_300a100, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_ofs_300a100, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_ofs_300a100, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_EXISTS 1

/*
 * Devicetree node: /soc/option_setting_s@300a200
 *
 * Node identifier: DT_N_S_soc_S_option_setting_s_300a200
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_option_setting_s_300a200_PATH "/soc/option_setting_s@300a200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_option_setting_s_300a200_FULL_NAME "option_setting_s@300a200"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_option_setting_s_300a200_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_option_setting_s_300a200_CHILD_IDX 33

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_option_setting_s_300a200_NODELABEL_NUM 1
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_NODELABEL(fn) fn(option_setting_s)
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_NODELABEL_VARGS(fn, ...) fn(option_setting_s, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_option_setting_s_300a200_CHILD_NUM 0
#define DT_N_S_soc_S_option_setting_s_300a200_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_option_setting_s_300a200_ORD 67
#define DT_N_S_soc_S_option_setting_s_300a200_ORD_STR_SORTABLE 00067

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_option_setting_s_300a200_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_option_setting_s_300a200_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_option_setting_s_300a200_EXISTS 1
#define DT_N_INST_2_zephyr_memory_region DT_N_S_soc_S_option_setting_s_300a200
#define DT_N_NODELABEL_option_setting_s  DT_N_S_soc_S_option_setting_s_300a200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_option_setting_s_300a200_REG_NUM 1
#define DT_N_S_soc_S_option_setting_s_300a200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_REG_IDX_0_VAL_ADDRESS 50373120 /* 0x300a200 */
#define DT_N_S_soc_S_option_setting_s_300a200_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_option_setting_s_300a200_RANGES_NUM 0
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_option_setting_s_300a200_IRQ_NUM 0
#define DT_N_S_soc_S_option_setting_s_300a200_IRQ_LEVEL 0
#define DT_N_S_soc_S_option_setting_s_300a200_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_option_setting_s_300a200_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_option_setting_s_300a200_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_option_setting_s_300a200_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_option_setting_s_300a200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_option_setting_s_300a200_P_wakeup_source 0
#define DT_N_S_soc_S_option_setting_s_300a200_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_status "okay"
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_s_300a200, status, 0)
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_s_300a200, status, 0)
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_s_300a200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_s_300a200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_LEN 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible {"zephyr,memory-region"}
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_s_300a200, compatible, 0)
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_s_300a200, compatible, 0)
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_s_300a200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_s_300a200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_LEN 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_reg {50373120 /* 0x300a200 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_option_setting_s_300a200_P_reg_IDX_0 50373120
#define DT_N_S_soc_S_option_setting_s_300a200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_reg_IDX_1 256
#define DT_N_S_soc_S_option_setting_s_300a200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_reg_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region "OPTION_SETTING_S"
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_STRING_UNQUOTED OPTION_SETTING_S
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_STRING_TOKEN OPTION_SETTING_S
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_STRING_UPPER_TOKEN OPTION_SETTING_S
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_IDX_0 "OPTION_SETTING_S"
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_s_300a200, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_s_300a200, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_s_300a200, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_s_300a200, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_EXISTS 1

/*
 * Devicetree node: /soc/option_setting_sas@300a134
 *
 * Node identifier: DT_N_S_soc_S_option_setting_sas_300a134
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_option_setting_sas_300a134_PATH "/soc/option_setting_sas@300a134"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_option_setting_sas_300a134_FULL_NAME "option_setting_sas@300a134"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_option_setting_sas_300a134_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_option_setting_sas_300a134_CHILD_IDX 32

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_option_setting_sas_300a134_NODELABEL_NUM 1
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_NODELABEL(fn) fn(option_setting_sas)
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_NODELABEL_VARGS(fn, ...) fn(option_setting_sas, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_option_setting_sas_300a134_CHILD_NUM 0
#define DT_N_S_soc_S_option_setting_sas_300a134_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_option_setting_sas_300a134_ORD 68
#define DT_N_S_soc_S_option_setting_sas_300a134_ORD_STR_SORTABLE 00068

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_option_setting_sas_300a134_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_option_setting_sas_300a134_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_option_setting_sas_300a134_EXISTS 1
#define DT_N_INST_1_zephyr_memory_region  DT_N_S_soc_S_option_setting_sas_300a134
#define DT_N_NODELABEL_option_setting_sas DT_N_S_soc_S_option_setting_sas_300a134

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_option_setting_sas_300a134_REG_NUM 1
#define DT_N_S_soc_S_option_setting_sas_300a134_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_REG_IDX_0_VAL_ADDRESS 50372916 /* 0x300a134 */
#define DT_N_S_soc_S_option_setting_sas_300a134_REG_IDX_0_VAL_SIZE 204 /* 0xcc */
#define DT_N_S_soc_S_option_setting_sas_300a134_RANGES_NUM 0
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_option_setting_sas_300a134_IRQ_NUM 0
#define DT_N_S_soc_S_option_setting_sas_300a134_IRQ_LEVEL 0
#define DT_N_S_soc_S_option_setting_sas_300a134_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_option_setting_sas_300a134_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_option_setting_sas_300a134_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_option_setting_sas_300a134_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_option_setting_sas_300a134_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_option_setting_sas_300a134_P_wakeup_source 0
#define DT_N_S_soc_S_option_setting_sas_300a134_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status "okay"
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_sas_300a134, status, 0)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_sas_300a134, status, 0)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_sas_300a134, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_sas_300a134, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_LEN 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible {"zephyr,memory-region"}
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_sas_300a134, compatible, 0)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_sas_300a134, compatible, 0)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_sas_300a134, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_sas_300a134, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_LEN 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_reg {50372916 /* 0x300a134 */, 204 /* 0xcc */}
#define DT_N_S_soc_S_option_setting_sas_300a134_P_reg_IDX_0 50372916
#define DT_N_S_soc_S_option_setting_sas_300a134_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_reg_IDX_1 204
#define DT_N_S_soc_S_option_setting_sas_300a134_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_reg_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region "OPTION_SETTING_SAS"
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_STRING_UNQUOTED OPTION_SETTING_SAS
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_STRING_TOKEN OPTION_SETTING_SAS
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_STRING_UPPER_TOKEN OPTION_SETTING_SAS
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_IDX_0 "OPTION_SETTING_SAS"
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_sas_300a134, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_sas_300a134, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_sas_300a134, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_sas_300a134, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_EXISTS 1

/*
 * Devicetree node: /soc/spi@4035c100
 *
 * Node identifier: DT_N_S_soc_S_spi_4035c100
 *
 * Binding (compatible = renesas,ra8-spi-b):
 *   $ZEPHYR_BASE/dts/bindings/spi/renesas,ra8-spi-b.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_4035c100_PATH "/soc/spi@4035c100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_4035c100_FULL_NAME "spi@4035c100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_4035c100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_4035c100_CHILD_IDX 28

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_4035c100_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_4035c100_FOREACH_NODELABEL(fn) fn(spi1)
#define DT_N_S_soc_S_spi_4035c100_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_4035c100_CHILD_NUM 0
#define DT_N_S_soc_S_spi_4035c100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_4035c100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_4035c100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_4035c100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_4035c100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_4035c100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_4035c100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_4035c100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_4035c100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_4035c100_ORD 69
#define DT_N_S_soc_S_spi_4035c100_ORD_STR_SORTABLE 00069

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_4035c100_REQUIRES_ORDS \
	3, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_4035c100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_4035c100_EXISTS 1
#define DT_N_INST_1_renesas_ra8_spi_b DT_N_S_soc_S_spi_4035c100
#define DT_N_NODELABEL_spi1           DT_N_S_soc_S_spi_4035c100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_4035c100_REG_NUM 1
#define DT_N_S_soc_S_spi_4035c100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_REG_IDX_0_VAL_ADDRESS 1077264640 /* 0x4035c100 */
#define DT_N_S_soc_S_spi_4035c100_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_spi_4035c100_RANGES_NUM 0
#define DT_N_S_soc_S_spi_4035c100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_4035c100_IRQ_NUM 4
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_0_VAL_irq 32
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_1_VAL_irq 33
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_2_VAL_irq 34
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_3_VAL_irq 35
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4035c100_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_spi_4035c100_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_spi_4035c100_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_spi_4035c100_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_spi_4035c100_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_spi_4035c100_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_spi_4035c100_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_spi_4035c100_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_spi_4035c100_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_spi_4035c100_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_spi_4035c100_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_spi_4035c100_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_spi_4035c100_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_spi_4035c100_COMPAT_MATCHES_renesas_ra8_spi_b 1
#define DT_N_S_soc_S_spi_4035c100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_spi_4035c100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_COMPAT_MODEL_IDX_0 "ra8-spi-b"
#define DT_N_S_soc_S_spi_4035c100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_4035c100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_4035c100_P_wakeup_source 0
#define DT_N_S_soc_S_spi_4035c100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_4035c100_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_status "disabled"
#define DT_N_S_soc_S_spi_4035c100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_4035c100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_4035c100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_4035c100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_4035c100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_spi_4035c100_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_spi_4035c100_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_4035c100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4035c100, status, 0)
#define DT_N_S_soc_S_spi_4035c100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4035c100, status, 0)
#define DT_N_S_soc_S_spi_4035c100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4035c100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4035c100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_P_status_LEN 1
#define DT_N_S_soc_S_spi_4035c100_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_compatible {"renesas,ra8-spi-b"}
#define DT_N_S_soc_S_spi_4035c100_P_compatible_IDX_0 "renesas,ra8-spi-b"
#define DT_N_S_soc_S_spi_4035c100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-spi-b
#define DT_N_S_soc_S_spi_4035c100_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_spi_b
#define DT_N_S_soc_S_spi_4035c100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_SPI_B
#define DT_N_S_soc_S_spi_4035c100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4035c100, compatible, 0)
#define DT_N_S_soc_S_spi_4035c100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4035c100, compatible, 0)
#define DT_N_S_soc_S_spi_4035c100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4035c100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4035c100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_4035c100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_reg {1077264640 /* 0x4035c100 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_spi_4035c100_P_reg_IDX_0 1077264640
#define DT_N_S_soc_S_spi_4035c100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_reg_IDX_1 256
#define DT_N_S_soc_S_spi_4035c100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts {32 /* 0x20 */, 1 /* 0x1 */, 33 /* 0x21 */, 1 /* 0x1 */, 34 /* 0x22 */, 1 /* 0x1 */, 35 /* 0x23 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_0 32
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_2 33
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_4 34
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_6 35
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 0) \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 1) \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 2) \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 3)
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 3)
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_4035c100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_channel 1
#define DT_N_S_soc_S_spi_4035c100_P_channel_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_tx_dtc 0
#define DT_N_S_soc_S_spi_4035c100_P_tx_dtc_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_rx_dtc 0
#define DT_N_S_soc_S_spi_4035c100_P_rx_dtc_EXISTS 1

/*
 * Devicetree node: /soc/system@4001e000
 *
 * Node identifier: DT_N_S_soc_S_system_4001e000
 */

/* Node's full path: */
#define DT_N_S_soc_S_system_4001e000_PATH "/soc/system@4001e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_system_4001e000_FULL_NAME "system@4001e000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_system_4001e000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_system_4001e000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_system_4001e000_NODELABEL_NUM 1
#define DT_N_S_soc_S_system_4001e000_FOREACH_NODELABEL(fn) fn(system)
#define DT_N_S_soc_S_system_4001e000_FOREACH_NODELABEL_VARGS(fn, ...) fn(system, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_system_4001e000_CHILD_NUM 0
#define DT_N_S_soc_S_system_4001e000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_system_4001e000_ORD 70
#define DT_N_S_soc_S_system_4001e000_ORD_STR_SORTABLE 00070

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_system_4001e000_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_system_4001e000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_system_4001e000_EXISTS 1
#define DT_N_INST_0_renesas_ra_system DT_N_S_soc_S_system_4001e000
#define DT_N_NODELABEL_system         DT_N_S_soc_S_system_4001e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_system_4001e000_REG_NUM 1
#define DT_N_S_soc_S_system_4001e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_REG_IDX_0_VAL_ADDRESS 1073864704 /* 0x4001e000 */
#define DT_N_S_soc_S_system_4001e000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_system_4001e000_RANGES_NUM 0
#define DT_N_S_soc_S_system_4001e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_system_4001e000_IRQ_NUM 0
#define DT_N_S_soc_S_system_4001e000_IRQ_LEVEL 0
#define DT_N_S_soc_S_system_4001e000_COMPAT_MATCHES_renesas_ra_system 1
#define DT_N_S_soc_S_system_4001e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_system_4001e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_COMPAT_MODEL_IDX_0 "ra-system"
#define DT_N_S_soc_S_system_4001e000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_system_4001e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_system_4001e000_P_compatible {"renesas,ra-system"}
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0 "renesas,ra-system"
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-system
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_system
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SYSTEM
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_system_4001e000, compatible, 0)
#define DT_N_S_soc_S_system_4001e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_system_4001e000, compatible, 0)
#define DT_N_S_soc_S_system_4001e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_system_4001e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_system_4001e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_P_compatible_LEN 1
#define DT_N_S_soc_S_system_4001e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_reg {1073864704 /* 0x4001e000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_system_4001e000_P_reg_IDX_0 1073864704
#define DT_N_S_soc_S_system_4001e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_system_4001e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_status "okay"
#define DT_N_S_soc_S_system_4001e000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_system_4001e000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_system_4001e000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_system_4001e000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_system_4001e000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_system_4001e000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_system_4001e000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_system_4001e000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_system_4001e000, status, 0)
#define DT_N_S_soc_S_system_4001e000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_system_4001e000, status, 0)
#define DT_N_S_soc_S_system_4001e000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_system_4001e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_system_4001e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_P_status_LEN 1
#define DT_N_S_soc_S_system_4001e000_P_status_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv8.1m-systick):
 *   $ZEPHYR_BASE/dts/bindings/timer/arm,armv8.1m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_e000e010_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL(fn) fn(systick)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL_VARGS(fn, ...) fn(systick, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM 0
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 71
#define DT_N_S_soc_S_timer_e000e010_ORD_STR_SORTABLE 00071

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv8_1m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick           DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv8_1m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv8.1m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv8.1m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv8.1m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8.1m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv8_1m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8_1M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/timers@40220000
 *
 * Node identifier: DT_N_S_soc_S_timers_40220000
 *
 * Binding (compatible = renesas,ra8-ulpt-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/renesas,ra8-ulpt-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40220000_PATH "/soc/timers@40220000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40220000_FULL_NAME "timers@40220000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40220000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40220000_CHILD_IDX 29

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40220000_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40220000_FOREACH_NODELABEL(fn) fn(ulpt0)
#define DT_N_S_soc_S_timers_40220000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ulpt0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40220000_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40220000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40220000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40220000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40220000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40220000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40220000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40220000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40220000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40220000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40220000_ORD 72
#define DT_N_S_soc_S_timers_40220000_ORD_STR_SORTABLE 00072

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40220000_REQUIRES_ORDS \
	3, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40220000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40220000_EXISTS 1
#define DT_N_INST_0_renesas_ra8_ulpt_timer DT_N_S_soc_S_timers_40220000
#define DT_N_NODELABEL_ulpt0               DT_N_S_soc_S_timers_40220000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40220000_REG_NUM 1
#define DT_N_S_soc_S_timers_40220000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_REG_IDX_0_VAL_ADDRESS 1075970048 /* 0x40220000 */
#define DT_N_S_soc_S_timers_40220000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_timers_40220000_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40220000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40220000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40220000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_IRQ_IDX_0_VAL_irq 36
#define DT_N_S_soc_S_timers_40220000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40220000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40220000_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40220000_IRQ_NAME_ulpti_VAL_irq DT_N_S_soc_S_timers_40220000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40220000_IRQ_NAME_ulpti_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_IRQ_NAME_ulpti_VAL_priority DT_N_S_soc_S_timers_40220000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40220000_IRQ_NAME_ulpti_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_IRQ_NAME_ulpti_CONTROLLER DT_N_S_soc_S_timers_40220000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40220000_COMPAT_MATCHES_renesas_ra8_ulpt_timer 1
#define DT_N_S_soc_S_timers_40220000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_timers_40220000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_COMPAT_MODEL_IDX_0 "ra8-ulpt-timer"
#define DT_N_S_soc_S_timers_40220000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40220000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40220000_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40220000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40220000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_P_status "okay"
#define DT_N_S_soc_S_timers_40220000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_timers_40220000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timers_40220000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40220000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_timers_40220000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40220000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_timers_40220000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40220000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40220000, status, 0)
#define DT_N_S_soc_S_timers_40220000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40220000, status, 0)
#define DT_N_S_soc_S_timers_40220000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40220000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40220000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40220000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40220000_P_status_LEN 1
#define DT_N_S_soc_S_timers_40220000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_P_compatible {"renesas,ra8-ulpt-timer"}
#define DT_N_S_soc_S_timers_40220000_P_compatible_IDX_0 "renesas,ra8-ulpt-timer"
#define DT_N_S_soc_S_timers_40220000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-ulpt-timer
#define DT_N_S_soc_S_timers_40220000_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_ulpt_timer
#define DT_N_S_soc_S_timers_40220000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_ULPT_TIMER
#define DT_N_S_soc_S_timers_40220000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40220000, compatible, 0)
#define DT_N_S_soc_S_timers_40220000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40220000, compatible, 0)
#define DT_N_S_soc_S_timers_40220000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40220000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40220000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40220000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40220000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40220000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_P_reg {1075970048 /* 0x40220000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_timers_40220000_P_reg_IDX_0 1075970048
#define DT_N_S_soc_S_timers_40220000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_P_reg_IDX_1 256
#define DT_N_S_soc_S_timers_40220000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_P_interrupts {36 /* 0x24 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40220000_P_interrupts_IDX_0 36
#define DT_N_S_soc_S_timers_40220000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40220000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_P_interrupt_names {"ulpti"}
#define DT_N_S_soc_S_timers_40220000_P_interrupt_names_IDX_0 "ulpti"
#define DT_N_S_soc_S_timers_40220000_P_interrupt_names_IDX_0_STRING_UNQUOTED ulpti
#define DT_N_S_soc_S_timers_40220000_P_interrupt_names_IDX_0_STRING_TOKEN ulpti
#define DT_N_S_soc_S_timers_40220000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN ULPTI
#define DT_N_S_soc_S_timers_40220000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40220000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40220000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40220000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40220000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40220000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40220000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40220000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40220000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40220000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40220000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40220000_P_channel 0
#define DT_N_S_soc_S_timers_40220000_P_channel_EXISTS 1

/*
 * Devicetree node: /soc/timers@40220100
 *
 * Node identifier: DT_N_S_soc_S_timers_40220100
 *
 * Binding (compatible = renesas,ra8-ulpt-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/renesas,ra8-ulpt-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40220100_PATH "/soc/timers@40220100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40220100_FULL_NAME "timers@40220100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40220100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40220100_CHILD_IDX 30

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40220100_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40220100_FOREACH_NODELABEL(fn) fn(ulpt1)
#define DT_N_S_soc_S_timers_40220100_FOREACH_NODELABEL_VARGS(fn, ...) fn(ulpt1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40220100_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40220100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40220100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40220100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40220100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40220100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40220100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40220100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40220100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40220100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40220100_ORD 73
#define DT_N_S_soc_S_timers_40220100_ORD_STR_SORTABLE 00073

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40220100_REQUIRES_ORDS \
	3, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40220100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40220100_EXISTS 1
#define DT_N_INST_1_renesas_ra8_ulpt_timer DT_N_S_soc_S_timers_40220100
#define DT_N_NODELABEL_ulpt1               DT_N_S_soc_S_timers_40220100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40220100_REG_NUM 1
#define DT_N_S_soc_S_timers_40220100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_REG_IDX_0_VAL_ADDRESS 1075970304 /* 0x40220100 */
#define DT_N_S_soc_S_timers_40220100_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_timers_40220100_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40220100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40220100_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40220100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_IRQ_IDX_0_VAL_irq 37
#define DT_N_S_soc_S_timers_40220100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40220100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40220100_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40220100_IRQ_NAME_ulpti_VAL_irq DT_N_S_soc_S_timers_40220100_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40220100_IRQ_NAME_ulpti_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_IRQ_NAME_ulpti_VAL_priority DT_N_S_soc_S_timers_40220100_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40220100_IRQ_NAME_ulpti_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_IRQ_NAME_ulpti_CONTROLLER DT_N_S_soc_S_timers_40220100_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40220100_COMPAT_MATCHES_renesas_ra8_ulpt_timer 1
#define DT_N_S_soc_S_timers_40220100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_timers_40220100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_COMPAT_MODEL_IDX_0 "ra8-ulpt-timer"
#define DT_N_S_soc_S_timers_40220100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40220100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40220100_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40220100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40220100_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_P_status "disabled"
#define DT_N_S_soc_S_timers_40220100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40220100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40220100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40220100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40220100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40220100_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40220100_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40220100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40220100, status, 0)
#define DT_N_S_soc_S_timers_40220100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40220100, status, 0)
#define DT_N_S_soc_S_timers_40220100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40220100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40220100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40220100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40220100_P_status_LEN 1
#define DT_N_S_soc_S_timers_40220100_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_P_compatible {"renesas,ra8-ulpt-timer"}
#define DT_N_S_soc_S_timers_40220100_P_compatible_IDX_0 "renesas,ra8-ulpt-timer"
#define DT_N_S_soc_S_timers_40220100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-ulpt-timer
#define DT_N_S_soc_S_timers_40220100_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_ulpt_timer
#define DT_N_S_soc_S_timers_40220100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_ULPT_TIMER
#define DT_N_S_soc_S_timers_40220100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40220100, compatible, 0)
#define DT_N_S_soc_S_timers_40220100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40220100, compatible, 0)
#define DT_N_S_soc_S_timers_40220100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40220100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40220100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40220100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40220100_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40220100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_P_reg {1075970304 /* 0x40220100 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_timers_40220100_P_reg_IDX_0 1075970304
#define DT_N_S_soc_S_timers_40220100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_P_reg_IDX_1 256
#define DT_N_S_soc_S_timers_40220100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_P_interrupts {37 /* 0x25 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40220100_P_interrupts_IDX_0 37
#define DT_N_S_soc_S_timers_40220100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40220100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_P_interrupt_names {"ulpti"}
#define DT_N_S_soc_S_timers_40220100_P_interrupt_names_IDX_0 "ulpti"
#define DT_N_S_soc_S_timers_40220100_P_interrupt_names_IDX_0_STRING_UNQUOTED ulpti
#define DT_N_S_soc_S_timers_40220100_P_interrupt_names_IDX_0_STRING_TOKEN ulpti
#define DT_N_S_soc_S_timers_40220100_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN ULPTI
#define DT_N_S_soc_S_timers_40220100_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40220100, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40220100_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40220100, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40220100_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40220100, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40220100_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40220100, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40220100_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40220100_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40220100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40220100_P_channel 1
#define DT_N_S_soc_S_timers_40220100_P_channel_EXISTS 1

/*
 * Devicetree node: /soc/trng
 *
 * Node identifier: DT_N_S_soc_S_trng
 *
 * Binding (compatible = renesas,ra8-rsip7-trng):
 *   $ZEPHYR_BASE/dts/bindings/rng/renesas,ra8-rsip7-trng.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_trng_PATH "/soc/trng"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_trng_FULL_NAME "trng"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_trng_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_trng_CHILD_IDX 26

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_trng_NODELABEL_NUM 1
#define DT_N_S_soc_S_trng_FOREACH_NODELABEL(fn) fn(trng)
#define DT_N_S_soc_S_trng_FOREACH_NODELABEL_VARGS(fn, ...) fn(trng, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_trng_CHILD_NUM 0
#define DT_N_S_soc_S_trng_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_trng_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_trng_ORD 74
#define DT_N_S_soc_S_trng_ORD_STR_SORTABLE 00074

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_trng_REQUIRES_ORDS \
	3, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_trng_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_trng_EXISTS 1
#define DT_N_INST_0_renesas_ra8_rsip7_trng DT_N_S_soc_S_trng
#define DT_N_NODELABEL_trng                DT_N_S_soc_S_trng

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_trng_REG_NUM 0
#define DT_N_S_soc_S_trng_RANGES_NUM 0
#define DT_N_S_soc_S_trng_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_trng_IRQ_NUM 0
#define DT_N_S_soc_S_trng_IRQ_LEVEL 0
#define DT_N_S_soc_S_trng_COMPAT_MATCHES_renesas_ra8_rsip7_trng 1
#define DT_N_S_soc_S_trng_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_trng_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_COMPAT_MODEL_IDX_0 "ra8-rsip7-trng"
#define DT_N_S_soc_S_trng_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_trng_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_trng_P_wakeup_source 0
#define DT_N_S_soc_S_trng_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_trng_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_trng_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_trng_P_status "okay"
#define DT_N_S_soc_S_trng_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_trng_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_trng_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_trng_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_trng_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_trng_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_trng_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_trng_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_trng_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_trng, status, 0)
#define DT_N_S_soc_S_trng_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_trng, status, 0)
#define DT_N_S_soc_S_trng_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_trng, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_trng, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_P_status_LEN 1
#define DT_N_S_soc_S_trng_P_status_EXISTS 1
#define DT_N_S_soc_S_trng_P_compatible {"renesas,ra8-rsip7-trng"}
#define DT_N_S_soc_S_trng_P_compatible_IDX_0 "renesas,ra8-rsip7-trng"
#define DT_N_S_soc_S_trng_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-rsip7-trng
#define DT_N_S_soc_S_trng_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_rsip7_trng
#define DT_N_S_soc_S_trng_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_RSIP7_TRNG
#define DT_N_S_soc_S_trng_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_trng, compatible, 0)
#define DT_N_S_soc_S_trng_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_trng, compatible, 0)
#define DT_N_S_soc_S_trng_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_trng, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_trng, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_P_compatible_LEN 1
#define DT_N_S_soc_S_trng_P_compatible_EXISTS 1
#define DT_N_S_soc_S_trng_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_trng_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40100000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40100000
 *
 * Binding (compatible = renesas,ra-flash-hp-controller):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/renesas,ra-flash-hp-controller.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40100000_PATH "/soc/flash-controller@40100000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40100000_FULL_NAME "flash-controller@40100000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_flash_controller_40100000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40100000_CHILD_IDX 25

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40100000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_NODELABEL(fn) fn(flash)
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40100000_CHILD_NUM 2
#define DT_N_S_soc_S_flash_controller_40100000_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000)
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000)
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000)
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000)
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40100000_ORD 75
#define DT_N_S_soc_S_flash_controller_40100000_ORD_STR_SORTABLE 00075

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40100000_REQUIRES_ORDS \
	3, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40100000_SUPPORTS_ORDS \
	76, /* /soc/flash-controller@40100000/flash@27000000 */ \
	77, /* /soc/flash-controller@40100000/flash@2000000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40100000_EXISTS 1
#define DT_N_INST_0_renesas_ra_flash_hp_controller DT_N_S_soc_S_flash_controller_40100000
#define DT_N_NODELABEL_flash                       DT_N_S_soc_S_flash_controller_40100000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40100000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_REG_IDX_0_VAL_ADDRESS 1074790400 /* 0x40100000 */
#define DT_N_S_soc_S_flash_controller_40100000_REG_IDX_0_VAL_SIZE 131072 /* 0x20000 */
#define DT_N_S_soc_S_flash_controller_40100000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NUM 2
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_0_VAL_irq 38
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_1_VAL_irq 39
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_LEVEL 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NAME_frdyi_VAL_irq DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NAME_frdyi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NAME_frdyi_VAL_priority DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NAME_frdyi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NAME_frdyi_CONTROLLER DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NAME_fiferr_VAL_irq DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NAME_fiferr_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NAME_fiferr_VAL_priority DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NAME_fiferr_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NAME_fiferr_CONTROLLER DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_flash_controller_40100000_COMPAT_MATCHES_renesas_ra_flash_hp_controller 1
#define DT_N_S_soc_S_flash_controller_40100000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_flash_controller_40100000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_COMPAT_MODEL_IDX_0 "ra-flash-hp-controller"
#define DT_N_S_soc_S_flash_controller_40100000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40100000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40100000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_40100000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_40100000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible {"renesas,ra-flash-hp-controller"}
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_IDX_0 "renesas,ra-flash-hp-controller"
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-flash-hp-controller
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_flash_hp_controller
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_FLASH_HP_CONTROLLER
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40100000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_reg {1074790400 /* 0x40100000 */, 131072 /* 0x20000 */}
#define DT_N_S_soc_S_flash_controller_40100000_P_reg_IDX_0 1074790400
#define DT_N_S_soc_S_flash_controller_40100000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_reg_IDX_1 131072
#define DT_N_S_soc_S_flash_controller_40100000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupts {38 /* 0x26 */, 1 /* 0x1 */, 39 /* 0x27 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupts_IDX_0 38
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupts_IDX_2 39
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names {"frdyi", "fiferr"}
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_IDX_0 "frdyi"
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_IDX_0_STRING_UNQUOTED frdyi
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_IDX_0_STRING_TOKEN frdyi
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN FRDYI
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_IDX_1 "fiferr"
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_IDX_1_STRING_UNQUOTED fiferr
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_IDX_1_STRING_TOKEN fiferr
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN FIFERR
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40100000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_flash_controller_40100000, interrupt_names, 1)
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_flash_controller_40100000, interrupt_names, 1)
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40100000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_flash_controller_40100000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_40100000_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40100000/flash@27000000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_PATH "/soc/flash-controller@40100000/flash@27000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FULL_NAME "flash@27000000"

/* Node parent (/soc/flash-controller@40100000) identifier: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_PARENT DT_N_S_soc_S_flash_controller_40100000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_NODELABEL(fn) fn(flash1)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_ORD 76
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_ORD_STR_SORTABLE 00076

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_REQUIRES_ORDS \
	75, /* /soc/flash-controller@40100000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_EXISTS 1
#define DT_N_INST_0_renesas_ra_nv_flash DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000
#define DT_N_NODELABEL_flash1           DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_REG_IDX_0_VAL_ADDRESS 654311424 /* 0x27000000 */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_REG_IDX_0_VAL_SIZE 12288 /* 0x3000 */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_COMPAT_MATCHES_renesas_ra_nv_flash 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_COMPAT_MODEL_IDX_0 "ra-nv-flash"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible {"renesas,ra-nv-flash"}
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_IDX_0 "renesas,ra-nv-flash"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-nv-flash
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_nv_flash
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_NV_FLASH
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_reg {654311424 /* 0x27000000 */, 12288 /* 0x3000 */}
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_reg_IDX_0 654311424
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_reg_IDX_1 12288
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40100000/flash@2000000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/soc-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_PATH "/soc/flash-controller@40100000/flash@2000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FULL_NAME "flash@2000000"

/* Node parent (/soc/flash-controller@40100000) identifier: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_PARENT DT_N_S_soc_S_flash_controller_40100000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_NODELABEL(fn) fn(flash0)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_ORD 77
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_ORD_STR_SORTABLE 00077

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_REQUIRES_ORDS \
	75, /* /soc/flash-controller@40100000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_SUPPORTS_ORDS \
	78, /* /soc/flash-controller@40100000/flash@2000000/partitions */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_EXISTS 1
#define DT_N_INST_0_soc_nv_flash DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000
#define DT_N_NODELABEL_flash0    DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_REG_IDX_0_VAL_ADDRESS 33554432 /* 0x2000000 */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_REG_IDX_0_VAL_SIZE 2064384 /* 0x1f8000 */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible {"soc-nv-flash"}
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_IDX_0 "soc-nv-flash"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_IDX_0_STRING_UNQUOTED soc-nv-flash
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_IDX_0_STRING_TOKEN soc_nv_flash
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_IDX_0_STRING_UPPER_TOKEN SOC_NV_FLASH
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_reg {33554432 /* 0x2000000 */, 2064384 /* 0x1f8000 */}
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_reg_IDX_0 33554432
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_reg_IDX_1 2064384
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_erase_block_size 8192
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_write_block_size 128
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_write_block_size_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40100000/flash@2000000/partitions
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_PATH "/soc/flash-controller@40100000/flash@2000000/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FULL_NAME "partitions"

/* Node parent (/soc/flash-controller@40100000/flash@2000000) identifier: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_PARENT DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_NODELABEL_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_CHILD_NUM 3
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_ORD 78
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_ORD_STR_SORTABLE 00078

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_REQUIRES_ORDS \
	77, /* /soc/flash-controller@40100000/flash@2000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_SUPPORTS_ORDS \
	79, /* /soc/flash-controller@40100000/flash@2000000/partitions/partition@0 */ \
	80, /* /soc/flash-controller@40100000/flash@2000000/partitions/partition@32000 */ \
	81, /* /soc/flash-controller@40100000/flash@2000000/partitions/partition@100000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_EXISTS 1
#define DT_N_INST_0_fixed_partitions DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/flash-controller@40100000/flash@2000000/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_PATH "/soc/flash-controller@40100000/flash@2000000/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_FULL_NAME "partition@0"

/* Node parent (/soc/flash-controller@40100000/flash@2000000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_FOREACH_NODELABEL(fn) fn(boot_partition)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(boot_partition, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_ORD 79
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_ORD_STR_SORTABLE 00079

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_REQUIRES_ORDS \
	78, /* /soc/flash-controller@40100000/flash@2000000/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_boot_partition DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 1048576 /* 0x100000 */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_P_label "application"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_P_label_STRING_UNQUOTED application
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_P_label_STRING_TOKEN application
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN APPLICATION
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_P_label_IDX_0 "application"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_P_read_only 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_P_reg {0 /* 0x0 */, 1048576 /* 0x100000 */}
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_P_reg_IDX_1 1048576
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40100000/flash@2000000/partitions/partition@32000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_PATH "/soc/flash-controller@40100000/flash@2000000/partitions/partition@32000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FULL_NAME "partition@32000"

/* Node parent (/soc/flash-controller@40100000/flash@2000000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_PARENT DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_NODELABEL(fn) fn(user_sketch)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_NODELABEL_VARGS(fn, ...) fn(user_sketch, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_ORD 80
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_ORD_STR_SORTABLE 00080

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_REQUIRES_ORDS \
	78, /* /soc/flash-controller@40100000/flash@2000000/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_EXISTS 1
#define DT_N_NODELABEL_user_sketch DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_REG_IDX_0_VAL_ADDRESS 204800 /* 0x32000 */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_REG_IDX_0_VAL_SIZE 57344 /* 0xe000 */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_PARTITION_ID 1

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_P_reg {204800 /* 0x32000 */, 57344 /* 0xe000 */}
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_P_reg_IDX_0 204800
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_P_reg_IDX_1 57344
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40100000/flash@2000000/partitions/partition@100000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_PATH "/soc/flash-controller@40100000/flash@2000000/partitions/partition@100000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_FULL_NAME "partition@100000"

/* Node parent (/soc/flash-controller@40100000/flash@2000000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_PARENT DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_FOREACH_NODELABEL(fn) fn(storage_partition)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_FOREACH_NODELABEL_VARGS(fn, ...) fn(storage_partition, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_ORD 81
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_ORD_STR_SORTABLE 00081

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_REQUIRES_ORDS \
	78, /* /soc/flash-controller@40100000/flash@2000000/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_EXISTS 1
#define DT_N_NODELABEL_storage_partition DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_REG_IDX_0_VAL_ADDRESS 1048576 /* 0x100000 */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_REG_IDX_0_VAL_SIZE 1015808 /* 0xf8000 */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_PARTITION_ID 2

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_P_label "storage"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_P_label_STRING_UNQUOTED storage
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_P_label_STRING_TOKEN storage
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_P_label_STRING_UPPER_TOKEN STORAGE
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_P_label_IDX_0 "storage"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000, label, 0)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000, label, 0)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_P_reg {1048576 /* 0x100000 */, 1015808 /* 0xf8000 */}
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_P_reg_IDX_0 1048576
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_P_reg_IDX_1 1015808
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/iic1_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_PATH "/soc/pin-controller@40400800/iic1_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FULL_NAME "group1"

/* Node parent (/soc/pin-controller@40400800/iic1_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_PARENT DT_N_S_soc_S_pin_controller_40400800_S_iic1_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_ORD 82
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_ORD_STR_SORTABLE 00082

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_REQUIRES_ORDS \
	9, /* /soc/pin-controller@40400800/iic1_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels {10181 /* 0x27c5 */, 10165 /* 0x27b5 */}
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels_IDX_0 10181
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels_IDX_1 10165
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, psels, 1)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, psels, 1)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels_LEN 2
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength "medium"
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_STRING_UNQUOTED medium
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_STRING_TOKEN medium
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN MEDIUM
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_IDX_0 "medium"
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_ENUM_VAL_medium_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_ENUM_TOKEN medium
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_ENUM_UPPER_TOKEN MEDIUM
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/sci9_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_PATH "/soc/pin-controller@40400800/sci9_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FULL_NAME "group1"

/* Node parent (/soc/pin-controller@40400800/sci9_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_PARENT DT_N_S_soc_S_pin_controller_40400800_S_sci9_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_ORD 83
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_ORD_STR_SORTABLE 00083

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_REQUIRES_ORDS \
	16, /* /soc/pin-controller@40400800/sci9_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_psels {9706 /* 0x25ea */}
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_psels_IDX_0 9706
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_psels_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength "medium"
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_STRING_UNQUOTED medium
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_STRING_TOKEN medium
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN MEDIUM
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_IDX_0 "medium"
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_ENUM_VAL_medium_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_ENUM_TOKEN medium
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_ENUM_UPPER_TOKEN MEDIUM
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/sci9_default/group2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_PATH "/soc/pin-controller@40400800/sci9_default/group2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FULL_NAME "group2"

/* Node parent (/soc/pin-controller@40400800/sci9_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_PARENT DT_N_S_soc_S_pin_controller_40400800_S_sci9_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_ORD 84
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_ORD_STR_SORTABLE 00084

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_REQUIRES_ORDS \
	16, /* /soc/pin-controller@40400800/sci9_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_psels {9722 /* 0x25fa */}
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_psels_IDX_0 9722
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, psels, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, psels, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_psels_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_ENUM_TOKEN low
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_ENUM_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/spi0_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_PATH "/soc/pin-controller@40400800/spi0_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_FULL_NAME "group1"

/* Node parent (/soc/pin-controller@40400800/spi0_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_PARENT DT_N_S_soc_S_pin_controller_40400800_S_spi0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_ORD 85
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_ORD_STR_SORTABLE 00085

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_REQUIRES_ORDS \
	11, /* /soc/pin-controller@40400800/spi0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_psels {9735 /* 0x2607 */, 9751 /* 0x2617 */, 9767 /* 0x2627 */, 9783 /* 0x2637 */}
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_psels_IDX_0 9735
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_psels_IDX_1 9751
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_psels_IDX_2 9767
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_psels_IDX_3 9783
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_psels_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, psels, 1) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, psels, 2) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, psels, 3)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, psels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, psels, 3)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, psels, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, psels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_psels_LEN 4
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_drive_strength_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_drive_strength_ENUM_TOKEN low
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_drive_strength_ENUM_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1_P_drive_strength_EXISTS 1

/*
 * Devicetree node: /soc/sci0@40358000
 *
 * Node identifier: DT_N_S_soc_S_sci0_40358000
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci0_40358000_PATH "/soc/sci0@40358000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci0_40358000_FULL_NAME "sci0@40358000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci0_40358000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci0_40358000_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci0_40358000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci0_40358000_FOREACH_NODELABEL(fn) fn(sci0)
#define DT_N_S_soc_S_sci0_40358000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci0_40358000_CHILD_NUM 1
#define DT_N_S_soc_S_sci0_40358000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci0_40358000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci0_40358000_S_uart)
#define DT_N_S_soc_S_sci0_40358000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40358000_S_uart)
#define DT_N_S_soc_S_sci0_40358000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40358000_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40358000_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci0_40358000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci0_40358000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci0_40358000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci0_40358000_ORD 86
#define DT_N_S_soc_S_sci0_40358000_ORD_STR_SORTABLE 00086

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci0_40358000_REQUIRES_ORDS \
	3, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	15, /* /clocks/pclkblock/sciclk */ \
	16, /* /soc/pin-controller@40400800/sci9_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci0_40358000_SUPPORTS_ORDS \
	87, /* /soc/sci0@40358000/uart */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci0_40358000_EXISTS 1
#define DT_N_INST_1_renesas_ra_sci DT_N_S_soc_S_sci0_40358000
#define DT_N_NODELABEL_sci0        DT_N_S_soc_S_sci0_40358000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci0_40358000_REG_NUM 1
#define DT_N_S_soc_S_sci0_40358000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_REG_IDX_0_VAL_ADDRESS 1077248000 /* 0x40358000 */
#define DT_N_S_soc_S_sci0_40358000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_sci0_40358000_RANGES_NUM 0
#define DT_N_S_soc_S_sci0_40358000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci0_40358000_IRQ_NUM 4
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_0_VAL_irq 4
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_1_VAL_irq 5
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_2_VAL_irq 6
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_3_VAL_irq 7
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci0_40358000_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci0_40358000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci0_40358000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci0_40358000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci0_40358000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci0_40358000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci0_40358000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci0_40358000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci0_40358000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci0_40358000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci0_40358000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci0_40358000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci0_40358000_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci0_40358000_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci0_40358000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci0_40358000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci0_40358000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci0_40358000_PINCTRL_NUM 1
#define DT_N_S_soc_S_sci0_40358000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_sci0_40358000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sci0_40358000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_sci0_40358000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_sci9_default

/* Generic property macros: */
#define DT_N_S_soc_S_sci0_40358000_P_wakeup_source 0
#define DT_N_S_soc_S_sci0_40358000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci0_40358000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_status "disabled"
#define DT_N_S_soc_S_sci0_40358000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci0_40358000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci0_40358000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci0_40358000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci0_40358000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci0_40358000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci0_40358000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci0_40358000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40358000, status, 0)
#define DT_N_S_soc_S_sci0_40358000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40358000, status, 0)
#define DT_N_S_soc_S_sci0_40358000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40358000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40358000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_P_status_LEN 1
#define DT_N_S_soc_S_sci0_40358000_P_status_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci0_40358000_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci0_40358000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci0_40358000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci0_40358000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci0_40358000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40358000, compatible, 0)
#define DT_N_S_soc_S_sci0_40358000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40358000, compatible, 0)
#define DT_N_S_soc_S_sci0_40358000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40358000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40358000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_P_compatible_LEN 1
#define DT_N_S_soc_S_sci0_40358000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_reg {1077248000 /* 0x40358000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_sci0_40358000_P_reg_IDX_0 1077248000
#define DT_N_S_soc_S_sci0_40358000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci0_40358000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts {4 /* 0x4 */, 1 /* 0x1 */, 5 /* 0x5 */, 1 /* 0x1 */, 6 /* 0x6 */, 1 /* 0x1 */, 7 /* 0x7 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_0 4
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_2 5
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_4 6
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_6 7
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 3)
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 3)
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_S_sciclk
#define DT_N_S_soc_S_sci0_40358000_P_clocks_IDX_0_VAL_mstp 1075851268
#define DT_N_S_soc_S_sci0_40358000_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_clocks_IDX_0_VAL_stop_bit 31
#define DT_N_S_soc_S_sci0_40358000_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40358000, clocks, 0)
#define DT_N_S_soc_S_sci0_40358000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40358000, clocks, 0)
#define DT_N_S_soc_S_sci0_40358000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40358000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40358000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_P_clocks_LEN 1
#define DT_N_S_soc_S_sci0_40358000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci0_40358000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40400800_S_sci9_default
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_sci9_default
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40358000, pinctrl_0, 0)
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40358000, pinctrl_0, 0)
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40358000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40358000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40358000, pinctrl_names, 0)
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40358000, pinctrl_names, 0)
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40358000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40358000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_sci0_40358000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/sci0@40358000/uart
 *
 * Node identifier: DT_N_S_soc_S_sci0_40358000_S_uart
 *
 * Binding (compatible = renesas,ra8-uart-sci-b):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra8-uart-sci-b.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_PATH "/soc/sci0@40358000/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_FULL_NAME "uart"

/* Node parent (/soc/sci0@40358000) identifier: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_PARENT DT_N_S_soc_S_sci0_40358000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci0_40358000_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_ORD 87
#define DT_N_S_soc_S_sci0_40358000_S_uart_ORD_STR_SORTABLE 00087

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_REQUIRES_ORDS \
	86, /* /soc/sci0@40358000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_EXISTS 1
#define DT_N_INST_1_renesas_ra8_uart_sci_b DT_N_S_soc_S_sci0_40358000_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci0_40358000_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_COMPAT_MATCHES_renesas_ra8_uart_sci_b 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci0_40358000_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_COMPAT_MODEL_IDX_0 "ra8-uart-sci-b"
#define DT_N_S_soc_S_sci0_40358000_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40358000_S_uart, status, 0)
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40358000_S_uart, status, 0)
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40358000_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40358000_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible {"renesas,ra8-uart-sci-b"}
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_IDX_0 "renesas,ra8-uart-sci-b"
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-uart-sci-b
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_uart_sci_b
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_UART_SCI_B
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40358000_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40358000_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40358000_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40358000_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_channel 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_tx_dtc 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_tx_dtc_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_rx_dtc 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_rx_dtc_EXISTS 1

/*
 * Devicetree node: /soc/sci1@40358100
 *
 * Node identifier: DT_N_S_soc_S_sci1_40358100
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci1_40358100_PATH "/soc/sci1@40358100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci1_40358100_FULL_NAME "sci1@40358100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci1_40358100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci1_40358100_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci1_40358100_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci1_40358100_FOREACH_NODELABEL(fn) fn(sci1)
#define DT_N_S_soc_S_sci1_40358100_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci1_40358100_CHILD_NUM 1
#define DT_N_S_soc_S_sci1_40358100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci1_40358100_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci1_40358100_S_uart)
#define DT_N_S_soc_S_sci1_40358100_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40358100_S_uart)
#define DT_N_S_soc_S_sci1_40358100_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40358100_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40358100_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci1_40358100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci1_40358100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40358100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci1_40358100_ORD 88
#define DT_N_S_soc_S_sci1_40358100_ORD_STR_SORTABLE 00088

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci1_40358100_REQUIRES_ORDS \
	3, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	15, /* /clocks/pclkblock/sciclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci1_40358100_SUPPORTS_ORDS \
	89, /* /soc/sci1@40358100/uart */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci1_40358100_EXISTS 1
#define DT_N_INST_2_renesas_ra_sci DT_N_S_soc_S_sci1_40358100
#define DT_N_NODELABEL_sci1        DT_N_S_soc_S_sci1_40358100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci1_40358100_REG_NUM 1
#define DT_N_S_soc_S_sci1_40358100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_REG_IDX_0_VAL_ADDRESS 1077248256 /* 0x40358100 */
#define DT_N_S_soc_S_sci1_40358100_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_sci1_40358100_RANGES_NUM 0
#define DT_N_S_soc_S_sci1_40358100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci1_40358100_IRQ_NUM 4
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_0_VAL_irq 8
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_1_VAL_irq 9
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_2_VAL_irq 10
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_3_VAL_irq 11
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci1_40358100_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci1_40358100_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci1_40358100_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci1_40358100_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci1_40358100_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci1_40358100_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci1_40358100_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci1_40358100_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci1_40358100_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci1_40358100_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci1_40358100_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci1_40358100_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci1_40358100_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci1_40358100_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci1_40358100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci1_40358100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci1_40358100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci1_40358100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci1_40358100_P_wakeup_source 0
#define DT_N_S_soc_S_sci1_40358100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci1_40358100_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_status "disabled"
#define DT_N_S_soc_S_sci1_40358100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci1_40358100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci1_40358100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci1_40358100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci1_40358100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci1_40358100_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci1_40358100_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci1_40358100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40358100, status, 0)
#define DT_N_S_soc_S_sci1_40358100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40358100, status, 0)
#define DT_N_S_soc_S_sci1_40358100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40358100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40358100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_P_status_LEN 1
#define DT_N_S_soc_S_sci1_40358100_P_status_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci1_40358100_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci1_40358100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci1_40358100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci1_40358100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci1_40358100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40358100, compatible, 0)
#define DT_N_S_soc_S_sci1_40358100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40358100, compatible, 0)
#define DT_N_S_soc_S_sci1_40358100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40358100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40358100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_P_compatible_LEN 1
#define DT_N_S_soc_S_sci1_40358100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_reg {1077248256 /* 0x40358100 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_sci1_40358100_P_reg_IDX_0 1077248256
#define DT_N_S_soc_S_sci1_40358100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci1_40358100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts {8 /* 0x8 */, 1 /* 0x1 */, 9 /* 0x9 */, 1 /* 0x1 */, 10 /* 0xa */, 1 /* 0x1 */, 11 /* 0xb */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_0 8
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_2 9
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_4 10
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_6 11
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 3)
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 3)
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_S_sciclk
#define DT_N_S_soc_S_sci1_40358100_P_clocks_IDX_0_VAL_mstp 1075851268
#define DT_N_S_soc_S_sci1_40358100_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_clocks_IDX_0_VAL_stop_bit 30
#define DT_N_S_soc_S_sci1_40358100_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40358100, clocks, 0)
#define DT_N_S_soc_S_sci1_40358100_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40358100, clocks, 0)
#define DT_N_S_soc_S_sci1_40358100_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40358100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40358100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_P_clocks_LEN 1
#define DT_N_S_soc_S_sci1_40358100_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci1_40358100_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/sci1@40358100/uart
 *
 * Node identifier: DT_N_S_soc_S_sci1_40358100_S_uart
 *
 * Binding (compatible = renesas,ra8-uart-sci-b):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra8-uart-sci-b.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_PATH "/soc/sci1@40358100/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_FULL_NAME "uart"

/* Node parent (/soc/sci1@40358100) identifier: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_PARENT DT_N_S_soc_S_sci1_40358100

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci1_40358100_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_ORD 89
#define DT_N_S_soc_S_sci1_40358100_S_uart_ORD_STR_SORTABLE 00089

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_REQUIRES_ORDS \
	88, /* /soc/sci1@40358100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_EXISTS 1
#define DT_N_INST_2_renesas_ra8_uart_sci_b DT_N_S_soc_S_sci1_40358100_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci1_40358100_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_COMPAT_MATCHES_renesas_ra8_uart_sci_b 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci1_40358100_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_COMPAT_MODEL_IDX_0 "ra8-uart-sci-b"
#define DT_N_S_soc_S_sci1_40358100_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40358100_S_uart, status, 0)
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40358100_S_uart, status, 0)
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40358100_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40358100_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible {"renesas,ra8-uart-sci-b"}
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_IDX_0 "renesas,ra8-uart-sci-b"
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-uart-sci-b
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_uart_sci_b
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_UART_SCI_B
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40358100_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40358100_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40358100_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40358100_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_channel 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_tx_dtc 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_tx_dtc_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_rx_dtc 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_rx_dtc_EXISTS 1

/*
 * Devicetree node: /soc/sci2@40358200
 *
 * Node identifier: DT_N_S_soc_S_sci2_40358200
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci2_40358200_PATH "/soc/sci2@40358200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci2_40358200_FULL_NAME "sci2@40358200"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci2_40358200_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci2_40358200_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci2_40358200_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci2_40358200_FOREACH_NODELABEL(fn) fn(sci2)
#define DT_N_S_soc_S_sci2_40358200_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci2_40358200_CHILD_NUM 1
#define DT_N_S_soc_S_sci2_40358200_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci2_40358200_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci2_40358200_S_uart)
#define DT_N_S_soc_S_sci2_40358200_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40358200_S_uart)
#define DT_N_S_soc_S_sci2_40358200_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40358200_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40358200_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci2_40358200_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci2_40358200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci2_40358200_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci2_40358200_ORD 90
#define DT_N_S_soc_S_sci2_40358200_ORD_STR_SORTABLE 00090

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci2_40358200_REQUIRES_ORDS \
	3, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	15, /* /clocks/pclkblock/sciclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci2_40358200_SUPPORTS_ORDS \
	91, /* /soc/sci2@40358200/uart */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci2_40358200_EXISTS 1
#define DT_N_INST_3_renesas_ra_sci DT_N_S_soc_S_sci2_40358200
#define DT_N_NODELABEL_sci2        DT_N_S_soc_S_sci2_40358200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci2_40358200_REG_NUM 1
#define DT_N_S_soc_S_sci2_40358200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_REG_IDX_0_VAL_ADDRESS 1077248512 /* 0x40358200 */
#define DT_N_S_soc_S_sci2_40358200_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_sci2_40358200_RANGES_NUM 0
#define DT_N_S_soc_S_sci2_40358200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci2_40358200_IRQ_NUM 4
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_0_VAL_irq 12
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_1_VAL_irq 13
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_2_VAL_irq 14
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_3_VAL_irq 15
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci2_40358200_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci2_40358200_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci2_40358200_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci2_40358200_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci2_40358200_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci2_40358200_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci2_40358200_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci2_40358200_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci2_40358200_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci2_40358200_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci2_40358200_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci2_40358200_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci2_40358200_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci2_40358200_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci2_40358200_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci2_40358200_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci2_40358200_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci2_40358200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci2_40358200_P_wakeup_source 0
#define DT_N_S_soc_S_sci2_40358200_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci2_40358200_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_status "disabled"
#define DT_N_S_soc_S_sci2_40358200_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci2_40358200_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci2_40358200_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci2_40358200_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci2_40358200_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci2_40358200_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci2_40358200_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci2_40358200_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40358200, status, 0)
#define DT_N_S_soc_S_sci2_40358200_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40358200, status, 0)
#define DT_N_S_soc_S_sci2_40358200_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40358200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40358200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_P_status_LEN 1
#define DT_N_S_soc_S_sci2_40358200_P_status_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci2_40358200_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci2_40358200_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci2_40358200_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci2_40358200_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci2_40358200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40358200, compatible, 0)
#define DT_N_S_soc_S_sci2_40358200_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40358200, compatible, 0)
#define DT_N_S_soc_S_sci2_40358200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40358200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40358200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_P_compatible_LEN 1
#define DT_N_S_soc_S_sci2_40358200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_reg {1077248512 /* 0x40358200 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_sci2_40358200_P_reg_IDX_0 1077248512
#define DT_N_S_soc_S_sci2_40358200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci2_40358200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts {12 /* 0xc */, 1 /* 0x1 */, 13 /* 0xd */, 1 /* 0x1 */, 14 /* 0xe */, 1 /* 0x1 */, 15 /* 0xf */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_0 12
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_2 13
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_4 14
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_6 15
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 3)
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 3)
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_S_sciclk
#define DT_N_S_soc_S_sci2_40358200_P_clocks_IDX_0_VAL_mstp 1075851268
#define DT_N_S_soc_S_sci2_40358200_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_clocks_IDX_0_VAL_stop_bit 29
#define DT_N_S_soc_S_sci2_40358200_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40358200, clocks, 0)
#define DT_N_S_soc_S_sci2_40358200_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40358200, clocks, 0)
#define DT_N_S_soc_S_sci2_40358200_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40358200, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40358200, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_P_clocks_LEN 1
#define DT_N_S_soc_S_sci2_40358200_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci2_40358200_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/sci2@40358200/uart
 *
 * Node identifier: DT_N_S_soc_S_sci2_40358200_S_uart
 *
 * Binding (compatible = renesas,ra8-uart-sci-b):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra8-uart-sci-b.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_PATH "/soc/sci2@40358200/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_FULL_NAME "uart"

/* Node parent (/soc/sci2@40358200) identifier: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_PARENT DT_N_S_soc_S_sci2_40358200

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci2_40358200_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_ORD 91
#define DT_N_S_soc_S_sci2_40358200_S_uart_ORD_STR_SORTABLE 00091

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_REQUIRES_ORDS \
	90, /* /soc/sci2@40358200 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_EXISTS 1
#define DT_N_INST_3_renesas_ra8_uart_sci_b DT_N_S_soc_S_sci2_40358200_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci2_40358200_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_COMPAT_MATCHES_renesas_ra8_uart_sci_b 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci2_40358200_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_COMPAT_MODEL_IDX_0 "ra8-uart-sci-b"
#define DT_N_S_soc_S_sci2_40358200_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40358200_S_uart, status, 0)
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40358200_S_uart, status, 0)
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40358200_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40358200_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible {"renesas,ra8-uart-sci-b"}
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_IDX_0 "renesas,ra8-uart-sci-b"
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-uart-sci-b
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_uart_sci_b
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_UART_SCI_B
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40358200_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40358200_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40358200_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40358200_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_channel 2
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_tx_dtc 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_tx_dtc_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_rx_dtc 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_rx_dtc_EXISTS 1

/*
 * Devicetree node: /soc/sci3@40358300
 *
 * Node identifier: DT_N_S_soc_S_sci3_40358300
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci3_40358300_PATH "/soc/sci3@40358300"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci3_40358300_FULL_NAME "sci3@40358300"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci3_40358300_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci3_40358300_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci3_40358300_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci3_40358300_FOREACH_NODELABEL(fn) fn(sci3)
#define DT_N_S_soc_S_sci3_40358300_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci3, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci3_40358300_CHILD_NUM 1
#define DT_N_S_soc_S_sci3_40358300_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci3_40358300_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci3_40358300_S_uart)
#define DT_N_S_soc_S_sci3_40358300_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40358300_S_uart)
#define DT_N_S_soc_S_sci3_40358300_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40358300_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40358300_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci3_40358300_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci3_40358300_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci3_40358300_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci3_40358300_ORD 92
#define DT_N_S_soc_S_sci3_40358300_ORD_STR_SORTABLE 00092

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci3_40358300_REQUIRES_ORDS \
	3, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	15, /* /clocks/pclkblock/sciclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci3_40358300_SUPPORTS_ORDS \
	93, /* /soc/sci3@40358300/uart */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci3_40358300_EXISTS 1
#define DT_N_INST_4_renesas_ra_sci DT_N_S_soc_S_sci3_40358300
#define DT_N_NODELABEL_sci3        DT_N_S_soc_S_sci3_40358300

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci3_40358300_REG_NUM 1
#define DT_N_S_soc_S_sci3_40358300_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_REG_IDX_0_VAL_ADDRESS 1077248768 /* 0x40358300 */
#define DT_N_S_soc_S_sci3_40358300_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_sci3_40358300_RANGES_NUM 0
#define DT_N_S_soc_S_sci3_40358300_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci3_40358300_IRQ_NUM 4
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_0_VAL_irq 16
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_1_VAL_irq 17
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_2_VAL_irq 18
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_3_VAL_irq 19
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci3_40358300_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci3_40358300_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci3_40358300_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci3_40358300_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci3_40358300_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci3_40358300_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci3_40358300_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci3_40358300_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci3_40358300_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci3_40358300_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci3_40358300_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci3_40358300_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci3_40358300_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci3_40358300_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci3_40358300_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci3_40358300_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci3_40358300_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci3_40358300_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci3_40358300_P_wakeup_source 0
#define DT_N_S_soc_S_sci3_40358300_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci3_40358300_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_status "disabled"
#define DT_N_S_soc_S_sci3_40358300_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci3_40358300_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci3_40358300_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci3_40358300_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci3_40358300_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci3_40358300_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci3_40358300_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci3_40358300_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40358300, status, 0)
#define DT_N_S_soc_S_sci3_40358300_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40358300, status, 0)
#define DT_N_S_soc_S_sci3_40358300_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40358300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40358300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_P_status_LEN 1
#define DT_N_S_soc_S_sci3_40358300_P_status_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci3_40358300_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci3_40358300_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci3_40358300_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci3_40358300_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci3_40358300_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40358300, compatible, 0)
#define DT_N_S_soc_S_sci3_40358300_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40358300, compatible, 0)
#define DT_N_S_soc_S_sci3_40358300_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40358300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40358300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_P_compatible_LEN 1
#define DT_N_S_soc_S_sci3_40358300_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_reg {1077248768 /* 0x40358300 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_sci3_40358300_P_reg_IDX_0 1077248768
#define DT_N_S_soc_S_sci3_40358300_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci3_40358300_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts {16 /* 0x10 */, 1 /* 0x1 */, 17 /* 0x11 */, 1 /* 0x1 */, 18 /* 0x12 */, 1 /* 0x1 */, 19 /* 0x13 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_0 16
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_2 17
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_4 18
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_6 19
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 3)
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 3)
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_S_sciclk
#define DT_N_S_soc_S_sci3_40358300_P_clocks_IDX_0_VAL_mstp 1075851268
#define DT_N_S_soc_S_sci3_40358300_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_clocks_IDX_0_VAL_stop_bit 28
#define DT_N_S_soc_S_sci3_40358300_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40358300, clocks, 0)
#define DT_N_S_soc_S_sci3_40358300_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40358300, clocks, 0)
#define DT_N_S_soc_S_sci3_40358300_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40358300, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40358300, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_P_clocks_LEN 1
#define DT_N_S_soc_S_sci3_40358300_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci3_40358300_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/sci3@40358300/uart
 *
 * Node identifier: DT_N_S_soc_S_sci3_40358300_S_uart
 *
 * Binding (compatible = renesas,ra8-uart-sci-b):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra8-uart-sci-b.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_PATH "/soc/sci3@40358300/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_FULL_NAME "uart"

/* Node parent (/soc/sci3@40358300) identifier: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_PARENT DT_N_S_soc_S_sci3_40358300

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci3_40358300_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_ORD 93
#define DT_N_S_soc_S_sci3_40358300_S_uart_ORD_STR_SORTABLE 00093

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_REQUIRES_ORDS \
	92, /* /soc/sci3@40358300 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_EXISTS 1
#define DT_N_INST_4_renesas_ra8_uart_sci_b DT_N_S_soc_S_sci3_40358300_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci3_40358300_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_COMPAT_MATCHES_renesas_ra8_uart_sci_b 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci3_40358300_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_COMPAT_MODEL_IDX_0 "ra8-uart-sci-b"
#define DT_N_S_soc_S_sci3_40358300_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40358300_S_uart, status, 0)
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40358300_S_uart, status, 0)
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40358300_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40358300_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible {"renesas,ra8-uart-sci-b"}
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_IDX_0 "renesas,ra8-uart-sci-b"
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-uart-sci-b
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_uart_sci_b
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_UART_SCI_B
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40358300_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40358300_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40358300_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40358300_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_channel 3
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_tx_dtc 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_tx_dtc_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_rx_dtc 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_rx_dtc_EXISTS 1

/*
 * Devicetree node: /soc/sci4@40358400
 *
 * Node identifier: DT_N_S_soc_S_sci4_40358400
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci4_40358400_PATH "/soc/sci4@40358400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci4_40358400_FULL_NAME "sci4@40358400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci4_40358400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci4_40358400_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci4_40358400_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci4_40358400_FOREACH_NODELABEL(fn) fn(sci4)
#define DT_N_S_soc_S_sci4_40358400_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci4, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci4_40358400_CHILD_NUM 1
#define DT_N_S_soc_S_sci4_40358400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci4_40358400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci4_40358400_S_uart)
#define DT_N_S_soc_S_sci4_40358400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40358400_S_uart)
#define DT_N_S_soc_S_sci4_40358400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40358400_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40358400_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci4_40358400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci4_40358400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci4_40358400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci4_40358400_ORD 94
#define DT_N_S_soc_S_sci4_40358400_ORD_STR_SORTABLE 00094

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci4_40358400_REQUIRES_ORDS \
	3, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	15, /* /clocks/pclkblock/sciclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci4_40358400_SUPPORTS_ORDS \
	95, /* /soc/sci4@40358400/uart */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci4_40358400_EXISTS 1
#define DT_N_INST_5_renesas_ra_sci DT_N_S_soc_S_sci4_40358400
#define DT_N_NODELABEL_sci4        DT_N_S_soc_S_sci4_40358400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci4_40358400_REG_NUM 1
#define DT_N_S_soc_S_sci4_40358400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_REG_IDX_0_VAL_ADDRESS 1077249024 /* 0x40358400 */
#define DT_N_S_soc_S_sci4_40358400_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_sci4_40358400_RANGES_NUM 0
#define DT_N_S_soc_S_sci4_40358400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci4_40358400_IRQ_NUM 4
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_0_VAL_irq 20
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_1_VAL_irq 21
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_2_VAL_irq 22
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_3_VAL_irq 23
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci4_40358400_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci4_40358400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci4_40358400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci4_40358400_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci4_40358400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci4_40358400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci4_40358400_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci4_40358400_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci4_40358400_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci4_40358400_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci4_40358400_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci4_40358400_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci4_40358400_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci4_40358400_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci4_40358400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci4_40358400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci4_40358400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci4_40358400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci4_40358400_P_wakeup_source 0
#define DT_N_S_soc_S_sci4_40358400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci4_40358400_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_status "disabled"
#define DT_N_S_soc_S_sci4_40358400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci4_40358400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci4_40358400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci4_40358400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci4_40358400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci4_40358400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci4_40358400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci4_40358400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40358400, status, 0)
#define DT_N_S_soc_S_sci4_40358400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40358400, status, 0)
#define DT_N_S_soc_S_sci4_40358400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40358400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40358400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_P_status_LEN 1
#define DT_N_S_soc_S_sci4_40358400_P_status_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci4_40358400_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci4_40358400_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci4_40358400_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci4_40358400_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci4_40358400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40358400, compatible, 0)
#define DT_N_S_soc_S_sci4_40358400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40358400, compatible, 0)
#define DT_N_S_soc_S_sci4_40358400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40358400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40358400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_P_compatible_LEN 1
#define DT_N_S_soc_S_sci4_40358400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_reg {1077249024 /* 0x40358400 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_sci4_40358400_P_reg_IDX_0 1077249024
#define DT_N_S_soc_S_sci4_40358400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci4_40358400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts {20 /* 0x14 */, 1 /* 0x1 */, 21 /* 0x15 */, 1 /* 0x1 */, 22 /* 0x16 */, 1 /* 0x1 */, 23 /* 0x17 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_0 20
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_2 21
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_4 22
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_6 23
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 3)
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 3)
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_S_sciclk
#define DT_N_S_soc_S_sci4_40358400_P_clocks_IDX_0_VAL_mstp 1075851268
#define DT_N_S_soc_S_sci4_40358400_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_clocks_IDX_0_VAL_stop_bit 27
#define DT_N_S_soc_S_sci4_40358400_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40358400, clocks, 0)
#define DT_N_S_soc_S_sci4_40358400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40358400, clocks, 0)
#define DT_N_S_soc_S_sci4_40358400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40358400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40358400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_P_clocks_LEN 1
#define DT_N_S_soc_S_sci4_40358400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci4_40358400_P_zephyr_deferred_init_EXISTS 1

/*
 * Devicetree node: /soc/sci4@40358400/uart
 *
 * Node identifier: DT_N_S_soc_S_sci4_40358400_S_uart
 *
 * Binding (compatible = renesas,ra8-uart-sci-b):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra8-uart-sci-b.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_PATH "/soc/sci4@40358400/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_FULL_NAME "uart"

/* Node parent (/soc/sci4@40358400) identifier: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_PARENT DT_N_S_soc_S_sci4_40358400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci4_40358400_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_ORD 95
#define DT_N_S_soc_S_sci4_40358400_S_uart_ORD_STR_SORTABLE 00095

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_REQUIRES_ORDS \
	94, /* /soc/sci4@40358400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_EXISTS 1
#define DT_N_INST_5_renesas_ra8_uart_sci_b DT_N_S_soc_S_sci4_40358400_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci4_40358400_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_COMPAT_MATCHES_renesas_ra8_uart_sci_b 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci4_40358400_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_COMPAT_MODEL_IDX_0 "ra8-uart-sci-b"
#define DT_N_S_soc_S_sci4_40358400_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40358400_S_uart, status, 0)
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40358400_S_uart, status, 0)
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40358400_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40358400_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible {"renesas,ra8-uart-sci-b"}
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_IDX_0 "renesas,ra8-uart-sci-b"
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-uart-sci-b
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_uart_sci_b
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_UART_SCI_B
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40358400_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40358400_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40358400_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40358400_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_channel 4
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_tx_dtc 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_tx_dtc_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_rx_dtc 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_rx_dtc_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_sram              DT_N_S_soc_S_memory_22000000
#define DT_CHOSEN_zephyr_sram_EXISTS       1
#define DT_CHOSEN_zephyr_flash             DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000
#define DT_CHOSEN_zephyr_flash_EXISTS      1
#define DT_CHOSEN_zephyr_console           DT_N_S_soc_S_sci9_40358900_S_uart
#define DT_CHOSEN_zephyr_console_EXISTS    1
#define DT_CHOSEN_zephyr_shell_uart        DT_N_S_soc_S_sci9_40358900_S_uart
#define DT_CHOSEN_zephyr_shell_uart_EXISTS 1
#define DT_CHOSEN_zephyr_entropy           DT_N_S_soc_S_trng
#define DT_CHOSEN_zephyr_entropy_EXISTS    1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_memory_22000000) fn(DT_N_S_soc_S_system_4001e000) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1) fn(DT_N_S_soc_S_gpio_40400000) fn(DT_N_S_soc_S_gpio_40400020) fn(DT_N_S_soc_S_gpio_40400040) fn(DT_N_S_soc_S_gpio_40400060) fn(DT_N_S_soc_S_gpio_40400080) fn(DT_N_S_soc_S_gpio_404000a0) fn(DT_N_S_soc_S_gpio_404000c0) fn(DT_N_S_soc_S_gpio_404000e0) fn(DT_N_S_soc_S_gpio_40400100) fn(DT_N_S_soc_S_gpio_40400120) fn(DT_N_S_soc_S_gpio_40400140) fn(DT_N_S_soc_S_gpio_40400160) fn(DT_N_S_soc_S_iic0_4025e000) fn(DT_N_S_soc_S_iic1_4025e100) fn(DT_N_S_soc_S_sci0_40358000) fn(DT_N_S_soc_S_sci0_40358000_S_uart) fn(DT_N_S_soc_S_sci1_40358100) fn(DT_N_S_soc_S_sci1_40358100_S_uart) fn(DT_N_S_soc_S_sci2_40358200) fn(DT_N_S_soc_S_sci2_40358200_S_uart) fn(DT_N_S_soc_S_sci3_40358300) fn(DT_N_S_soc_S_sci3_40358300_S_uart) fn(DT_N_S_soc_S_sci4_40358400) fn(DT_N_S_soc_S_sci4_40358400_S_uart) fn(DT_N_S_soc_S_sci9_40358900) fn(DT_N_S_soc_S_sci9_40358900_S_uart) fn(DT_N_S_soc_S_flash_controller_40100000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000) fn(DT_N_S_soc_S_trng) fn(DT_N_S_soc_S_spi_4035c000) fn(DT_N_S_soc_S_spi_4035c100) fn(DT_N_S_soc_S_timers_40220000) fn(DT_N_S_soc_S_timers_40220100) fn(DT_N_S_soc_S_option_setting_ofs_300a100) fn(DT_N_S_soc_S_option_setting_sas_300a134) fn(DT_N_S_soc_S_option_setting_s_300a200) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus_S_power_states_S_state0) fn(DT_N_S_cpus_S_power_states_S_state1) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_clock_xtal) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco) fn(DT_N_S_clocks_S_clock_subclk) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks_S_pll2) fn(DT_N_S_clocks_S_pclkblock) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk) fn(DT_N_S_clocks_S_pclkblock_S_iclk) fn(DT_N_S_clocks_S_pclkblock_S_pclka) fn(DT_N_S_clocks_S_pclkblock_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_S_pclke) fn(DT_N_S_clocks_S_pclkblock_S_bclk) fn(DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout) fn(DT_N_S_clocks_S_pclkblock_S_fclk) fn(DT_N_S_clocks_S_pclkblock_S_clkout) fn(DT_N_S_clocks_S_pclkblock_S_sciclk) fn(DT_N_S_clocks_S_pclkblock_S_spiclk) fn(DT_N_S_clocks_S_pclkblock_S_canfdclk) fn(DT_N_S_clocks_S_pclkblock_S_i3cclk) fn(DT_N_S_clocks_S_pclkblock_S_uclk) fn(DT_N_S_clocks_S_pclkblock_S_u60clk) fn(DT_N_S_clocks_S_pclkblock_S_octaspiclk) fn(DT_N_S_clocks_S_pclkblock_S_lcdclk) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led1) fn(DT_N_S_leds_S_led2) fn(DT_N_S_leds_S_led3) fn(DT_N_S_zephyr_user)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_memory_22000000) fn(DT_N_S_soc_S_system_4001e000) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1) fn(DT_N_S_soc_S_gpio_40400020) fn(DT_N_S_soc_S_gpio_40400080) fn(DT_N_S_soc_S_gpio_404000c0) fn(DT_N_S_soc_S_iic1_4025e100) fn(DT_N_S_soc_S_sci9_40358900) fn(DT_N_S_soc_S_sci9_40358900_S_uart) fn(DT_N_S_soc_S_flash_controller_40100000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000) fn(DT_N_S_soc_S_trng) fn(DT_N_S_soc_S_spi_4035c000) fn(DT_N_S_soc_S_timers_40220000) fn(DT_N_S_soc_S_option_setting_ofs_300a100) fn(DT_N_S_soc_S_option_setting_sas_300a134) fn(DT_N_S_soc_S_option_setting_s_300a200) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus_S_power_states_S_state0) fn(DT_N_S_cpus_S_power_states_S_state1) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_clock_xtal) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco) fn(DT_N_S_clocks_S_clock_subclk) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks_S_pclkblock) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk) fn(DT_N_S_clocks_S_pclkblock_S_iclk) fn(DT_N_S_clocks_S_pclkblock_S_pclka) fn(DT_N_S_clocks_S_pclkblock_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_S_pclke) fn(DT_N_S_clocks_S_pclkblock_S_bclk) fn(DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout) fn(DT_N_S_clocks_S_pclkblock_S_fclk) fn(DT_N_S_clocks_S_pclkblock_S_sciclk) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led1) fn(DT_N_S_leds_S_led2) fn(DT_N_S_leds_S_led3) fn(DT_N_S_zephyr_user)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_memory_22000000, __VA_ARGS__) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400060, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000a0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000e0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400100, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400120, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400140, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400160, __VA_ARGS__) fn(DT_N_S_soc_S_iic0_4025e000, __VA_ARGS__) fn(DT_N_S_soc_S_iic1_4025e100, __VA_ARGS__) fn(DT_N_S_soc_S_sci0_40358000, __VA_ARGS__) fn(DT_N_S_soc_S_sci0_40358000_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci1_40358100, __VA_ARGS__) fn(DT_N_S_soc_S_sci1_40358100_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci2_40358200, __VA_ARGS__) fn(DT_N_S_soc_S_sci2_40358200_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci3_40358300, __VA_ARGS__) fn(DT_N_S_soc_S_sci3_40358300_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci4_40358400, __VA_ARGS__) fn(DT_N_S_soc_S_sci4_40358400_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40358900, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40358900_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, __VA_ARGS__) fn(DT_N_S_soc_S_trng, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4035c000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4035c100, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40220000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40220100, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs_300a100, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_sas_300a134, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_s_300a200, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_state0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_state1, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_xtal, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_clocks_S_pll2, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclke, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_bclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_fclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_clkout, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_sciclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_spiclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_canfdclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_i3cclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_uclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_u60clk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_octaspiclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_lcdclk, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led1, __VA_ARGS__) fn(DT_N_S_leds_S_led2, __VA_ARGS__) fn(DT_N_S_leds_S_led3, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_memory_22000000, __VA_ARGS__) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi0_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000c0, __VA_ARGS__) fn(DT_N_S_soc_S_iic1_4025e100, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40358900, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40358900_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, __VA_ARGS__) fn(DT_N_S_soc_S_trng, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4035c000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40220000, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs_300a100, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_sas_300a134, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_s_300a200, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_state0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_state1, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_xtal, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclke, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_bclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_fclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_sciclk, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led1, __VA_ARGS__) fn(DT_N_S_leds_S_led2, __VA_ARGS__) fn(DT_N_S_leds_S_led3, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_COMPAT_fixed_partitions_LABEL_application DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_application_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_storage DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_100000
#define DT_COMPAT_fixed_partitions_LABEL_storage_EXISTS 1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_renesas_ra8d1 1
#define DT_COMPAT_HAS_OKAY_renesas_ra8 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v8_1m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv8_1m_systick 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_system 1
#define DT_COMPAT_HAS_OKAY_renesas_ra8_pinctrl 1
#define DT_COMPAT_HAS_OKAY_renesas_ra8_gpio 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_iic 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_sci 1
#define DT_COMPAT_HAS_OKAY_renesas_ra8_uart_sci_b 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_flash_hp_controller 1
#define DT_COMPAT_HAS_OKAY_soc_nv_flash 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_nv_flash 1
#define DT_COMPAT_HAS_OKAY_renesas_ra8_rsip7_trng 1
#define DT_COMPAT_HAS_OKAY_renesas_ra8_spi_b 1
#define DT_COMPAT_HAS_OKAY_renesas_ra8_ulpt_timer 1
#define DT_COMPAT_HAS_OKAY_zephyr_memory_region 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m85 1
#define DT_COMPAT_HAS_OKAY_arm_armv8_1m_mpu 1
#define DT_COMPAT_HAS_OKAY_zephyr_power_state 1
#define DT_COMPAT_HAS_OKAY_renesas_ra8_cgc_external_clock 1
#define DT_COMPAT_HAS_OKAY_fixed_clock 1
#define DT_COMPAT_HAS_OKAY_renesas_ra8_cgc_subclk 1
#define DT_COMPAT_HAS_OKAY_renesas_ra8_cgc_pll 1
#define DT_COMPAT_HAS_OKAY_renesas_ra8_cgc_pclk_block 1
#define DT_COMPAT_HAS_OKAY_renesas_ra8_cgc_pclk 1
#define DT_COMPAT_HAS_OKAY_renesas_ra8_cgc_busclk 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_renesas_ra8d1_NUM_OKAY 1
#define DT_N_INST_renesas_ra8_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v8_1m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv8_1m_systick_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 1
#define DT_N_INST_renesas_ra_system_NUM_OKAY 1
#define DT_N_INST_renesas_ra8_pinctrl_NUM_OKAY 1
#define DT_N_INST_renesas_ra8_gpio_NUM_OKAY 3
#define DT_N_INST_renesas_ra_iic_NUM_OKAY 1
#define DT_N_INST_renesas_ra_sci_NUM_OKAY 1
#define DT_N_INST_renesas_ra8_uart_sci_b_NUM_OKAY 1
#define DT_N_INST_renesas_ra_flash_hp_controller_NUM_OKAY 1
#define DT_N_INST_soc_nv_flash_NUM_OKAY 1
#define DT_N_INST_fixed_partitions_NUM_OKAY 1
#define DT_N_INST_renesas_ra_nv_flash_NUM_OKAY 1
#define DT_N_INST_renesas_ra8_rsip7_trng_NUM_OKAY 1
#define DT_N_INST_renesas_ra8_spi_b_NUM_OKAY 1
#define DT_N_INST_renesas_ra8_ulpt_timer_NUM_OKAY 1
#define DT_N_INST_zephyr_memory_region_NUM_OKAY 3
#define DT_N_INST_arm_cortex_m85_NUM_OKAY 1
#define DT_N_INST_arm_armv8_1m_mpu_NUM_OKAY 1
#define DT_N_INST_zephyr_power_state_NUM_OKAY 2
#define DT_N_INST_renesas_ra8_cgc_external_clock_NUM_OKAY 1
#define DT_N_INST_fixed_clock_NUM_OKAY 3
#define DT_N_INST_renesas_ra8_cgc_subclk_NUM_OKAY 1
#define DT_N_INST_renesas_ra8_cgc_pll_NUM_OKAY 1
#define DT_N_INST_renesas_ra8_cgc_pclk_block_NUM_OKAY 1
#define DT_N_INST_renesas_ra8_cgc_pclk_NUM_OKAY 10
#define DT_N_INST_renesas_ra8_cgc_busclk_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_FOREACH_OKAY_renesas_ra8d1(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_renesas_ra8d1(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra8d1(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra8d1(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra8(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_renesas_ra8(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra8(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra8(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v8_1m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v8_1m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v8_1m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v8_1m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv8_1m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv8_1m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv8_1m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv8_1m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_soc_S_memory_22000000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_soc_S_memory_22000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_system(fn) fn(DT_N_S_soc_S_system_4001e000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_system(fn, ...) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_system(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_system(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra8_pinctrl(fn) fn(DT_N_S_soc_S_pin_controller_40400800)
#define DT_FOREACH_OKAY_VARGS_renesas_ra8_pinctrl(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra8_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra8_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra8_gpio(fn) fn(DT_N_S_soc_S_gpio_40400020) fn(DT_N_S_soc_S_gpio_40400080) fn(DT_N_S_soc_S_gpio_404000c0)
#define DT_FOREACH_OKAY_VARGS_renesas_ra8_gpio(fn, ...) fn(DT_N_S_soc_S_gpio_40400020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000c0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra8_gpio(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra8_gpio(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_iic(fn) fn(DT_N_S_soc_S_iic1_4025e100)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_iic(fn, ...) fn(DT_N_S_soc_S_iic1_4025e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_iic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_iic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_sci(fn) fn(DT_N_S_soc_S_sci9_40358900)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_sci(fn, ...) fn(DT_N_S_soc_S_sci9_40358900, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_sci(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_sci(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra8_uart_sci_b(fn) fn(DT_N_S_soc_S_sci9_40358900_S_uart)
#define DT_FOREACH_OKAY_VARGS_renesas_ra8_uart_sci_b(fn, ...) fn(DT_N_S_soc_S_sci9_40358900_S_uart, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra8_uart_sci_b(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra8_uart_sci_b(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_flash_hp_controller(fn) fn(DT_N_S_soc_S_flash_controller_40100000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_flash_hp_controller(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_flash_hp_controller(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_flash_hp_controller(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_soc_nv_flash(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000)
#define DT_FOREACH_OKAY_VARGS_soc_nv_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_soc_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_soc_nv_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_nv_flash(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_nv_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_nv_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra8_rsip7_trng(fn) fn(DT_N_S_soc_S_trng)
#define DT_FOREACH_OKAY_VARGS_renesas_ra8_rsip7_trng(fn, ...) fn(DT_N_S_soc_S_trng, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra8_rsip7_trng(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra8_rsip7_trng(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra8_spi_b(fn) fn(DT_N_S_soc_S_spi_4035c000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra8_spi_b(fn, ...) fn(DT_N_S_soc_S_spi_4035c000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra8_spi_b(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra8_spi_b(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra8_ulpt_timer(fn) fn(DT_N_S_soc_S_timers_40220000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra8_ulpt_timer(fn, ...) fn(DT_N_S_soc_S_timers_40220000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra8_ulpt_timer(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra8_ulpt_timer(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_memory_region(fn) fn(DT_N_S_soc_S_option_setting_ofs_300a100) fn(DT_N_S_soc_S_option_setting_sas_300a134) fn(DT_N_S_soc_S_option_setting_s_300a200)
#define DT_FOREACH_OKAY_VARGS_zephyr_memory_region(fn, ...) fn(DT_N_S_soc_S_option_setting_ofs_300a100, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_sas_300a134, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_s_300a200, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_memory_region(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_memory_region(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m85(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m85(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m85(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m85(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv8_1m_mpu(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_FOREACH_OKAY_VARGS_arm_armv8_1m_mpu(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv8_1m_mpu(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv8_1m_mpu(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_power_state(fn) fn(DT_N_S_cpus_S_power_states_S_state0) fn(DT_N_S_cpus_S_power_states_S_state1)
#define DT_FOREACH_OKAY_VARGS_zephyr_power_state(fn, ...) fn(DT_N_S_cpus_S_power_states_S_state0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_state1, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_power_state(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_power_state(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra8_cgc_external_clock(fn) fn(DT_N_S_clocks_S_clock_xtal)
#define DT_FOREACH_OKAY_VARGS_renesas_ra8_cgc_external_clock(fn, ...) fn(DT_N_S_clocks_S_clock_xtal, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra8_cgc_external_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra8_cgc_external_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_clock(fn) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco)
#define DT_FOREACH_OKAY_VARGS_fixed_clock(fn, ...) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_clock(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_clock(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra8_cgc_subclk(fn) fn(DT_N_S_clocks_S_clock_subclk)
#define DT_FOREACH_OKAY_VARGS_renesas_ra8_cgc_subclk(fn, ...) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra8_cgc_subclk(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra8_cgc_subclk(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra8_cgc_pll(fn) fn(DT_N_S_clocks_S_pll)
#define DT_FOREACH_OKAY_VARGS_renesas_ra8_cgc_pll(fn, ...) fn(DT_N_S_clocks_S_pll, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra8_cgc_pll(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra8_cgc_pll(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra8_cgc_pclk_block(fn) fn(DT_N_S_clocks_S_pclkblock)
#define DT_FOREACH_OKAY_VARGS_renesas_ra8_cgc_pclk_block(fn, ...) fn(DT_N_S_clocks_S_pclkblock, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra8_cgc_pclk_block(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra8_cgc_pclk_block(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra8_cgc_pclk(fn) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk) fn(DT_N_S_clocks_S_pclkblock_S_iclk) fn(DT_N_S_clocks_S_pclkblock_S_pclka) fn(DT_N_S_clocks_S_pclkblock_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_S_pclke) fn(DT_N_S_clocks_S_pclkblock_S_bclk) fn(DT_N_S_clocks_S_pclkblock_S_fclk) fn(DT_N_S_clocks_S_pclkblock_S_sciclk)
#define DT_FOREACH_OKAY_VARGS_renesas_ra8_cgc_pclk(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_cpuclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_pclke, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_bclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_fclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_S_sciclk, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra8_cgc_pclk(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5) fn(6) fn(7) fn(8) fn(9)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra8_cgc_pclk(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__) fn(6, __VA_ARGS__) fn(7, __VA_ARGS__) fn(8, __VA_ARGS__) fn(9, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra8_cgc_busclk(fn) fn(DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout)
#define DT_FOREACH_OKAY_VARGS_renesas_ra8_cgc_busclk(fn, ...) fn(DT_N_S_clocks_S_pclkblock_S_bclk_S_bclkout, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra8_cgc_busclk(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra8_cgc_busclk(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
