#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Oct 23 11:46:15 2025
# Process ID: 20460
# Current directory: C:/Users/joshu/Downloads/System-Modelling-and-Synthesis-with-HDL-2024-master/System-Modelling-and-Synthesis-with-HDL-2024-master/Ex3/exercise3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28764 C:\Users\joshu\Downloads\System-Modelling-and-Synthesis-with-HDL-2024-master\System-Modelling-and-Synthesis-with-HDL-2024-master\Ex3\exercise3\exercise3.xpr
# Log file: C:/Users/joshu/Downloads/System-Modelling-and-Synthesis-with-HDL-2024-master/System-Modelling-and-Synthesis-with-HDL-2024-master/Ex3/exercise3/vivado.log
# Journal file: C:/Users/joshu/Downloads/System-Modelling-and-Synthesis-with-HDL-2024-master/System-Modelling-and-Synthesis-with-HDL-2024-master/Ex3/exercise3\vivado.jou
# Running On        :LAPTOP-TSMU9UUL
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26200
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency     :2803 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16856 MB
# Swap memory       :19030 MB
# Total Virtual     :35886 MB
# Available Virtual :5167 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/joshu/Downloads/System-Modelling-and-Synthesis-with-HDL-2024-master/System-Modelling-and-Synthesis-with-HDL-2024-master/Ex3/exercise3/exercise3.xpr
update_compile_order -fileset sources_1
launch_simulation
source counter_tb.tcl
synth_design -top top -part xc7z020clg484-1 -lint 
export_ip_user_files -of_objects  [get_files C:/Users/joshu/Downloads/System-Modelling-and-Synthesis-with-HDL-2024-master/System-Modelling-and-Synthesis-with-HDL-2024-master/Ex3/exercise3/exercise3.srcs/sources_1/new/debounce.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/joshu/Downloads/System-Modelling-and-Synthesis-with-HDL-2024-master/System-Modelling-and-Synthesis-with-HDL-2024-master/Ex3/exercise3/exercise3.srcs/sources_1/new/debounce.vhd
file delete -force C:/Users/joshu/Downloads/System-Modelling-and-Synthesis-with-HDL-2024-master/System-Modelling-and-Synthesis-with-HDL-2024-master/Ex3/exercise3/exercise3.srcs/sources_1/new/debounce.vhd
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source counter_tb.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source counter_tb.tcl
close_sim
launch_simulation
source counter_tb.tcl
synth_design -top top -part xc7z020clg484-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
source counter_tb.tcl
synth_design -top top -part xc7z020clg484-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
launch_simulation
source counter_tb.tcl
synth_design -top top -part xc7z020clg484-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
synth_design -top top -part xc7z020clg484-1 -lint 
close_sim
launch_simulation
source counter_tb.tcl
synth_design -top top -part xc7z020clg484-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
