{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692182879070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692182879086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 16 16:17:58 2023 " "Processing started: Wed Aug 16 16:17:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692182879086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692182879086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EightThreeEncoder -c EightThreeEncoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off EightThreeEncoder -c EightThreeEncoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692182879086 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692182879669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692182879669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_to_2_encoder.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file 4_to_2_encoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourTwo " "Found design unit 1: FourTwo" {  } { { "4_To_2_Encoder.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/4_To_2_Encoder.vhdl" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904886 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FOUR_TWO_ENCODER-Struct " "Found design unit 2: FOUR_TWO_ENCODER-Struct" {  } { { "4_To_2_Encoder.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/4_To_2_Encoder.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904886 ""} { "Info" "ISGN_ENTITY_NAME" "1 FOUR_TWO_ENCODER " "Found entity 1: FOUR_TWO_ENCODER" {  } { { "4_To_2_Encoder.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/4_To_2_Encoder.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692182904886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904886 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692182904886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates_nand.vhdl 7 3 " "Found 7 design units, including 3 entities, in source file gates_nand.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates_NAND " "Found design unit 1: Gates_NAND" {  } { { "Gates_NAND.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates_NAND.vhdl" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904886 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 OR_GATE-Struct " "Found design unit 2: OR_GATE-Struct" {  } { { "Gates_NAND.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates_NAND.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904886 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 XOR_GATE-Struct1 " "Found design unit 3: XOR_GATE-Struct1" {  } { { "Gates_NAND.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates_NAND.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904886 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_GATE-Struct " "Found design unit 4: AND_GATE-Struct" {  } { { "Gates_NAND.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates_NAND.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904886 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE " "Found entity 1: OR_GATE" {  } { { "Gates_NAND.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates_NAND.vhdl" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904886 ""} { "Info" "ISGN_ENTITY_NAME" "2 XOR_GATE " "Found entity 2: XOR_GATE" {  } { { "Gates_NAND.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates_NAND.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904886 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_GATE " "Found entity 3: AND_GATE" {  } { { "Gates_NAND.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates_NAND.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692182904886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates.vhdl" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates.vhdl" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates.vhdl" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates.vhdl" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates.vhdl" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/Gates.vhdl" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692182904901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692182904901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_to_3_encoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 8_to_3_encoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EIGHT_THREE_ENCODER-Struct " "Found design unit 1: EIGHT_THREE_ENCODER-Struct" {  } { { "8_To_3_Encoder.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/8_To_3_Encoder.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""} { "Info" "ISGN_ENTITY_NAME" "1 EIGHT_THREE_ENCODER " "Found entity 1: EIGHT_THREE_ENCODER" {  } { { "8_To_3_Encoder.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/8_To_3_Encoder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692182904901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692182904901 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692182904979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EIGHT_THREE_ENCODER EIGHT_THREE_ENCODER:add_instance " "Elaborating entity \"EIGHT_THREE_ENCODER\" for hierarchy \"EIGHT_THREE_ENCODER:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/DUT.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692182905120 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S4 8_To_3_Encoder.vhdl(12) " "Verilog HDL or VHDL warning at 8_To_3_Encoder.vhdl(12): object \"S4\" assigned a value but never read" {  } { { "8_To_3_Encoder.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/8_To_3_Encoder.vhdl" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692182905120 "|DUT|EIGHT_THREE_ENCODER:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOUR_TWO_ENCODER EIGHT_THREE_ENCODER:add_instance\|FOUR_TWO_ENCODER:EFT1 " "Elaborating entity \"FOUR_TWO_ENCODER\" for hierarchy \"EIGHT_THREE_ENCODER:add_instance\|FOUR_TWO_ENCODER:EFT1\"" {  } { { "8_To_3_Encoder.vhdl" "EFT1" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/8_To_3_Encoder.vhdl" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692182905167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 EIGHT_THREE_ENCODER:add_instance\|FOUR_TWO_ENCODER:EFT1\|OR_2:OR1 " "Elaborating entity \"OR_2\" for hierarchy \"EIGHT_THREE_ENCODER:add_instance\|FOUR_TWO_ENCODER:EFT1\|OR_2:OR1\"" {  } { { "4_To_2_Encoder.vhdl" "OR1" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/4_To_2_Encoder.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692182905183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 EIGHT_THREE_ENCODER:add_instance\|FOUR_TWO_ENCODER:EFT1\|AND_2:AND1 " "Elaborating entity \"AND_2\" for hierarchy \"EIGHT_THREE_ENCODER:add_instance\|FOUR_TWO_ENCODER:EFT1\|AND_2:AND1\"" {  } { { "4_To_2_Encoder.vhdl" "AND1" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/4_To_2_Encoder.vhdl" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692182905230 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692182906263 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692182907002 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692182907002 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[1\] " "No output dependent on input pin \"input_vector\[1\]\"" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/EE214_LabWork/Lab_2/8_to_3_Encoder/DUT.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692182907127 "|DUT|input_vector[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1692182907127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692182907127 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692182907127 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692182907127 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692182907127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13172 " "Peak virtual memory: 13172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692182907143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 16 16:18:27 2023 " "Processing ended: Wed Aug 16 16:18:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692182907143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692182907143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692182907143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692182907143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1692182909367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692182909381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 16 16:18:28 2023 " "Processing started: Wed Aug 16 16:18:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692182909381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1692182909381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EightThreeEncoder -c EightThreeEncoder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EightThreeEncoder -c EightThreeEncoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1692182909381 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1692182909648 ""}
{ "Info" "0" "" "Project  = EightThreeEncoder" {  } {  } 0 0 "Project  = EightThreeEncoder" 0 0 "Fitter" 0 0 1692182909648 ""}
{ "Info" "0" "" "Revision = EightThreeEncoder" {  } {  } 0 0 "Revision = EightThreeEncoder" 0 0 "Fitter" 0 0 1692182909648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1692182909894 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1692182909894 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EightThreeEncoder 10M08DAF484C8G " "Selected device 10M08DAF484C8G for design \"EightThreeEncoder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1692182909941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1692182910019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1692182910019 ""}
