{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510300682052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510300682084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 23:58:01 2017 " "Processing started: Thu Nov 09 23:58:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510300682084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300682084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300682084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1510300683090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510300683090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_flag.sv 2 2 " "Found 2 design units, including 2 entities, in source file zero_flag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_flag " "Found entity 1: zero_flag" {  } { { "zero_flag.sv" "" { Text "U:/EE-469/Lab_3/zero_flag.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300694850 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_flag_testbench " "Found entity 2: zero_flag_testbench" {  } { { "zero_flag.sv" "" { Text "U:/EE-469/Lab_3/zero_flag.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300694850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300694850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regstim.sv 1 1 " "Found 1 design units, including 1 entities, in source file regstim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regstim " "Found entity 1: regstim" {  } { { "regstim.sv" "" { Text "U:/EE-469/Lab_3/regstim.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300694960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300694960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcUnit " "Found entity 1: pcUnit" {  } { { "pcUnit.sv" "" { Text "U:/EE-469/Lab_3/pcUnit.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300695070 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcUnit_testbench " "Found entity 2: pcUnit_testbench" {  } { { "pcUnit.sv" "" { Text "U:/EE-469/Lab_3/pcUnit.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300695070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300695070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_16x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file nor_16x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_16x1 " "Found entity 1: nor_16x1" {  } { { "nor_16x1.sv" "" { Text "U:/EE-469/Lab_3/nor_16x1.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300695185 ""} { "Info" "ISGN_ENTITY_NAME" "2 nor_16x1_testbench " "Found entity 2: nor_16x1_testbench" {  } { { "nor_16x1.sv" "" { Text "U:/EE-469/Lab_3/nor_16x1.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300695185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300695185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux128_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux128_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux128_64 " "Found entity 1: mux128_64" {  } { { "mux128_64.sv" "" { Text "U:/EE-469/Lab_3/mux128_64.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300695297 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux128_64_testbench " "Found entity 2: mux128_64_testbench" {  } { { "mux128_64.sv" "" { Text "U:/EE-469/Lab_3/mux128_64.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300695297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300695297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "U:/EE-469/Lab_3/mux32_1.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300695410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300695410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "U:/EE-469/Lab_3/mux16_1.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300695521 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_testbench " "Found entity 2: mux16_1_testbench" {  } { { "mux16_1.sv" "" { Text "U:/EE-469/Lab_3/mux16_1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300695521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300695521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10_5.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux10_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux10_5 " "Found entity 1: mux10_5" {  } { { "mux10_5.sv" "" { Text "U:/EE-469/Lab_3/mux10_5.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300695625 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux10_5_testbench " "Found entity 2: mux10_5_testbench" {  } { { "mux10_5.sv" "" { Text "U:/EE-469/Lab_3/mux10_5.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300695625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300695625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "U:/EE-469/Lab_3/mux8_1.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300695736 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1_testbench " "Found entity 2: mux8_1_testbench" {  } { { "mux8_1.sv" "" { Text "U:/EE-469/Lab_3/mux8_1.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300695736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300695736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.sv" "" { Text "U:/EE-469/Lab_3/mux_4_1.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300695851 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_4_1_testbench " "Found entity 2: mux_4_1_testbench" {  } { { "mux_4_1.sv" "" { Text "U:/EE-469/Lab_3/mux_4_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300695851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300695851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "U:/EE-469/Lab_3/math.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300695957 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "U:/EE-469/Lab_3/math.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300695957 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "U:/EE-469/Lab_3/math.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300695957 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "U:/EE-469/Lab_3/math.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300695957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300695957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "U:/EE-469/Lab_3/instructmem.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300696067 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "U:/EE-469/Lab_3/instructmem.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300696067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300696067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_64bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_64bit " "Found entity 1: fullAdder_64bit" {  } { { "fullAdder_64bit.sv" "" { Text "U:/EE-469/Lab_3/fullAdder_64bit.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300696178 ""} { "Info" "ISGN_ENTITY_NAME" "2 adderstim " "Found entity 2: adderstim" {  } { { "fullAdder_64bit.sv" "" { Text "U:/EE-469/Lab_3/fullAdder_64bit.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300696178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300696178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_1bit " "Found entity 1: fullAdder_1bit" {  } { { "fullAdder_1bit.sv" "" { Text "U:/EE-469/Lab_3/fullAdder_1bit.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300696288 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_1bit_testbench " "Found entity 2: fullAdder_1bit_testbench" {  } { { "fullAdder_1bit.sv" "" { Text "U:/EE-469/Lab_3/fullAdder_1bit.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300696288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300696288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_5_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file decode_5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5_32 " "Found entity 1: decode_5_32" {  } { { "decode_5_32.sv" "" { Text "U:/EE-469/Lab_3/decode_5_32.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300696399 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_5_32_testbench " "Found entity 2: decode_5_32_testbench" {  } { { "decode_5_32.sv" "" { Text "U:/EE-469/Lab_3/decode_5_32.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300696399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300696399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_3_8.sv 2 2 " "Found 2 design units, including 2 entities, in source file decode_3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3_8 " "Found entity 1: decode_3_8" {  } { { "decode_3_8.sv" "" { Text "U:/EE-469/Lab_3/decode_3_8.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300696506 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_3_8_testbench " "Found entity 2: decode_3_8_testbench" {  } { { "decode_3_8.sv" "" { Text "U:/EE-469/Lab_3/decode_3_8.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300696506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300696506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_2_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file decode_2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2_4 " "Found entity 1: decode_2_4" {  } { { "decode_2_4.sv" "" { Text "U:/EE-469/Lab_3/decode_2_4.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300696612 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_2_4_testbench " "Found entity 2: decode_2_4_testbench" {  } { { "decode_2_4.sv" "" { Text "U:/EE-469/Lab_3/decode_2_4.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300696612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300696612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_1_2.sv 2 2 " "Found 2 design units, including 2 entities, in source file decode_1_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1_2 " "Found entity 1: decode_1_2" {  } { { "decode_1_2.sv" "" { Text "U:/EE-469/Lab_3/decode_1_2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300696731 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_1_2_testbench " "Found entity 2: decode_1_2_testbench" {  } { { "decode_1_2.sv" "" { Text "U:/EE-469/Lab_3/decode_1_2.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300696731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300696731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "U:/EE-469/Lab_3/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300696836 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "U:/EE-469/Lab_3/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300696836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300696836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_enable.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_ff_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_enable " "Found entity 1: D_FF_enable" {  } { { "D_FF_enable.sv" "" { Text "U:/EE-469/Lab_3/D_FF_enable.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300696958 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF_enable_testbench " "Found entity 2: D_FF_enable_testbench" {  } { { "D_FF_enable.sv" "" { Text "U:/EE-469/Lab_3/D_FF_enable.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300696958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300696958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "U:/EE-469/Lab_3/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300697068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300697068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "movk MOVK controlLogic.sv(20) " "Verilog HDL Declaration information at controlLogic.sv(20): object \"movk\" differs only in case from object \"MOVK\" in the same scope" {  } { { "controlLogic.sv" "" { Text "U:/EE-469/Lab_3/controlLogic.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1510300697227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "movz MOVZ controlLogic.sv(20) " "Verilog HDL Declaration information at controlLogic.sv(20): object \"movz\" differs only in case from object \"MOVZ\" in the same scope" {  } { { "controlLogic.sv" "" { Text "U:/EE-469/Lab_3/controlLogic.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1510300697228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file controllogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlLogic " "Found entity 1: controlLogic" {  } { { "controlLogic.sv" "" { Text "U:/EE-469/Lab_3/controlLogic.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300697254 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlLogic_testbench " "Found entity 2: controlLogic_testbench" {  } { { "controlLogic.sv" "" { Text "U:/EE-469/Lab_3/controlLogic.sv" 247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300697254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300697254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "alustim.sv" "" { Text "U:/EE-469/Lab_3/alustim.sv" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300697432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300697432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_64bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_64bit " "Found entity 1: alu_64bit" {  } { { "alu_64bit.sv" "" { Text "U:/EE-469/Lab_3/alu_64bit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300697544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300697544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_1bit " "Found entity 1: alu_1bit" {  } { { "alu_1bit.sv" "" { Text "U:/EE-469/Lab_3/alu_1bit.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300697652 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_1bit_testbench " "Found entity 2: alu_1bit_testbench" {  } { { "alu_1bit.sv" "" { Text "U:/EE-469/Lab_3/alu_1bit.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300697652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300697652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "U:/EE-469/Lab_3/alu.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300697762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300697762 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE1_SoC.sv " "Can't analyze file -- file DE1_SoC.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1510300697770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "U:/EE-469/Lab_3/mux2_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300697879 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "U:/EE-469/Lab_3/mux2_1.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300697879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300697879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_64bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_64bit " "Found entity 1: CPU_64bit" {  } { { "CPU_64bit.sv" "" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300697996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300697996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "U:/EE-469/Lab_3/regfile.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300698105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300698105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpustim " "Found entity 1: cpustim" {  } { { "cpustim.sv" "" { Text "U:/EE-469/Lab_3/cpustim.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300698216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300698216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux256_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux256_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux256_64 " "Found entity 1: mux256_64" {  } { { "mux256_64.sv" "" { Text "U:/EE-469/Lab_3/mux256_64.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300698324 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux256_64_testbench " "Found entity 2: mux256_64_testbench" {  } { { "mux256_64.sv" "" { Text "U:/EE-469/Lab_3/mux256_64.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300698324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300698324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_64bit " "Elaborating entity \"CPU_64bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510300698934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlLogic controlLogic:theBrain " "Elaborating entity \"controlLogic\" for hierarchy \"controlLogic:theBrain\"" {  } { { "CPU_64bit.sv" "theBrain" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300699087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_enable D_FF_enable:forZero " "Elaborating entity \"D_FF_enable\" for hierarchy \"D_FF_enable:forZero\"" {  } { { "CPU_64bit.sv" "forZero" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300699221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF_enable:forZero\|D_FF:d0 " "Elaborating entity \"D_FF\" for hierarchy \"D_FF_enable:forZero\|D_FF:d0\"" {  } { { "D_FF_enable.sv" "d0" { Text "U:/EE-469/Lab_3/D_FF_enable.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300699281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 D_FF_enable:forZero\|mux2_1:theMux " "Elaborating entity \"mux2_1\" for hierarchy \"D_FF_enable:forZero\|mux2_1:theMux\"" {  } { { "D_FF_enable.sv" "theMux" { Text "U:/EE-469/Lab_3/D_FF_enable.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300699334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux128_64 mux128_64:brSelect " "Elaborating entity \"mux128_64\" for hierarchy \"mux128_64:brSelect\"" {  } { { "CPU_64bit.sv" "brSelect" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300699388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:brShifter " "Elaborating entity \"shifter\" for hierarchy \"shifter:brShifter\"" {  } { { "CPU_64bit.sv" "brShifter" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300699452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcUnit pcUnit:theProgramCounter " "Elaborating entity \"pcUnit\" for hierarchy \"pcUnit:theProgramCounter\"" {  } { { "CPU_64bit.sv" "theProgramCounter" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300699508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder_64bit fullAdder_64bit:normalCounter " "Elaborating entity \"fullAdder_64bit\" for hierarchy \"fullAdder_64bit:normalCounter\"" {  } { { "CPU_64bit.sv" "normalCounter" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300699570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder_1bit fullAdder_64bit:normalCounter\|fullAdder_1bit:firstAdder " "Elaborating entity \"fullAdder_1bit\" for hierarchy \"fullAdder_64bit:normalCounter\|fullAdder_1bit:firstAdder\"" {  } { { "fullAdder_64bit.sv" "firstAdder" { Text "U:/EE-469/Lab_3/fullAdder_64bit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300699625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instructmem:theInstructions " "Elaborating entity \"instructmem\" for hierarchy \"instructmem:theInstructions\"" {  } { { "CPU_64bit.sv" "theInstructions" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300699717 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(29) " "Verilog HDL warning at instructmem.sv(29): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "U:/EE-469/Lab_3/instructmem.sv" 29 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1510300699724 "|CPU_64bit|instructmem:theInstructions"}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "_ test07_LdurbSturb.arm(50) " "Verilog HDL syntax error at test07_LdurbSturb.arm(50) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../benchmarks/test07_LdurbSturb.arm" "" { Text "U:/EE-469/benchmarks/test07_LdurbSturb.arm" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1510300699769 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(48) " "Verilog HDL Display System Task info at instructmem.sv(48): Running benchmark: " {  } { { "instructmem.sv" "" { Text "U:/EE-469/Lab_3/instructmem.sv" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300699771 "|CPU_64bit|instructmem:theInstructions"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "instructmem:theInstructions " "Can't elaborate user hierarchy \"instructmem:theInstructions\"" {  } { { "CPU_64bit.sv" "theInstructions" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 101 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300699772 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/EE-469/Lab_3/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file U:/EE-469/Lab_3/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300699980 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510300700849 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 09 23:58:20 2017 " "Processing ended: Thu Nov 09 23:58:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510300700849 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510300700849 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510300700849 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300700849 ""}
