#####################################################################################
# 1. SETUP SECTION
#####################################################################################
# 
# set VSIM_RTL 1
# 1
# 
# Create libraries and map paths to names
# 
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# vmap work work
# QuestaSim-64 vmap 2022.4_1 Lib Mapping Utility 2022.11 Nov 11 2022
# vmap work work 
# Modifying modelsim.ini
# 
# source input/0_setup_design.tcl 
# input/dotp_pkg.sv input/dotp_test.sv input/dotp_tb.sv
# 
#####################################################################################
# 2. COMPILATION (ANALYSIS)
#####################################################################################
# 
# Compile RTL model and testbench to 'work'
# 
# if { [info exists RTL_FILES ] } {
#     eval vlog -work work ${RTL_FILES}
# }
# QuestaSim-64 vlog 2022.4_1 Compiler 2022.11 Nov 11 2022
# Start time: 11:40:45 on Jul 31,2024
# vlog -reportprogress 300 -work work input/dotp_pkg.sv input/dotp.sv 
# -- Compiling package dotp_pkg
# -- Compiling package dotp_sv_unit
# -- Importing package dotp_pkg
# -- Compiling module dotp
# 
# Top level modules:
# 	dotp
# End time: 11:40:45 on Jul 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# eval vlog -timescale 1ns/1ps -work work ${TESTBENCH_FILES}
# QuestaSim-64 vlog 2022.4_1 Compiler 2022.11 Nov 11 2022
# Start time: 11:40:45 on Jul 31,2024
# vlog -reportprogress 300 -timescale 1ns/1ps -work work input/dotp_pkg.sv input/dotp_test.sv input/dotp_tb.sv 
# -- Compiling package dotp_pkg
# -- Compiling package dotp_test_sv_unit
# -- Importing package dotp_pkg
# -- Compiling program dotp_test
# -- Compiling package dotp_tb_sv_unit
# -- Compiling module dotp_tb
# 
# Top level modules:
# 	dotp_tb
# End time: 11:40:45 on Jul 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vdir -l
# Library vendor : Model Technology
# Maximum unnamed designs : 3
# MODULE dotp
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work dotp_pkg L=l1Of8LKC<<>Dn[341?D3
#     Depends on: X work dotp_sv_unit _PXMe`HR`bM6AZj`YL2J_3
#     Compile time: Wed Jul 31 11:40:45 2024
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: OdRYE_^6[EbPEd4nZDTG`3
#     Verilog version: O18m?4IoU=Mh8S=knddCk2
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab5_dotp/workdir
#     Source modified time: Mon Jul  1 18:47:10 2024
#     HDL source file: input/dotp.sv
#     Source file: input/dotp.sv
#     Start location: input/dotp.sv:3:43
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# OPTIMIZED DESIGN dotp_opt
#     Compile time: Mon Jul 29 21:42:31 2024
#     Version string: Xd@XiPaL<GBeA6Ra>Rc4^1
#     Top-level model: work dotp_tb fast 0
#     Compile options: -work work +acc -debugdb
#     Compile defaults: CvgOpt=0
#     Short name: dotp_opt
#     Opcode format: 2022.4_1; VCOM/VLOG SE-64 Object version 75
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab5_dotp/workdir
# Verilog PACKAGE dotp_pkg
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Wed Jul 31 11:40:45 2024
#     Debug Symbol file exists
#     DU Coverage Signature: MS=z]j4oY:jJ3CBFCBAXE2
#     Verilog version: KadRF0U_naInG9Ig8[_:73
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab5_dotp/workdir
#     Source modified time: Wed Jul 31 11:40:22 2024
#     HDL source file: input/dotp_pkg.sv
#     Source file: input/dotp_pkg.sv
#     Start location: input/dotp_pkg.sv:1:0
#     Version string: KadRF0U_naInG9Ig8[_:73
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -timescale 1ns/1ps -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE dotp_sv_unit
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work dotp_pkg L=l1Of8LKC<<>Dn[341?D3
#     Compile time: Wed Jul 31 11:40:45 2024
#     Version string: _PXMe`HR`bM6AZj`YL2J_3
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: ]P@@NHQjhIfE1ePL`z;K12
#     Verilog version: _PXMe`HR`bM6AZj`YL2J_3
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab5_dotp/workdir
#     Source modified time: Mon Jul  1 18:47:10 2024
#     HDL source file: input/dotp.sv
#     Source file: input/dotp.sv
#     Start location: input/dotp.sv:1:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE dotp_tb
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work dotp_pkg KadRF0U_naInG9Ig8[_:73
#     Depends on: X work dotp_tb_sv_unit JZZ[=J00?QE23z>?D?EH=1
#     Compile time: Wed Jul 31 11:40:45 2024
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: @9:9GiD[WhMN]Ydg3OF1_3
#     Verilog version: WY?RKGdB@KfnzlhO;njV03
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab5_dotp/workdir
#     Source modified time: Mon Jul  1 18:47:10 2024
#     HDL source file: input/dotp_tb.sv
#     Source file: input/dotp_tb.sv
#     Start location: input/dotp_tb.sv:3:9
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -timescale 1ns/1ps -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE dotp_tb_sv_unit
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work dotp_pkg KadRF0U_naInG9Ig8[_:73
#     Compile time: Wed Jul 31 11:40:45 2024
#     Version string: JZZ[=J00?QE23z>?D?EH=1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: _<S=8cW^@<MH_0^^j0>iD3
#     Verilog version: JZZ[=J00?QE23z>?D?EH=1
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab5_dotp/workdir
#     Source modified time: Mon Jul  1 18:47:10 2024
#     HDL source file: input/dotp_tb.sv
#     Source file: input/dotp_tb.sv
#     Start location: input/dotp_tb.sv:1:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -timescale 1ns/1ps -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# PROGRAM dotp_test
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work dotp_pkg KadRF0U_naInG9Ig8[_:73
#     Depends on: X work dotp_test_sv_unit gGQ7KEf:kPV;Lj5IeE^RG2
#     Compile time: Wed Jul 31 11:40:45 2024
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: :0Wm9QQ@SjNAc:Jd1lSYD3
#     Verilog version: >4jekHcYeo`kLQ^AYT4eR3
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab5_dotp/workdir
#     Source modified time: Mon Jul  1 18:47:10 2024
#     HDL source file: input/dotp_test.sv
#     Source file: input/dotp_test.sv
#     Start location: input/dotp_test.sv:3:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -timescale 1ns/1ps -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE dotp_test_sv_unit
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work dotp_pkg KadRF0U_naInG9Ig8[_:73
#     Compile time: Wed Jul 31 11:40:45 2024
#     Version string: gGQ7KEf:kPV;Lj5IeE^RG2
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: SCnnFL=AHHH0iA;ai7`d]3
#     Verilog version: gGQ7KEf:kPV;Lj5IeE^RG2
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab5_dotp/workdir
#     Source modified time: Mon Jul  1 18:47:10 2024
#     HDL source file: input/dotp_test.sv
#     Source file: input/dotp_test.sv
#     Start location: input/dotp_test.sv:1:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -timescale 1ns/1ps -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# 
#####################################################################################
# 3. ELABORATION
#####################################################################################
# 
# Code optimization
# vopt -work work +acc -debugdb ${DESIGN_NAME}_tb -o ${DESIGN_NAME}_opt
# QuestaSim-64 vopt 2022.4_1 Compiler 2022.11 Nov 11 2022
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Start time: 11:40:46 on Jul 31,2024
# vopt -reportprogress 300 -work work "+acc" -debugdb dotp_tb -o dotp_opt 
# 
# Top level modules:
# 	dotp_tb
# 
# Analyzing design...
# -- Loading module dotp_tb
# -- Loading module dotp
# -- Loading program dotp_test
# Incremental compilation check found no design-units (out of 7) may be reused.
# Optimizing 7 design-units (inlining 0/3 module instances):
# -- Optimizing package dotp_pkg(fast)
# -- Optimizing package dotp_tb_sv_unit(fast)
# -- Optimizing package dotp_sv_unit(fast)
# -- Optimizing package dotp_test_sv_unit(fast)
# -- Optimizing program dotp_test(fast)
# -- Optimizing module dotp(fast)
# -- Processing module dotp(fast) for debug
# -- Optimizing module dotp_tb(fast)
# -- Processing module dotp_tb(fast) for debug
# Optimized design name is dotp_opt
# End time: 11:40:47 on Jul 31,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# 
# Elaboration
# vsim +nowarnTSCALE -t 1ps -msgmode both -debugdb -fsmdebug ${DESIGN_NAME}_opt
# vsim "+nowarnTSCALE" -t 1ps -msgmode both -debugdb -fsmdebug dotp_opt 
# Start time: 11:40:47 on Jul 31,2024
# Loading sv_std.std
# Loading work.dotp_pkg(fast)
# Loading work.dotp_tb_sv_unit(fast)
# Loading work.dotp_tb(fast)
# Loading work.dotp_sv_unit(fast)
# Loading work.dotp(fast)
# Loading work.dotp_test_sv_unit(fast)
# Loading work.dotp_test(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 
# Set up data logging (log all data)
# add log -r /*
# 
# Setup and configure Wave window
# source input/vsim_waves.tcl
# 
# Start switching activity recording
# power add -r /${DESIGN_NAME}_tb/DUT/*
# power on -r /${DESIGN_NAME}_tb/DUT/*
# 
#####################################################################################
# 4. SIMULATION
#####################################################################################
# 
# Simulate
# run -all
# ** Info: Saturation test
#    Time: 10 ns  Scope: dotp_tb.TEST File: input/dotp_test.sv Line: 79
# ** Info: Sine sweep test
#    Time: 1070100 ps  Scope: dotp_tb.TEST File: input/dotp_test.sv Line: 143
# ** Note: implicit $finish from program    : input/dotp_test.sv(205)
#    Time: 11081100 ps  Iteration: 0  Instance: /dotp_tb/TEST
# 1
# Simulation stop requested.
# 
# Zoom to results
# 
# wave zoom full
# 0 ps
# 11635155 ps
# 
# power report -bsaif output/${DESIGN_NAME}.saif
# 
# 
# End time: 11:48:39 on Jul 31,2024, Elapsed time: 0:07:52
# Errors: 0, Warnings: 0
