TimeQuest Timing Analyzer report for FFT_audio_lcd
Fri Jan 18 16:00:04 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk'
 13. Slow 1200mV 85C Model Setup: 'aud_bclk'
 14. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'aud_bclk'
 18. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk'
 20. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'aud_bclk'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. MTBF Summary
 38. Synchronizer Summary
 39. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 52. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 53. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 54. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 55. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 57. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 58. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 59. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 60. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 61. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
 62. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
 65. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
 66. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
 67. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
 68. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
 69. Slow 1200mV 0C Model Fmax Summary
 70. Slow 1200mV 0C Model Setup Summary
 71. Slow 1200mV 0C Model Hold Summary
 72. Slow 1200mV 0C Model Recovery Summary
 73. Slow 1200mV 0C Model Removal Summary
 74. Slow 1200mV 0C Model Minimum Pulse Width Summary
 75. Slow 1200mV 0C Model Setup: 'wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk'
 76. Slow 1200mV 0C Model Setup: 'aud_bclk'
 77. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 78. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 79. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 80. Slow 1200mV 0C Model Hold: 'aud_bclk'
 81. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 82. Slow 1200mV 0C Model Hold: 'wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk'
 83. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 84. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 85. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 86. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 87. Slow 1200mV 0C Model Minimum Pulse Width: 'aud_bclk'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk'
 89. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 92. Setup Times
 93. Hold Times
 94. Clock to Output Times
 95. Minimum Clock to Output Times
 96. Output Enable Times
 97. Minimum Output Enable Times
 98. Output Disable Times
 99. Minimum Output Disable Times
100. MTBF Summary
101. Synchronizer Summary
102. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
103. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
104. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
105. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
106. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
107. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
108. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
109. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
110. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
111. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
112. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
113. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
114. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
115. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
116. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
117. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
118. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
119. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
132. Fast 1200mV 0C Model Setup Summary
133. Fast 1200mV 0C Model Hold Summary
134. Fast 1200mV 0C Model Recovery Summary
135. Fast 1200mV 0C Model Removal Summary
136. Fast 1200mV 0C Model Minimum Pulse Width Summary
137. Fast 1200mV 0C Model Setup: 'wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk'
138. Fast 1200mV 0C Model Setup: 'aud_bclk'
139. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
140. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
141. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
142. Fast 1200mV 0C Model Hold: 'aud_bclk'
143. Fast 1200mV 0C Model Hold: 'wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk'
144. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
145. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
146. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
147. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
148. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
149. Fast 1200mV 0C Model Minimum Pulse Width: 'aud_bclk'
150. Fast 1200mV 0C Model Minimum Pulse Width: 'wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk'
151. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
152. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
153. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
154. Setup Times
155. Hold Times
156. Clock to Output Times
157. Minimum Clock to Output Times
158. Output Enable Times
159. Minimum Output Enable Times
160. Output Disable Times
161. Minimum Output Disable Times
162. MTBF Summary
163. Synchronizer Summary
164. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
165. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
166. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
167. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
168. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
169. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
170. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
171. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
172. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
173. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
174. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
175. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
176. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
177. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
178. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
179. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
180. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
181. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
182. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
183. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
184. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
185. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
186. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
187. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
188. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
189. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
190. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
191. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
192. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
193. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
194. Multicorner Timing Analysis Summary
195. Setup Times
196. Hold Times
197. Clock to Output Times
198. Minimum Clock to Output Times
199. Board Trace Model Assignments
200. Input Transition Times
201. Signal Integrity Metrics (Slow 1200mv 0c Model)
202. Signal Integrity Metrics (Slow 1200mv 85c Model)
203. Signal Integrity Metrics (Fast 1200mv 0c Model)
204. Setup Transfers
205. Hold Transfers
206. Recovery Transfers
207. Removal Transfers
208. Report TCCS
209. Report RSKM
210. Unconstrained Paths
211. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; FFT_audio_lcd                                       ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+---------------------------------------------------------------------------------------+
; Clock Name                                                                        ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                 ; Targets                                                                               ;
+-----------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+---------------------------------------------------------------------------------------+
; aud_bclk                                                                          ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { aud_bclk }                                                                          ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]                              ; Generated ; 83.333  ; 12.0 MHz   ; 0.000 ; 41.666 ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; sys_clk ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] }                              ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; Generated ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] }                              ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ; Generated ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[2] }                              ;
; sys_clk                                                                           ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { sys_clk }                                                                           ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk } ;
+-----------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                      ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                        ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
; 51.76 MHz  ; 51.76 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ;      ;
; 103.97 MHz ; 103.97 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;      ;
; 177.81 MHz ; 177.81 MHz      ; aud_bclk                                                                          ;      ;
; 229.41 MHz ; 229.41 MHz      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;      ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                        ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; -3.359 ; -125.244      ;
; aud_bclk                                                                          ; -2.973 ; -174.597      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; -0.123 ; -0.123        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ; 90.382 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                         ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; -0.218 ; -0.218        ;
; aud_bclk                                                                          ; 0.312  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ; 0.452  ; 0.000         ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.454  ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 13.002 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 93.785 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.706 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.016 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                          ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; aud_bclk                                                                          ; -3.201 ; -162.790      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; -1.487 ; -90.707       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; 9.578  ; 0.000         ;
; sys_clk                                                                           ; 9.934  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ; 49.718 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                             ; Launch Clock                                                                      ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; -3.359 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.280      ;
; -3.359 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.280      ;
; -3.359 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.280      ;
; -3.359 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.280      ;
; -3.359 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.280      ;
; -3.359 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.280      ;
; -3.225 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.146      ;
; -3.225 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.146      ;
; -3.225 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.146      ;
; -3.225 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.146      ;
; -3.225 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.146      ;
; -3.225 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.146      ;
; -3.213 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.550     ; 3.664      ;
; -3.175 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.383      ; 4.559      ;
; -3.137 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.383      ; 4.521      ;
; -3.090 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.011      ;
; -3.090 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.011      ;
; -3.090 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.011      ;
; -3.090 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.011      ;
; -3.090 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.011      ;
; -3.090 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 4.011      ;
; -3.061 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.982      ;
; -3.061 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.982      ;
; -3.061 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.982      ;
; -3.061 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.982      ;
; -3.061 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.982      ;
; -3.061 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.982      ;
; -2.911 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.832      ;
; -2.906 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.373      ; 4.280      ;
; -2.774 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[3]            ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.383      ; 4.158      ;
; -2.772 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.373      ; 4.146      ;
; -2.748 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.099     ; 3.650      ;
; -2.742 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.383      ; 4.126      ;
; -2.707 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.551     ; 3.157      ;
; -2.703 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.625      ;
; -2.690 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.611      ;
; -2.683 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.604      ;
; -2.674 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.596      ;
; -2.649 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.571      ;
; -2.645 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.383      ; 4.029      ;
; -2.637 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.373      ; 4.011      ;
; -2.627 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.383      ; 4.011      ;
; -2.608 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.373      ; 3.982      ;
; -2.599 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.551     ; 3.049      ;
; -2.595 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.516      ;
; -2.573 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.495      ;
; -2.566 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.479      ;
; -2.555 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[2]            ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.383      ; 3.939      ;
; -2.550 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.471      ;
; -2.550 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.471      ;
; -2.550 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.471      ;
; -2.550 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.471      ;
; -2.550 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.471      ;
; -2.550 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.471      ;
; -2.528 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.449      ;
; -2.526 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.448      ;
; -2.500 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[1]               ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.383      ; 3.884      ;
; -2.494 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.415      ;
; -2.479 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[4]            ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.383      ; 3.863      ;
; -2.475 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[2]               ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.383      ; 3.859      ;
; -2.466 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.387      ;
; -2.466 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.387      ;
; -2.466 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.387      ;
; -2.466 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.387      ;
; -2.466 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.387      ;
; -2.466 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.387      ;
; -2.462 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.383      ;
; -2.462 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.383      ;
; -2.462 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.383      ;
; -2.462 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.383      ;
; -2.462 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.383      ;
; -2.462 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.383      ;
; -2.428 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[6]            ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.383      ; 3.812      ;
; -2.422 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.343      ;
; -2.422 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.343      ;
; -2.422 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.343      ;
; -2.422 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.343      ;
; -2.422 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.343      ;
; -2.422 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.343      ;
; -2.413 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.334      ;
; -2.401 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.323      ;
; -2.390 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.311      ;
; -2.390 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.311      ;
; -2.390 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.311      ;
; -2.390 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.311      ;
; -2.390 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.311      ;
; -2.390 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.311      ;
; -2.388 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.309      ;
; -2.342 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.263      ;
; -2.323 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.383      ; 3.707      ;
; -2.309 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.230      ;
; -2.309 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.230      ;
; -2.309 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.230      ;
; -2.309 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.230      ;
; -2.309 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.230      ;
; -2.309 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.230      ;
; -2.309 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.230      ;
; -2.309 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.230      ;
; -2.294 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.383      ; 3.678      ;
; -2.282 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.204      ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'aud_bclk'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.973 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.144      ; 4.138      ;
; -2.972 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.144      ; 4.137      ;
; -2.905 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.171      ; 4.097      ;
; -2.904 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.171      ; 4.096      ;
; -2.903 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.129      ; 4.053      ;
; -2.902 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.129      ; 4.052      ;
; -2.830 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.171      ; 4.022      ;
; -2.829 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.171      ; 4.021      ;
; -2.781 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.129      ; 3.931      ;
; -2.780 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.129      ; 3.930      ;
; -2.756 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.144      ; 3.921      ;
; -2.755 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.144      ; 3.920      ;
; -2.703 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.055     ; 3.669      ;
; -2.703 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.055     ; 3.669      ;
; -2.703 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.055     ; 3.669      ;
; -2.703 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.055     ; 3.669      ;
; -2.703 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.055     ; 3.669      ;
; -2.703 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.055     ; 3.669      ;
; -2.703 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.055     ; 3.669      ;
; -2.672 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.054     ; 3.639      ;
; -2.671 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.054     ; 3.638      ;
; -2.660 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.628      ;
; -2.660 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.628      ;
; -2.660 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.628      ;
; -2.660 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.628      ;
; -2.660 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.628      ;
; -2.660 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.628      ;
; -2.660 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.628      ;
; -2.658 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.095     ; 3.584      ;
; -2.658 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.095     ; 3.584      ;
; -2.658 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.095     ; 3.584      ;
; -2.658 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.095     ; 3.584      ;
; -2.658 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.095     ; 3.584      ;
; -2.658 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.095     ; 3.584      ;
; -2.658 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.095     ; 3.584      ;
; -2.607 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.144      ; 3.772      ;
; -2.606 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.144      ; 3.771      ;
; -2.585 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.553      ;
; -2.585 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.553      ;
; -2.585 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.553      ;
; -2.585 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.553      ;
; -2.585 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.553      ;
; -2.585 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.553      ;
; -2.585 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.553      ;
; -2.536 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.095     ; 3.462      ;
; -2.536 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.095     ; 3.462      ;
; -2.536 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.095     ; 3.462      ;
; -2.536 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.095     ; 3.462      ;
; -2.536 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.095     ; 3.462      ;
; -2.536 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.095     ; 3.462      ;
; -2.536 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.095     ; 3.462      ;
; -2.530 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.129      ; 3.680      ;
; -2.529 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.129      ; 3.679      ;
; -2.526 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.559      ; 4.106      ;
; -2.525 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.559      ; 4.105      ;
; -2.523 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0 ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.343      ; 3.934      ;
; -2.523 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_we_reg       ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.343      ; 3.934      ;
; -2.522 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.350      ; 3.940      ;
; -2.518 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.369     ; 3.170      ;
; -2.518 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.369     ; 3.170      ;
; -2.518 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.369     ; 3.170      ;
; -2.518 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.369     ; 3.170      ;
; -2.518 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.369     ; 3.170      ;
; -2.518 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.369     ; 3.170      ;
; -2.518 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.369     ; 3.170      ;
; -2.487 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.299      ; 3.807      ;
; -2.486 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.055     ; 3.452      ;
; -2.486 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.055     ; 3.452      ;
; -2.486 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.055     ; 3.452      ;
; -2.486 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.055     ; 3.452      ;
; -2.486 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.055     ; 3.452      ;
; -2.486 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.055     ; 3.452      ;
; -2.486 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.055     ; 3.452      ;
; -2.465 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[1]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.129      ; 3.615      ;
; -2.464 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[1]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.129      ; 3.614      ;
; -2.455 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_we_reg       ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.370      ; 3.893      ;
; -2.455 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0 ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.370      ; 3.893      ;
; -2.454 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.377      ; 3.899      ;
; -2.453 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0 ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.328      ; 3.849      ;
; -2.453 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_we_reg       ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.328      ; 3.849      ;
; -2.452 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.335      ; 3.855      ;
; -2.422 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[15]                                                                               ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.492      ; 3.935      ;
; -2.422 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]                                                                               ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.492      ; 3.935      ;
; -2.422 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[9]                                                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.492      ; 3.935      ;
; -2.422 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[6]                                                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.492      ; 3.935      ;
; -2.422 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[2]                                                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.492      ; 3.935      ;
; -2.422 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[1]                                                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.492      ; 3.935      ;
; -2.419 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.326      ; 3.766      ;
; -2.418 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.066     ; 3.373      ;
; -2.418 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.066     ; 3.373      ;
; -2.418 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[1]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.066     ; 3.373      ;
; -2.418 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.066     ; 3.373      ;
; -2.417 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.284      ; 3.722      ;
; -2.400 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[15]                                                                               ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.492      ; 3.913      ;
; -2.400 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]                                                                               ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.492      ; 3.913      ;
; -2.400 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[9]                                                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.492      ; 3.913      ;
; -2.400 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[6]                                                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.492      ; 3.913      ;
; -2.400 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[2]                                                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.492      ; 3.913      ;
; -2.400 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[1]                                                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.492      ; 3.913      ;
; -2.392 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[0] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.171      ; 3.584      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                                                      ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.123 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                             ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                             ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.017     ; 0.818      ;
; 0.337  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                             ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                             ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.017     ; 0.858      ;
; 0.680  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 19.674     ;
; 0.696  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 19.698     ;
; 0.852  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 19.542     ;
; 0.854  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 19.540     ;
; 0.898  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 19.456     ;
; 0.913  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 19.441     ;
; 0.913  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 19.441     ;
; 0.913  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 19.441     ;
; 0.913  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 19.441     ;
; 0.913  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 19.441     ;
; 0.914  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 19.480     ;
; 1.070  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 19.324     ;
; 1.072  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 19.322     ;
; 1.131  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 19.223     ;
; 1.131  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 19.223     ;
; 1.131  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 19.223     ;
; 1.131  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 19.223     ;
; 1.131  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 19.223     ;
; 1.260  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 19.094     ;
; 1.266  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 19.088     ;
; 1.276  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 19.118     ;
; 1.432  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 18.962     ;
; 1.434  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 18.960     ;
; 1.484  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 18.870     ;
; 1.486  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 18.868     ;
; 1.493  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 18.861     ;
; 1.493  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 18.861     ;
; 1.493  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 18.861     ;
; 1.493  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 18.861     ;
; 1.493  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 18.861     ;
; 1.502  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 18.892     ;
; 1.658  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 18.736     ;
; 1.660  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 18.734     ;
; 1.719  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 18.635     ;
; 1.719  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 18.635     ;
; 1.719  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 18.635     ;
; 1.719  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 18.635     ;
; 1.719  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 18.635     ;
; 1.846  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 18.508     ;
; 2.072  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 18.282     ;
; 2.791  ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 17.150     ;
; 2.929  ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 16.970     ;
; 2.955  ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 16.944     ;
; 2.979  ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 16.962     ;
; 2.989  ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 16.910     ;
; 3.132  ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 16.809     ;
; 3.170  ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 16.771     ;
; 3.172  ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][3] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 16.726     ;
; 3.263  ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 16.636     ;
; 3.293  ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 16.648     ;
; 3.422  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 16.932     ;
; 3.426  ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 16.473     ;
; 3.438  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 16.956     ;
; 3.458  ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 16.483     ;
; 3.483  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 16.871     ;
; 3.499  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 16.895     ;
; 3.571  ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][4] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 16.328     ;
; 3.594  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 16.800     ;
; 3.596  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 16.798     ;
; 3.655  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 16.699     ;
; 3.655  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 16.699     ;
; 3.655  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 16.699     ;
; 3.655  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 16.699     ;
; 3.655  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 16.699     ;
; 3.655  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 16.739     ;
; 3.657  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 16.737     ;
; 3.716  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 16.638     ;
; 3.716  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 16.638     ;
; 3.716  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 16.638     ;
; 3.716  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 16.638     ;
; 3.716  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 16.638     ;
; 3.717  ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][6] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 16.182     ;
; 3.743  ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 16.651     ;
; 3.804  ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 16.590     ;
; 3.807  ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][5] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 16.092     ;
; 3.841  ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 16.100     ;
; 3.955  ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][7] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 15.944     ;
; 4.008  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 16.346     ;
; 4.069  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 16.285     ;
; 4.142  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 16.252     ;
; 4.360  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 16.034     ;
; 4.722  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 15.672     ;
; 4.948  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 15.446     ;
; 5.330  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 15.024     ;
; 5.346  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 15.048     ;
; 5.376  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 15.018     ;
; 5.445  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[24]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 14.909     ;
; 5.461  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[24]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 14.933     ;
; 5.502  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 14.892     ;
; 5.504  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 14.890     ;
; 5.563  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 14.791     ;
; 5.563  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 14.791     ;
; 5.563  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 14.791     ;
; 5.563  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 14.791     ;
; 5.563  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.353      ; 14.791     ;
; 5.594  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 14.800     ;
; 5.617  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[24]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 14.777     ;
; 5.619  ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[24]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.393      ; 14.775     ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 90.382 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.538      ;
; 90.382 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.538      ;
; 90.382 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.538      ;
; 90.382 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.538      ;
; 90.382 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.538      ;
; 90.382 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.538      ;
; 90.425 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.495      ;
; 90.425 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.495      ;
; 90.425 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.495      ;
; 90.425 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.495      ;
; 90.425 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.495      ;
; 90.425 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.495      ;
; 90.463 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.457      ;
; 90.463 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.457      ;
; 90.463 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.457      ;
; 90.463 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.457      ;
; 90.463 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.457      ;
; 90.463 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.457      ;
; 90.548 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.372      ;
; 90.591 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.329      ;
; 90.629 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.291      ;
; 90.660 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.260      ;
; 90.660 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.260      ;
; 90.660 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.260      ;
; 90.660 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.260      ;
; 90.660 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.260      ;
; 90.660 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.260      ;
; 90.701 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.219      ;
; 90.701 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.219      ;
; 90.701 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.219      ;
; 90.701 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.219      ;
; 90.701 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.219      ;
; 90.701 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.219      ;
; 90.767 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.153      ;
; 90.767 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.153      ;
; 90.767 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.153      ;
; 90.767 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.153      ;
; 90.767 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.153      ;
; 90.767 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.153      ;
; 90.779 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.141      ;
; 90.779 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.141      ;
; 90.779 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.141      ;
; 90.779 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.141      ;
; 90.779 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.141      ;
; 90.779 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.141      ;
; 90.826 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.094      ;
; 90.837 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.083      ;
; 90.837 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.083      ;
; 90.837 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.083      ;
; 90.837 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.083      ;
; 90.837 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.083      ;
; 90.837 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.083      ;
; 90.839 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 9.079      ;
; 90.839 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 9.079      ;
; 90.839 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 9.079      ;
; 90.839 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 9.079      ;
; 90.839 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 9.079      ;
; 90.839 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 9.079      ;
; 90.867 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 9.053      ;
; 90.883 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 9.035      ;
; 90.883 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 9.035      ;
; 90.883 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 9.035      ;
; 90.883 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 9.035      ;
; 90.883 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 9.035      ;
; 90.883 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 9.035      ;
; 90.897 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 9.021      ;
; 90.897 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 9.021      ;
; 90.897 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 9.021      ;
; 90.897 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 9.021      ;
; 90.897 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 9.021      ;
; 90.897 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 9.021      ;
; 90.924 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.994      ;
; 90.924 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.994      ;
; 90.924 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.994      ;
; 90.924 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.994      ;
; 90.924 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.994      ;
; 90.924 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.994      ;
; 90.933 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 8.987      ;
; 90.945 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 8.975      ;
; 91.003 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.081     ; 8.917      ;
; 91.005 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.913      ;
; 91.008 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.910      ;
; 91.008 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.910      ;
; 91.008 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.910      ;
; 91.008 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.910      ;
; 91.008 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.910      ;
; 91.008 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.910      ;
; 91.049 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.869      ;
; 91.063 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.855      ;
; 91.087 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.086     ; 8.828      ;
; 91.090 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.086     ; 8.825      ;
; 91.090 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.828      ;
; 91.143 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.775      ;
; 91.143 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.775      ;
; 91.143 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.775      ;
; 91.143 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.775      ;
; 91.143 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.775      ;
; 91.143 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.775      ;
; 91.149 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.769      ;
; 91.149 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.083     ; 8.769      ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock                                                                      ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.218 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                        ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                                               ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.409      ; 0.764      ;
; 0.264  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                        ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                                               ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.409      ; 0.746      ;
; 0.396  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[30]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.138      ;
; 0.404  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[33]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.143      ;
; 0.404  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[59]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.486      ; 1.144      ;
; 0.407  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[70]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.142      ;
; 0.407  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[17]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.149      ;
; 0.409  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[26]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.151      ;
; 0.412  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[14]                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.165      ;
; 0.412  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[18]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.154      ;
; 0.413  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[62]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.147      ;
; 0.415  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[23]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.157      ;
; 0.415  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[31]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.157      ;
; 0.416  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[22]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.158      ;
; 0.418  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[78]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.153      ;
; 0.420  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[6][3]                                                                                                                     ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1191:auto_generated|ram_block1a0~porta_address_reg0                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.151      ;
; 0.420  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[71]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.154      ;
; 0.420  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[85]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.154      ;
; 0.424  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[20]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.166      ;
; 0.425  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[91]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.486      ; 1.165      ;
; 0.426  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[21]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.157      ;
; 0.428  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[16]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.170      ;
; 0.428  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[21]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.170      ;
; 0.428  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[27]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.170      ;
; 0.430  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[28]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.172      ;
; 0.431  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[7]                                                                                                                       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.162      ;
; 0.433  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[29]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.175      ;
; 0.437  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[0]                                                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.165      ;
; 0.439  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[25]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.181      ;
; 0.441  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[0][1]                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.173      ;
; 0.441  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[23]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.182      ;
; 0.442  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[24]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.184      ;
; 0.442  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[6][2]                                                                                                                     ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_v091:auto_generated|ram_block1a0~porta_address_reg0                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.170      ;
; 0.444  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[19]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.178      ;
; 0.444  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[19]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.488      ; 1.186      ;
; 0.446  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[12]                                                                                                                                                     ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.174      ;
; 0.450  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[109]                                                                                                                     ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.191      ;
; 0.451  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                                                                                                                          ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                                                                                                                          ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                                                                                                                          ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                                                                                                                          ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                                                                                                                          ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                                                                                                                          ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                                                                                                                          ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[0][2]                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.184      ;
; 0.452  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                                                                                                                   ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                                                                                                                   ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                                                                                                                   ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                                                                                                                   ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                                                                                                                   ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                                                                                                                   ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                                                                                                                   ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                                                                                                                   ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.01                                                                                                                                                                                                          ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.01                                                                                                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.00                                                                                                                                                                                                          ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.00                                                                                                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.10                                                                                                                                                                                                          ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.10                                                                                                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|anb                                                                                                                                 ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|anb                                                                                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|was_stalled                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|was_stalled                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|dffe_af                              ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|dffe_af                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|max_reached                                                                                             ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|max_reached                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.stall                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.stall                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|rd_en                                                                                                                                                                                                                  ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|rd_en                                                                                                                                                                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n                                                                                                                                                                                                              ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n                                                                                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|state                                                                                                                                                                                                                  ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|state                                                                                                                                                                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|delay_cnt[0]                                                                                                                                                                                                           ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|delay_cnt[0]                                                                                                                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sop                                                                                                                                                                     ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sop                                                                                                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_sel                                                                                                                                                                 ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_sel                                                                                                                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[1]                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[1]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[3]                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[3]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[0]                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[0]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[2]                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[2]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.DISABLE                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.DISABLE                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.BLOCK_READY                                                                  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.BLOCK_READY                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.end1                                                                                   ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.end1                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|p[1]                                                                                                                     ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|p[1]                                                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_rdy_int                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_rdy_int                                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.HOLD                                                                                                             ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.HOLD                                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.RUN_CNT                                                                                                          ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.RUN_CNT                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.IDLE                                                                                                             ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.IDLE                                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|str_count_en                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|str_count_en                                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[0] ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[0]                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[1] ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[1]                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[2] ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[2]                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                                                           ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.LPP_C_OUTPUT                                                                                                                                                 ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.LPP_C_OUTPUT                                                                                                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                   ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.start                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.start                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_start                                                                                              ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_start                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.455  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[6]                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.489      ; 1.198      ;
; 0.456  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[97]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.486      ; 1.196      ;
; 0.460  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[44]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.491      ; 1.205      ;
; 0.462  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[111]                                                                                                                     ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.197      ;
; 0.465  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|p[0]                                                                                                                     ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|p[0]                                                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_a_bus[8]                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.193      ;
; 0.465  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[110]                                                                                                                     ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.202      ;
; 0.465  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|rd_ptr_lsb      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|rd_ptr_lsb                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[18]                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.199      ;
; 0.468  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[38]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.198      ;
; 0.472  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[11]                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.489      ; 1.215      ;
; 0.477  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[124]                                                                                                                     ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.512      ; 1.243      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'aud_bclk'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[14]                                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.467      ; 0.991      ;
; 0.313 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[11]                                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.467      ; 0.992      ;
; 0.313 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[5]                                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.467      ; 0.992      ;
; 0.313 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[3]                                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.467      ; 0.992      ;
; 0.314 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[12]                                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.467      ; 0.993      ;
; 0.355 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[7]                                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.467      ; 1.034      ;
; 0.419 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.064      ; 1.695      ;
; 0.419 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.064      ; 1.695      ;
; 0.485 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.513 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[0]                                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.473      ; 1.198      ;
; 0.542 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[4]                                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.473      ; 1.227      ;
; 0.543 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.055      ; 0.810      ;
; 0.553 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.726      ; 1.491      ;
; 0.560 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.583      ; 1.397      ;
; 0.576 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[15]                                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.640      ; 1.428      ;
; 0.599 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[6]                                                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.689      ; 1.542      ;
; 0.608 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[1]                                                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.689      ; 1.551      ;
; 0.637 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.064      ; 1.913      ;
; 0.640 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.064      ; 1.916      ;
; 0.641 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.064      ; 1.917      ;
; 0.642 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.597      ; 1.493      ;
; 0.645 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.064      ; 1.921      ;
; 0.653 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.055      ; 0.920      ;
; 0.659 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.064      ; 1.935      ;
; 0.662 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[2]                                                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.689      ; 1.605      ;
; 0.668 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]                                                                                 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.689      ; 1.611      ;
; 0.669 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.531      ; 1.412      ;
; 0.680 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[9]                                                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.689      ; 1.623      ;
; 0.685 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.064      ; 1.961      ;
; 0.688 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.064      ; 1.964      ;
; 0.702 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.720      ; 1.634      ;
; 0.716 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.720      ; 1.648      ;
; 0.720 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[15]                                                                                 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.689      ; 1.663      ;
; 0.725 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.517      ; 1.454      ;
; 0.758 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.064      ; 2.034      ;
; 0.761 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.064      ; 2.037      ;
; 0.762 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.064      ; 2.038      ;
; 0.764 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.720      ; 1.696      ;
; 0.766 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[1]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.583      ; 1.603      ;
; 0.767 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.055      ; 1.034      ;
; 0.772 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.531      ; 1.515      ;
; 0.777 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[8]                                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.473      ; 1.462      ;
; 0.790 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.055      ; 1.057      ;
; 0.798 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[10]                                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.473      ; 1.483      ;
; 0.801 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 1.062      ;
; 0.802 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 1.063      ;
; 0.802 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[3]                                                                                          ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[3]                                                                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 1.063      ;
; 0.803 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[5]                                                                                          ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[5]                                                                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 1.064      ;
; 0.804 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 1.065      ;
; 0.804 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 1.065      ;
; 0.805 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 1.066      ;
; 0.805 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[4]                                                                                          ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[4]                                                                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 1.066      ;
; 0.806 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[2]                                                                                          ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[2]                                                                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 1.067      ;
; 0.814 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]                                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.232     ; 0.794      ;
; 0.815 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.054      ; 1.081      ;
; 0.816 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[6]                                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.232     ; 0.796      ;
; 0.820 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[1]                                                                                          ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[1]                                                                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 1.081      ;
; 0.822 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.726      ; 1.760      ;
; 0.825 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.726      ; 1.763      ;
; 0.829 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[0]                                                                                          ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[0]                                                                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 1.090      ;
; 0.848 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[0]                                                                                      ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                         ; aud_bclk     ; aud_bclk    ; -0.500       ; 0.751      ; 1.311      ;
; 0.850 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 1.111      ;
; 0.897 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.355      ; 1.464      ;
; 0.906 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[12]                                                                                 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.330      ; 1.490      ;
; 0.927 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.720      ; 1.859      ;
; 0.928 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.064      ; 2.204      ;
; 0.936 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[11]                                                                                 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.330      ; 1.520      ;
; 0.950 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[2] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.313      ; 1.475      ;
; 0.962 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.726      ; 1.900      ;
; 0.965 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.064      ; 2.241      ;
; 0.970 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.280      ; 1.462      ;
; 0.976 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.280      ; 1.468      ;
; 0.992 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.726      ; 1.930      ;
; 1.001 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.064      ; 2.277      ;
; 1.002 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.726      ; 1.940      ;
; 1.003 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[7]                                                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.330      ; 1.587      ;
; 1.004 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.064      ; 2.280      ;
; 1.005 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.064      ; 2.281      ;
; 1.005 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.064      ; 2.281      ;
; 1.011 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.064      ; 2.287      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.452 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.10                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.10                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.483 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.777      ;
; 0.498 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.792      ;
; 0.502 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[6] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[2] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.796      ;
; 0.517 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.811      ;
; 0.569 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~portb_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 1.218      ;
; 0.569 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~portb_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 1.218      ;
; 0.575 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~portb_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 1.224      ;
; 0.599 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~portb_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 1.248      ;
; 0.625 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.919      ;
; 0.659 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.953      ;
; 0.682 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[0] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.975      ;
; 0.698 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.10                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.992      ;
; 0.699 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[7] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.992      ;
; 0.732 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.026      ;
; 0.732 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.025      ;
; 0.742 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.01                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.10                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.036      ;
; 0.754 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                   ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.048      ;
; 0.754 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.048      ;
; 0.761 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.765 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.059      ;
; 0.766 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.01                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.060      ;
; 0.769 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.063      ;
; 0.771 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.065      ;
; 0.771 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.065      ;
; 0.771 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.065      ;
; 0.772 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.066      ;
; 0.777 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.071      ;
; 0.777 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.071      ;
; 0.778 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.072      ;
; 0.778 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.072      ;
; 0.779 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.073      ;
; 0.779 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.073      ;
; 0.779 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.073      ;
; 0.781 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                   ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.075      ;
; 0.781 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.075      ;
; 0.782 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.076      ;
; 0.782 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.076      ;
; 0.783 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.077      ;
; 0.786 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.080      ;
; 0.787 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.081      ;
; 0.790 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.084      ;
; 0.793 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.087      ;
; 0.795 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.089      ;
; 0.795 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.089      ;
; 0.796 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.090      ;
; 0.797 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.091      ;
; 0.798 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.092      ;
; 0.798 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.092      ;
; 0.801 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.095      ;
; 0.803 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.097      ;
; 0.811 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.105      ;
; 0.821 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.115      ;
; 0.838 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.131      ;
; 0.873 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.166      ;
; 0.939 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[1] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.232      ;
; 0.953 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.247      ;
; 1.003 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[4] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.295      ;
; 1.006 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.300      ;
; 1.046 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.339      ;
; 1.046 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.340      ;
; 1.049 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.343      ;
; 1.052 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.346      ;
; 1.068 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.362      ;
; 1.116 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.121 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.10                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.415      ;
; 1.123 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.419      ;
; 1.126 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.420      ;
; 1.128 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.422      ;
; 1.131 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.425      ;
; 1.132 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.426      ;
; 1.132 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.426      ;
; 1.132 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.426      ;
; 1.132 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.426      ;
; 1.133 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.427      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                                                                      ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.454 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle         ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle         ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 0.758      ;
; 0.501 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle         ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.793      ;
; 0.505 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.797      ;
; 0.558 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|i2c_done                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.850      ;
; 0.606 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 0.897      ;
; 0.614 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[7]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 0.905      ;
; 0.627 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[14]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 0.918      ;
; 0.630 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[13]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 0.921      ;
; 0.723 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.551      ; 1.486      ;
; 0.745 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.038      ;
; 0.748 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.040      ;
; 0.752 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.044      ;
; 0.757 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.049      ;
; 0.758 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.050      ;
; 0.772 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.064      ;
; 0.790 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.082      ;
; 0.790 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.082      ;
; 0.790 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.098      ; 1.100      ;
; 0.796 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.088      ;
; 0.807 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.099      ;
; 0.814 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.106      ;
; 0.818 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.109      ;
; 0.824 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.116      ;
; 0.837 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.551      ; 1.600      ;
; 0.838 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[7]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.129      ;
; 0.843 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.134      ;
; 0.846 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.551      ; 1.609      ;
; 0.858 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[13]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.149      ;
; 0.860 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[14]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.151      ;
; 0.868 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.551      ; 1.631      ;
; 0.870 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.161      ;
; 0.883 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[11]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.174      ;
; 0.893 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[11]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.184      ;
; 0.936 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.551      ; 1.699      ;
; 0.952 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.551      ; 1.715      ;
; 0.979 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8        ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.271      ;
; 0.984 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.276      ;
; 1.001 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.292      ;
; 1.023 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[5]              ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.082      ; 1.317      ;
; 1.025 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[3]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[3]              ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.083      ; 1.320      ;
; 1.037 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_exec          ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.329      ;
; 1.046 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[9]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[1]                 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.083      ; 1.341      ;
; 1.048 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.339      ;
; 1.048 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.339      ;
; 1.051 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[4]                 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.082      ; 1.345      ;
; 1.057 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[4]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[4]              ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.082      ; 1.351      ;
; 1.060 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[10]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.352      ;
; 1.063 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[0]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.355      ;
; 1.065 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[9]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.357      ;
; 1.065 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle         ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.357      ;
; 1.078 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.370      ;
; 1.086 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.377      ;
; 1.097 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.389      ;
; 1.097 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.389      ;
; 1.100 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[13]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[7]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.394      ;
; 1.106 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.398      ;
; 1.107 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.399      ;
; 1.109 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.401      ;
; 1.118 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[11]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[3]                 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.082      ; 1.413      ;
; 1.123 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle         ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.415      ;
; 1.127 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.419      ;
; 1.133 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|i2c_done                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.425      ;
; 1.134 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.426      ;
; 1.143 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.435      ;
; 1.143 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.435      ;
; 1.155 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.446      ;
; 1.165 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_exec          ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.457      ;
; 1.168 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.460      ;
; 1.168 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.460      ;
; 1.173 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8        ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.465      ;
; 1.177 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.469      ;
; 1.185 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.477      ;
; 1.197 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[11]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.489      ;
; 1.200 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[6]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.492      ;
; 1.205 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.497      ;
; 1.206 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.562      ; 1.980      ;
; 1.210 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[0]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[0]              ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.083      ; 1.505      ;
; 1.213 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.562      ; 1.987      ;
; 1.214 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.505      ;
; 1.216 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.562      ; 1.990      ;
; 1.223 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.515      ;
; 1.223 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop         ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.515      ;
; 1.223 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8        ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.515      ;
; 1.229 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.521      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[12]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 6.915      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[13]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 6.915      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[14]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 6.915      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[15]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 6.915      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[16]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 6.915      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[17]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 6.915      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[18]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 6.915      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[23]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 6.892      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[26]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 6.892      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[27]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 6.892      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[28]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 6.892      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[29]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 6.892      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[30]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 6.892      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[35]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 6.892      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[23]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 6.892      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[25]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 6.892      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 6.892      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[27]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 6.892      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[28]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 6.892      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[29]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 6.892      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[30]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 6.892      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[33]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 6.892      ;
; 13.002 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[35]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 6.892      ;
; 13.003 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[12]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.890      ;
; 13.003 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[13]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.890      ;
; 13.003 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[14]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.890      ;
; 13.003 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[15]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.890      ;
; 13.003 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.890      ;
; 13.003 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.890      ;
; 13.003 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[19]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.890      ;
; 13.003 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.890      ;
; 13.003 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[37]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.890      ;
; 13.003 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.890      ;
; 13.003 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[24]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.890      ;
; 13.003 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[32]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.890      ;
; 13.003 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[34]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.890      ;
; 13.003 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[36]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.890      ;
; 13.007 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 6.929      ;
; 13.007 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 6.929      ;
; 13.007 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 6.929      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[0]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 6.910      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[1]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 6.910      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 6.910      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[2]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 6.910      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 6.910      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|dffe_af                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 6.915      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 6.915      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 6.915      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 6.915      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|empty_dff                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 6.915      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|usedw_is_0_dff                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 6.915      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|usedw_is_1_dff                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 6.915      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[31]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.927      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[30]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.927      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[29]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.927      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[28]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.927      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[27]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.927      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[26]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.927      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[25]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.927      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[24]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.927      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[23]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.927      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[22]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.927      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[21]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.927      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[20]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.927      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[19]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.927      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[18]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.927      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[17]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.927      ;
; 13.008 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[16]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.927      ;
; 13.013 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_valid_s                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.099     ; 6.889      ;
; 13.013 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_sop_s                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.099     ; 6.889      ;
; 13.013 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.start                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.099     ; 6.889      ;
; 13.013 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.st_err                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.099     ; 6.889      ;
; 13.013 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.end1                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.099     ; 6.889      ;
; 13.013 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.run1                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.099     ; 6.889      ;
; 13.013 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[4]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.099     ; 6.889      ;
; 13.013 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[3]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.099     ; 6.889      ;
; 13.013 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[5]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.099     ; 6.889      ;
; 13.013 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[0]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.099     ; 6.889      ;
; 13.013 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[2]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.099     ; 6.889      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[21]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.879      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[6]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.879      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[7]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.879      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[8]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.879      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[9]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.879      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[10]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.879      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[11]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.879      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[19]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 6.907      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[20]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 6.907      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[37]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 6.907      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[22]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 6.907      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[24]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 6.907      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[25]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 6.907      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[21]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.879      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[6]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.879      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[7]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.879      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[8]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.879      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[9]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.879      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[10]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.879      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[11]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 6.879      ;
; 13.014 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[16]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 6.877      ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 93.785 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 6.142      ;
; 93.785 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 6.142      ;
; 93.785 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 6.142      ;
; 93.785 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 6.142      ;
; 93.785 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 6.142      ;
; 93.785 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 6.142      ;
; 93.785 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 6.142      ;
; 93.785 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 6.142      ;
; 93.785 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 6.142      ;
; 93.785 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 6.142      ;
; 93.785 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 6.142      ;
; 94.114 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.076     ; 5.811      ;
; 94.114 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.076     ; 5.811      ;
; 94.114 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.076     ; 5.811      ;
; 94.114 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.076     ; 5.811      ;
; 94.114 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.076     ; 5.811      ;
; 94.114 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.076     ; 5.811      ;
; 94.114 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.076     ; 5.811      ;
; 94.114 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.076     ; 5.811      ;
; 94.114 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.076     ; 5.811      ;
; 94.114 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.076     ; 5.811      ;
; 94.114 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.076     ; 5.811      ;
; 94.193 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.066     ; 5.742      ;
; 94.193 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.066     ; 5.742      ;
; 94.193 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.066     ; 5.742      ;
; 94.193 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.066     ; 5.742      ;
; 94.193 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.066     ; 5.742      ;
; 94.193 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.066     ; 5.742      ;
; 94.193 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.066     ; 5.742      ;
; 94.193 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.066     ; 5.742      ;
; 94.193 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.066     ; 5.742      ;
; 94.193 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.066     ; 5.742      ;
; 94.193 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.066     ; 5.742      ;
; 94.299 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.628      ;
; 94.299 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.628      ;
; 94.299 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.628      ;
; 94.299 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.628      ;
; 94.299 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.628      ;
; 94.299 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.628      ;
; 94.299 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.628      ;
; 94.299 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.628      ;
; 94.299 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.628      ;
; 94.299 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.628      ;
; 94.299 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.628      ;
; 94.340 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 5.588      ;
; 94.340 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 5.588      ;
; 94.340 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 5.588      ;
; 94.340 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 5.588      ;
; 94.340 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 5.588      ;
; 94.340 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 5.588      ;
; 94.340 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 5.588      ;
; 94.340 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 5.588      ;
; 94.340 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 5.588      ;
; 94.340 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 5.588      ;
; 94.340 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 5.588      ;
; 94.351 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.576      ;
; 94.351 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.576      ;
; 94.351 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.576      ;
; 94.351 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.576      ;
; 94.351 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.576      ;
; 94.351 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.576      ;
; 94.351 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.576      ;
; 94.351 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.576      ;
; 94.351 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.576      ;
; 94.351 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.576      ;
; 94.351 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.576      ;
; 94.354 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.573      ;
; 94.354 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.573      ;
; 94.354 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.573      ;
; 94.354 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.573      ;
; 94.354 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.573      ;
; 94.354 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.573      ;
; 94.354 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.573      ;
; 94.354 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.573      ;
; 94.354 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.573      ;
; 94.354 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.573      ;
; 94.354 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.573      ;
; 94.358 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.569      ;
; 94.358 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.569      ;
; 94.358 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.569      ;
; 94.358 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.569      ;
; 94.358 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.569      ;
; 94.358 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.569      ;
; 94.358 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.569      ;
; 94.358 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.569      ;
; 94.358 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.569      ;
; 94.358 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.569      ;
; 94.358 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.569      ;
; 94.472 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.455      ;
; 94.472 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.455      ;
; 94.472 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.455      ;
; 94.472 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.455      ;
; 94.472 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.455      ;
; 94.472 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.455      ;
; 94.472 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.455      ;
; 94.472 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.455      ;
; 94.472 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.455      ;
; 94.472 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.455      ;
; 94.472 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 5.455      ;
; 94.522 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.068     ; 5.411      ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.706 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.006      ;
; 3.706 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.006      ;
; 3.706 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.006      ;
; 3.706 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.006      ;
; 3.706 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.006      ;
; 3.706 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.006      ;
; 3.706 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.006      ;
; 3.706 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.006      ;
; 3.706 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.006      ;
; 3.706 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.006      ;
; 3.706 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.006      ;
; 3.735 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.035      ;
; 3.735 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.035      ;
; 3.735 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.035      ;
; 3.735 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.035      ;
; 3.735 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.035      ;
; 3.735 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.035      ;
; 3.735 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.035      ;
; 3.735 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.035      ;
; 3.735 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.035      ;
; 3.735 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.035      ;
; 3.735 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.035      ;
; 3.881 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.181      ;
; 3.881 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.181      ;
; 3.881 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.181      ;
; 3.881 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.181      ;
; 3.881 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.181      ;
; 3.881 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.181      ;
; 3.881 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.181      ;
; 3.881 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.181      ;
; 3.881 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.181      ;
; 3.881 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.181      ;
; 3.881 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.181      ;
; 3.911 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.211      ;
; 3.911 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.211      ;
; 3.911 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.211      ;
; 3.911 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.211      ;
; 3.911 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.211      ;
; 3.911 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.211      ;
; 3.911 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.211      ;
; 3.911 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.211      ;
; 3.911 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.211      ;
; 3.911 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.211      ;
; 3.911 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.211      ;
; 4.049 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.349      ;
; 4.049 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.349      ;
; 4.049 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.349      ;
; 4.049 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.349      ;
; 4.049 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.349      ;
; 4.049 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.349      ;
; 4.049 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.349      ;
; 4.049 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.349      ;
; 4.049 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.349      ;
; 4.049 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.349      ;
; 4.049 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.349      ;
; 4.053 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.355      ;
; 4.053 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.355      ;
; 4.053 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.355      ;
; 4.053 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.355      ;
; 4.053 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.355      ;
; 4.053 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.355      ;
; 4.053 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.355      ;
; 4.053 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.355      ;
; 4.053 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.355      ;
; 4.053 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.355      ;
; 4.053 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.355      ;
; 4.059 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.359      ;
; 4.059 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.359      ;
; 4.059 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.359      ;
; 4.059 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.359      ;
; 4.059 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.359      ;
; 4.059 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.359      ;
; 4.059 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.359      ;
; 4.059 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.359      ;
; 4.059 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.359      ;
; 4.059 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.359      ;
; 4.059 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.359      ;
; 4.078 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.378      ;
; 4.078 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.378      ;
; 4.078 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.378      ;
; 4.078 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.378      ;
; 4.078 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.378      ;
; 4.078 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.378      ;
; 4.078 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.378      ;
; 4.078 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.378      ;
; 4.078 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.378      ;
; 4.078 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.378      ;
; 4.078 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.378      ;
; 4.082 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.384      ;
; 4.082 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.384      ;
; 4.082 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.384      ;
; 4.082 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.384      ;
; 4.082 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.384      ;
; 4.082 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.384      ;
; 4.082 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.384      ;
; 4.082 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.384      ;
; 4.082 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.384      ;
; 4.082 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.384      ;
; 4.082 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.384      ;
; 4.091 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.391      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                                                                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.016 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[19]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 6.324      ;
; 6.016 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[20]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 6.324      ;
; 6.016 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[37]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 6.324      ;
; 6.016 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[22]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 6.324      ;
; 6.016 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[24]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 6.324      ;
; 6.016 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[25]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 6.324      ;
; 6.018 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|valid_ctrl_int                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 6.307      ;
; 6.018 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[32]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 6.303      ;
; 6.018 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[34]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 6.303      ;
; 6.019 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[31]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 6.305      ;
; 6.019 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[33]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 6.305      ;
; 6.019 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[36]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 6.305      ;
; 6.019 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[16]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 6.296      ;
; 6.019 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[31]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 6.301      ;
; 6.020 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[21]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 6.299      ;
; 6.020 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[6]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 6.299      ;
; 6.020 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[7]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 6.299      ;
; 6.020 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[8]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 6.299      ;
; 6.020 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[9]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 6.299      ;
; 6.020 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[10]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 6.299      ;
; 6.020 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[11]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 6.299      ;
; 6.020 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[21]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 6.299      ;
; 6.020 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[6]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 6.299      ;
; 6.020 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[7]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 6.299      ;
; 6.020 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[8]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 6.299      ;
; 6.020 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[9]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 6.299      ;
; 6.020 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[10]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 6.299      ;
; 6.020 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[11]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 6.299      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_valid_s                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 6.309      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_sop_s                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 6.309      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.start                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 6.309      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.st_err                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 6.309      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.end1                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 6.309      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.run1                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 6.309      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|source_packet_error[1]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 6.314      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[6]                                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 6.308      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[0]                                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 6.308      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[2]                                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 6.308      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[1]                                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 6.308      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[3]                                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 6.308      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[4]                                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 6.308      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[5]                                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 6.308      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|was_stalled                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 6.319      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[6]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 6.308      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[4]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 6.309      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[3]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 6.309      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[5]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 6.309      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[0]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 6.309      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[1]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 6.308      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[2]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 6.309      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sink_ready_ctrl_d                                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 6.319      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|sink_stall_reg                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 6.319      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|stall_reg                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 6.319      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sop                                                                                                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 6.319      ;
; 6.021 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|source_stall_reg                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 6.319      ;
; 6.022 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 6.315      ;
; 6.022 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 6.315      ;
; 6.022 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_stall_s                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 6.315      ;
; 6.022 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_start                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 6.315      ;
; 6.024 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|rd_ptr_lsb                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 6.313      ;
; 6.024 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|source_packet_error[0]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 6.315      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|send_sop_s                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 6.318      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|send_eop_s                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 6.318      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[5]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 6.318      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[4]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 6.318      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[0]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 6.318      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[1]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 6.318      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[2]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 6.318      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[3]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 6.318      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[6]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 6.318      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[4]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 6.324      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[0]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 6.324      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[1]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 6.324      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[2]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 6.324      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[3]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 6.324      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[5]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 6.324      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[6]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 6.324      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|max_reached                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 6.324      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.run1                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 6.320      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.start                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 6.320      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.st_err                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 6.321      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|packet_error_s[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 6.321      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.end1                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 6.320      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|packet_error_s[1]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 6.321      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.stall                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 6.321      ;
; 6.025 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_ready_s                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 6.321      ;
; 6.034 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[12]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 6.337      ;
; 6.034 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[13]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 6.337      ;
; 6.034 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[14]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 6.337      ;
; 6.034 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[15]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 6.337      ;
; 6.034 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[16]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 6.337      ;
; 6.034 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[17]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 6.337      ;
; 6.034 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[18]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 6.337      ;
; 6.037 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 6.348      ;
; 6.037 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 6.348      ;
; 6.037 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 6.348      ;
; 6.037 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[23]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 6.317      ;
; 6.037 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[26]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 6.317      ;
; 6.037 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[27]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 6.317      ;
; 6.037 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[28]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 6.317      ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'aud_bclk'                                                                                                                                                                              ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; aud_bclk ; Rise       ; aud_bclk                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[1]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[0]                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[10]                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[11]                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[12]                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[14]                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[15]                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[1]                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[2]                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[3]                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[4]                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[5]                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[6]                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[7]                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[8]                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[9]                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|aud_lrc_d0                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[0]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[10]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[11]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[12]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[13]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[14]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[15]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[1]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[2]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[3]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[4]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[5]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[6]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[7]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[8]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[9]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[0]                                                                                          ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                             ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[0]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[1]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[2]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[3]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[4]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[5]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[6]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[7]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|i2c_done                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[0]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[10]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[11]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[13]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[14]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[1]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[2]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[3]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[4]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[6]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[7]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[8]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[9]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_exec          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7] ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8        ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr      ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle         ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop         ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|i2c_done                  ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                   ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[0]                 ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[1]                 ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[2]                 ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[3]                 ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[4]                 ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[5]                 ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[6]                 ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[0]              ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[1]              ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[2]              ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[3]              ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[4]              ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[5]              ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[6]              ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[7]              ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_exec          ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7] ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT0  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT1  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT10 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT11 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT12 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT13 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT14 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT15 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT2  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT3  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT4  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT5  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT6  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT7  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT8  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT9  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT0  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT1  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT2  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT3  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT4  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT5  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT6  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT7  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9                           ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT1                  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT10                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT11                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT12                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT13                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT14                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT15                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT16                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT17                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT18                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT19                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT2                  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT20                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT21                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT22                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT23                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT3                  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT4                  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT5                  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT6                  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT7                  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT8                  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT9                  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT0  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT1  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT10 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT11 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT12 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT13 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT14 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT15 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT2  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT3  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT4  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT5  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT6  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT7  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT8  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT9  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT0  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT1  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT2  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT3  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT4  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT5  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT6  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT7  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9                           ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT1                  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT10                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT11                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT12                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT13                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT14                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT15                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT16                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT17                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT18                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT19                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT2                  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT20                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT21                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT22                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT23                 ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT3                  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT4                  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT5                  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT6                  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT7                  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT8                  ;
; 9.578 ; 9.979        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT9                  ;
; 9.579 ; 9.980        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT0  ;
; 9.579 ; 9.980        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT1  ;
; 9.579 ; 9.980        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT10 ;
; 9.579 ; 9.980        ; 0.401          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT11 ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                        ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[0] ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[1] ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[2] ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[6] ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[7] ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1]                                                  ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2]                                                  ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5]                                                  ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6]                                                  ;
; 49.718 ; 49.938       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[3] ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[4] ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[5] ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]                                                                                                               ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]                                                                                                               ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                                                                                                               ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]                                                                                                               ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]                                                                                                               ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]                                                                                                               ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]                                                                                                               ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                   ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                   ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                    ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                    ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req                                                                                                             ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00                                                                                                             ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.01                                                                                                             ;
; 49.720 ; 49.940       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.10                                                                                                             ;
; 49.749 ; 49.984       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[10]                            ;
; 49.749 ; 49.984       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[11]                            ;
; 49.749 ; 49.984       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[12]                            ;
; 49.749 ; 49.984       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[13]                            ;
; 49.749 ; 49.984       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[14]                            ;
; 49.749 ; 49.984       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[15]                            ;
; 49.749 ; 49.984       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[3]                             ;
; 49.749 ; 49.984       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[4]                             ;
; 49.749 ; 49.984       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[5]                             ;
; 49.749 ; 49.984       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[6]                             ;
; 49.749 ; 49.984       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[7]                             ;
; 49.749 ; 49.984       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[8]                             ;
; 49.749 ; 49.984       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[9]                             ;
; 49.750 ; 49.985       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~portb_address_reg0   ;
; 49.778 ; 50.013       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~portb_address_reg0   ;
; 49.780 ; 50.015       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[10]                            ;
; 49.780 ; 50.015       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[11]                            ;
; 49.780 ; 50.015       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[12]                            ;
; 49.780 ; 50.015       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[13]                            ;
; 49.780 ; 50.015       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[14]                            ;
; 49.780 ; 50.015       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[15]                            ;
; 49.780 ; 50.015       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[3]                             ;
; 49.780 ; 50.015       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[4]                             ;
; 49.780 ; 50.015       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[5]                             ;
; 49.780 ; 50.015       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[6]                             ;
; 49.780 ; 50.015       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[7]                             ;
; 49.780 ; 50.015       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[8]                             ;
; 49.780 ; 50.015       ; 0.235          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[9]                             ;
; 49.869 ; 50.057       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req                                                                                                             ;
; 49.869 ; 50.057       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00                                                                                                             ;
; 49.869 ; 50.057       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.01                                                                                                             ;
; 49.869 ; 50.057       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.10                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; aud_adcdat ; aud_bclk   ; 3.034 ; 3.279 ; Rise       ; aud_bclk        ;
; aud_lrc    ; aud_bclk   ; 4.671 ; 4.825 ; Rise       ; aud_bclk        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; aud_adcdat ; aud_bclk   ; -0.798 ; -1.054 ; Rise       ; aud_bclk        ;
; aud_lrc    ; aud_bclk   ; -1.748 ; -1.942 ; Rise       ; aud_bclk        ;
+------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                               ;
+--------------+-----------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                   ;
+--------------+-----------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------+
; aud_dacdat   ; aud_bclk                                                                          ; 9.504  ; 9.404  ; Fall       ; aud_bclk                                                                          ;
; aud_mclk     ; sys_clk                                                                           ; 3.272  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                              ;
; aud_mclk     ; sys_clk                                                                           ;        ; 3.164  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                              ;
; lcd_de       ; sys_clk                                                                           ; 8.418  ; 8.097  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_pclk     ; sys_clk                                                                           ; 3.274  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_rgb[*]   ; sys_clk                                                                           ; 14.000 ; 13.720 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[0]  ; sys_clk                                                                           ; 12.868 ; 12.599 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[1]  ; sys_clk                                                                           ; 12.858 ; 12.589 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[2]  ; sys_clk                                                                           ; 12.868 ; 12.599 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[3]  ; sys_clk                                                                           ; 12.522 ; 12.303 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[4]  ; sys_clk                                                                           ; 12.532 ; 12.313 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[5]  ; sys_clk                                                                           ; 13.615 ; 13.294 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[6]  ; sys_clk                                                                           ; 13.237 ; 12.951 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[7]  ; sys_clk                                                                           ; 13.247 ; 12.961 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[8]  ; sys_clk                                                                           ; 12.804 ; 12.558 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[9]  ; sys_clk                                                                           ; 12.804 ; 12.558 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[10] ; sys_clk                                                                           ; 12.858 ; 12.589 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[11] ; sys_clk                                                                           ; 13.982 ; 13.701 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[12] ; sys_clk                                                                           ; 13.718 ; 13.463 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[13] ; sys_clk                                                                           ; 14.000 ; 13.720 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[14] ; sys_clk                                                                           ; 14.000 ; 13.720 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[15] ; sys_clk                                                                           ; 13.615 ; 13.294 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_pclk     ; sys_clk                                                                           ;        ; 3.164  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; aud_scl      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 8.337  ; 8.526  ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
; aud_sda      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 8.522  ; 8.684  ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
+--------------+-----------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                     ;
+--------------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                   ;
+--------------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; aud_dacdat   ; aud_bclk                                                                          ; 9.214 ; 9.119 ; Fall       ; aud_bclk                                                                          ;
; aud_mclk     ; sys_clk                                                                           ; 2.775 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                              ;
; aud_mclk     ; sys_clk                                                                           ;       ; 2.670 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                              ;
; lcd_de       ; sys_clk                                                                           ; 5.104 ; 4.972 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_pclk     ; sys_clk                                                                           ; 2.777 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_rgb[*]   ; sys_clk                                                                           ; 6.921 ; 6.647 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[0]  ; sys_clk                                                                           ; 7.253 ; 6.932 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[1]  ; sys_clk                                                                           ; 7.243 ; 6.922 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[2]  ; sys_clk                                                                           ; 7.253 ; 6.932 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[3]  ; sys_clk                                                                           ; 6.921 ; 6.647 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[4]  ; sys_clk                                                                           ; 6.931 ; 6.657 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[5]  ; sys_clk                                                                           ; 7.970 ; 7.599 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[6]  ; sys_clk                                                                           ; 7.607 ; 7.270 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[7]  ; sys_clk                                                                           ; 7.617 ; 7.280 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[8]  ; sys_clk                                                                           ; 7.191 ; 6.893 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[9]  ; sys_clk                                                                           ; 7.191 ; 6.893 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[10] ; sys_clk                                                                           ; 7.243 ; 6.922 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[11] ; sys_clk                                                                           ; 8.322 ; 7.989 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[12] ; sys_clk                                                                           ; 8.069 ; 7.761 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[13] ; sys_clk                                                                           ; 8.339 ; 8.007 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[14] ; sys_clk                                                                           ; 8.339 ; 8.007 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[15] ; sys_clk                                                                           ; 7.970 ; 7.599 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_pclk     ; sys_clk                                                                           ;       ; 2.670 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; aud_scl      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 8.011 ; 8.194 ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
; aud_sda      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 8.187 ; 8.345 ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
+--------------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                            ;
+-----------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                   ;
+-----------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; aud_sda   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 8.357 ; 8.243 ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
+-----------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                    ;
+-----------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                   ;
+-----------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; aud_sda   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 8.005 ; 7.891 ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
+-----------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                   ;
+-----------+-----------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                        ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                   ;
+-----------+-----------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------+
; aud_sda   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 8.140     ; 8.254     ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
+-----------+-----------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                           ;
+-----------+-----------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                        ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                   ;
+-----------+-----------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------+
; aud_sda   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 7.792     ; 7.906     ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
+-----------+-----------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                                        ; Synchronization Node                                                                                                                                        ; Typical MTBF (Years) ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[5]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[3]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[6]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[0]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[4]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[1]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[2]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4]        ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[7] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[5] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[6] ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0]        ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2]        ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[3] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[3] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[5] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[5] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[4] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[4] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[7] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[7] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[2] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[2] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[6] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[6] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[1] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[1] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[0] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[0] ; Not Calculated       ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -3.946         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;                ;              ;                  ; -1.420       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.526       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -3.721         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.891       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.830       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -3.550         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.645       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.905       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -3.441         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;                ;              ;                  ; -1.049       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.392       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -3.337         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;                ;              ;                  ; -1.043       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.294       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -2.877         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.901       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[1] ;                ;              ;                  ; -1.976       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -2.686         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.503       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.183       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 34.219         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ;                ;              ;                  ; 18.503       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ;                ;              ;                  ; 15.716       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 34.311         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ;                ;              ;                  ; 17.845       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ;                ;              ;                  ; 16.466       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 34.659         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[0] ;                ;              ;                  ; 19.038       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[0] ;                ;              ;                  ; 15.621       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 34.661         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[2] ;                ;              ;                  ; 18.872       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[2] ;                ;              ;                  ; 15.789       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 34.685         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[3] ;                ;              ;                  ; 18.827       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[3] ;                ;              ;                  ; 15.858       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 34.689         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[1] ;                ;              ;                  ; 18.829       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[1] ;                ;              ;                  ; 15.860       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 34.804         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[7] ;                ;              ;                  ; 18.827       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[7] ;                ;              ;                  ; 15.977       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 34.824         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[5] ;                ;              ;                  ; 18.629       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[5] ;                ;              ;                  ; 16.195       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 34.872         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[6] ;                ;              ;                  ; 18.826       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[6] ;                ;              ;                  ; 16.046       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 34.923         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ;                ;              ;                  ; 18.643       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ;                ;              ;                  ; 16.280       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 34.924         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ;                ;              ;                  ; 18.645       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ;                ;              ;                  ; 16.279       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 35.162         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[4] ;                ;              ;                  ; 19.039       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[4] ;                ;              ;                  ; 16.123       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 35.216         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ;                ;              ;                  ; 18.672       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ;                ;              ;                  ; 16.544       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 35.433         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ;                ;              ;                  ; 19.036       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ;                ;              ;                  ; 16.397       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 35.441         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ;                ;              ;                  ; 18.826       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ;                ;              ;                  ; 16.615       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 194.450        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[3] ;                ;              ;                  ; 98.302       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ;                ;              ;                  ; 96.148       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 194.685        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[5] ;                ;              ;                  ; 98.351       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ;                ;              ;                  ; 96.334       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 194.758        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[4] ;                ;              ;                  ; 98.494       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ;                ;              ;                  ; 96.264       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 194.980        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[7] ;                ;              ;                  ; 98.830       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ;                ;              ;                  ; 96.150       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 195.112        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[2] ;                ;              ;                  ; 99.037       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ;                ;              ;                  ; 96.075       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 195.119        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[6] ;                ;              ;                  ; 99.038       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ;                ;              ;                  ; 96.081       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 195.122        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[1] ;                ;              ;                  ; 98.639       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ;                ;              ;                  ; 96.483       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 195.298        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[0] ;                ;              ;                  ; 98.884       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ;                ;              ;                  ; 96.414       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                       ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                        ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
; 56.63 MHz  ; 56.63 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ;      ;
; 110.07 MHz ; 110.07 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;      ;
; 182.22 MHz ; 182.22 MHz      ; aud_bclk                                                                          ;      ;
; 247.16 MHz ; 247.16 MHz      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;      ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                         ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; -3.046 ; -113.007      ;
; aud_bclk                                                                          ; -2.750 ; -155.876      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; 0.068  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ; 90.915 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                          ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; -0.329 ; -0.329        ;
; aud_bclk                                                                          ; 0.243  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ; 0.401  ; 0.000         ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.404  ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 13.449 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 94.159 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.381 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.409 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                           ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; aud_bclk                                                                          ; -3.201 ; -165.752      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; -1.487 ; -90.707       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; 9.608  ; 0.000         ;
; sys_clk                                                                           ; 9.943  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ; 49.716 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                             ; Launch Clock                                                                      ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; -3.046 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.978      ;
; -3.046 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.978      ;
; -3.046 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.978      ;
; -3.046 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.978      ;
; -3.046 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.978      ;
; -3.046 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.978      ;
; -2.922 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.854      ;
; -2.922 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.854      ;
; -2.922 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.854      ;
; -2.922 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.854      ;
; -2.922 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.854      ;
; -2.922 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.854      ;
; -2.893 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.487     ; 3.408      ;
; -2.893 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.338      ; 4.233      ;
; -2.875 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.338      ; 4.215      ;
; -2.814 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.746      ;
; -2.814 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.746      ;
; -2.814 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.746      ;
; -2.814 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.746      ;
; -2.814 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.746      ;
; -2.814 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.746      ;
; -2.750 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.682      ;
; -2.750 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.682      ;
; -2.750 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.682      ;
; -2.750 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.682      ;
; -2.750 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.682      ;
; -2.750 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.682      ;
; -2.705 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.637      ;
; -2.645 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.331      ; 3.978      ;
; -2.604 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[3]            ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.337      ; 3.943      ;
; -2.552 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.087     ; 3.467      ;
; -2.521 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.331      ; 3.854      ;
; -2.510 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.069     ; 3.443      ;
; -2.496 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.069     ; 3.429      ;
; -2.495 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.427      ;
; -2.483 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.488     ; 2.997      ;
; -2.479 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.411      ;
; -2.456 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.338      ; 3.796      ;
; -2.413 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.331      ; 3.746      ;
; -2.397 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.329      ;
; -2.396 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.069     ; 3.329      ;
; -2.376 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[2]            ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.337      ; 3.715      ;
; -2.370 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.338      ; 3.710      ;
; -2.349 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[1]               ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.337      ; 3.688      ;
; -2.349 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.331      ; 3.682      ;
; -2.347 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.338      ; 3.687      ;
; -2.344 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.069     ; 3.277      ;
; -2.327 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.259      ;
; -2.327 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.259      ;
; -2.327 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.259      ;
; -2.327 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.259      ;
; -2.327 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.259      ;
; -2.327 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.259      ;
; -2.313 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.069     ; 3.246      ;
; -2.303 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.488     ; 2.817      ;
; -2.282 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.204      ;
; -2.273 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[4]            ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.337      ; 3.612      ;
; -2.273 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[2]               ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.337      ; 3.612      ;
; -2.267 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.199      ;
; -2.244 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[6]            ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.337      ; 3.583      ;
; -2.242 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.174      ;
; -2.229 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.161      ;
; -2.227 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.159      ;
; -2.210 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.142      ;
; -2.210 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.142      ;
; -2.210 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.142      ;
; -2.210 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.142      ;
; -2.210 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.142      ;
; -2.210 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.142      ;
; -2.205 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.137      ;
; -2.205 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.137      ;
; -2.205 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.137      ;
; -2.205 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.137      ;
; -2.205 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.137      ;
; -2.205 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.137      ;
; -2.204 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.136      ;
; -2.204 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.136      ;
; -2.204 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.136      ;
; -2.204 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.136      ;
; -2.204 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.136      ;
; -2.204 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.136      ;
; -2.201 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.133      ;
; -2.201 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.133      ;
; -2.201 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.133      ;
; -2.201 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.133      ;
; -2.201 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.133      ;
; -2.201 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.133      ;
; -2.173 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.338      ; 3.513      ;
; -2.154 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.069     ; 3.087      ;
; -2.133 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.338      ; 3.473      ;
; -2.124 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[4]               ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.337      ; 3.463      ;
; -2.109 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[7]            ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.337      ; 3.448      ;
; -2.107 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.038      ;
; -2.107 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.038      ;
; -2.107 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.038      ;
; -2.107 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.038      ;
; -2.107 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.038      ;
; -2.107 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.038      ;
; -2.107 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.038      ;
; -2.107 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.038      ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'aud_bclk'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.750 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.160      ; 3.932      ;
; -2.749 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.160      ; 3.931      ;
; -2.672 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.147      ; 3.841      ;
; -2.671 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.147      ; 3.840      ;
; -2.667 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.191      ; 3.880      ;
; -2.666 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.191      ; 3.879      ;
; -2.601 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.191      ; 3.814      ;
; -2.600 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.191      ; 3.813      ;
; -2.566 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.160      ; 3.748      ;
; -2.565 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.160      ; 3.747      ;
; -2.556 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.147      ; 3.725      ;
; -2.555 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.147      ; 3.724      ;
; -2.542 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.050     ; 3.514      ;
; -2.541 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.050     ; 3.513      ;
; -2.470 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.439      ;
; -2.470 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.439      ;
; -2.470 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.439      ;
; -2.470 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.439      ;
; -2.470 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.439      ;
; -2.470 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.439      ;
; -2.470 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.439      ;
; -2.439 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.160      ; 3.621      ;
; -2.438 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.160      ; 3.620      ;
; -2.416 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.090     ; 3.348      ;
; -2.416 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.090     ; 3.348      ;
; -2.416 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.090     ; 3.348      ;
; -2.416 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.090     ; 3.348      ;
; -2.416 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.090     ; 3.348      ;
; -2.416 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.090     ; 3.348      ;
; -2.416 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.090     ; 3.348      ;
; -2.411 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.046     ; 3.387      ;
; -2.411 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.046     ; 3.387      ;
; -2.411 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.046     ; 3.387      ;
; -2.411 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.046     ; 3.387      ;
; -2.411 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.046     ; 3.387      ;
; -2.411 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.046     ; 3.387      ;
; -2.411 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.046     ; 3.387      ;
; -2.372 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.373     ; 3.021      ;
; -2.372 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.373     ; 3.021      ;
; -2.372 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.373     ; 3.021      ;
; -2.372 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.373     ; 3.021      ;
; -2.372 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.373     ; 3.021      ;
; -2.372 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.373     ; 3.021      ;
; -2.372 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.373     ; 3.021      ;
; -2.345 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.046     ; 3.321      ;
; -2.345 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.046     ; 3.321      ;
; -2.345 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.046     ; 3.321      ;
; -2.345 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.046     ; 3.321      ;
; -2.345 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.046     ; 3.321      ;
; -2.345 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.046     ; 3.321      ;
; -2.345 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.046     ; 3.321      ;
; -2.343 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.147      ; 3.512      ;
; -2.342 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.147      ; 3.511      ;
; -2.308 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.573      ; 3.903      ;
; -2.307 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.573      ; 3.902      ;
; -2.300 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.090     ; 3.232      ;
; -2.300 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.090     ; 3.232      ;
; -2.300 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.090     ; 3.232      ;
; -2.300 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.090     ; 3.232      ;
; -2.300 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.090     ; 3.232      ;
; -2.300 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.090     ; 3.232      ;
; -2.300 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.090     ; 3.232      ;
; -2.286 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.255      ;
; -2.286 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.255      ;
; -2.286 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.255      ;
; -2.286 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.255      ;
; -2.286 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.255      ;
; -2.286 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.255      ;
; -2.286 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.255      ;
; -2.281 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.298      ; 3.601      ;
; -2.281 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.295      ; 3.635      ;
; -2.280 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0 ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.290      ; 3.629      ;
; -2.280 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_we_reg       ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.290      ; 3.629      ;
; -2.261 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[1]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.147      ; 3.430      ;
; -2.260 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[1]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.147      ; 3.429      ;
; -2.244 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[0]                                                                                          ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                       ; aud_bclk     ; aud_bclk    ; 0.500        ; 0.397      ; 3.163      ;
; -2.210 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[0] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.191      ; 3.423      ;
; -2.209 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[0] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.191      ; 3.422      ;
; -2.203 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.285      ; 3.510      ;
; -2.203 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.282      ; 3.544      ;
; -2.202 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0 ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.277      ; 3.538      ;
; -2.202 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_we_reg       ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.277      ; 3.538      ;
; -2.198 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.329      ; 3.549      ;
; -2.198 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.326      ; 3.583      ;
; -2.197 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_we_reg       ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.321      ; 3.577      ;
; -2.197 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0 ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.321      ; 3.577      ;
; -2.192 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.064     ; 3.150      ;
; -2.192 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.064     ; 3.150      ;
; -2.192 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[1]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.064     ; 3.150      ;
; -2.192 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.064     ; 3.150      ;
; -2.159 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.128      ;
; -2.159 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.128      ;
; -2.159 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.128      ;
; -2.159 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.128      ;
; -2.159 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.128      ;
; -2.159 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.128      ;
; -2.159 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.053     ; 3.128      ;
; -2.157 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[15]                                                                               ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.479      ; 3.658      ;
; -2.157 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]                                                                               ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.479      ; 3.658      ;
; -2.157 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[9]                                                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.479      ; 3.658      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                                                      ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.068 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                             ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                             ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.112      ; 0.736      ;
; 0.534 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                             ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                             ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.112      ; 0.770      ;
; 2.342 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 18.036     ;
; 2.353 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 17.981     ;
; 2.494 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 17.884     ;
; 2.496 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 17.882     ;
; 2.558 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 17.820     ;
; 2.569 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 17.765     ;
; 2.583 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 17.751     ;
; 2.583 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 17.751     ;
; 2.583 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 17.751     ;
; 2.583 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 17.751     ;
; 2.583 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 17.751     ;
; 2.710 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 17.668     ;
; 2.712 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 17.666     ;
; 2.799 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 17.535     ;
; 2.799 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 17.535     ;
; 2.799 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 17.535     ;
; 2.799 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 17.535     ;
; 2.799 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 17.535     ;
; 2.885 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.375      ; 17.492     ;
; 2.894 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 17.440     ;
; 2.896 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 17.437     ;
; 3.037 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.375      ; 17.340     ;
; 3.039 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.375      ; 17.338     ;
; 3.088 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.375      ; 17.289     ;
; 3.099 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 17.234     ;
; 3.110 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 17.224     ;
; 3.126 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 17.207     ;
; 3.126 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 17.207     ;
; 3.126 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 17.207     ;
; 3.126 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 17.207     ;
; 3.126 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 17.207     ;
; 3.240 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.375      ; 17.137     ;
; 3.242 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.375      ; 17.135     ;
; 3.329 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 17.004     ;
; 3.329 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 17.004     ;
; 3.329 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 17.004     ;
; 3.329 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 17.004     ;
; 3.329 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 17.004     ;
; 3.437 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 16.896     ;
; 3.640 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 16.693     ;
; 4.564 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 15.391     ;
; 4.581 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 15.329     ;
; 4.586 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 15.324     ;
; 4.600 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 15.355     ;
; 4.622 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 15.288     ;
; 4.731 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][3] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 15.180     ;
; 4.783 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 15.172     ;
; 4.810 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 15.145     ;
; 4.854 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 15.524     ;
; 4.865 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 15.469     ;
; 4.900 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 15.010     ;
; 4.911 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 15.044     ;
; 4.913 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 15.465     ;
; 4.924 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 15.410     ;
; 5.006 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 15.372     ;
; 5.008 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 15.370     ;
; 5.065 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 15.313     ;
; 5.065 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 14.890     ;
; 5.067 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 15.311     ;
; 5.095 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 15.239     ;
; 5.095 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 15.239     ;
; 5.095 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 15.239     ;
; 5.095 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 15.239     ;
; 5.095 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 15.239     ;
; 5.110 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 14.800     ;
; 5.154 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 15.180     ;
; 5.154 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 15.180     ;
; 5.154 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 15.180     ;
; 5.154 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 15.180     ;
; 5.154 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 15.180     ;
; 5.236 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][4] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 14.674     ;
; 5.361 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][6] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 14.549     ;
; 5.401 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][5] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 14.509     ;
; 5.402 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.373      ; 14.973     ;
; 5.404 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.373      ; 14.971     ;
; 5.406 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 14.928     ;
; 5.423 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 14.532     ;
; 5.465 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 14.869     ;
; 5.528 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][7] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 14.382     ;
; 5.609 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 14.769     ;
; 5.825 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 14.553     ;
; 6.152 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.375      ; 14.225     ;
; 6.355 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.375      ; 14.022     ;
; 6.609 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 13.769     ;
; 6.620 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 13.714     ;
; 6.690 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 13.688     ;
; 6.708 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[24]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 13.670     ;
; 6.719 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[24]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 13.615     ;
; 6.761 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 13.617     ;
; 6.763 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 13.615     ;
; 6.850 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 13.484     ;
; 6.850 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 13.484     ;
; 6.850 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 13.484     ;
; 6.850 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 13.484     ;
; 6.850 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.332      ; 13.484     ;
; 6.860 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[24]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 13.518     ;
; 6.862 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[24]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 13.516     ;
; 6.906 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.376      ; 13.472     ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 90.915 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 9.015      ;
; 90.915 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 9.015      ;
; 90.915 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 9.015      ;
; 90.915 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 9.015      ;
; 90.915 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 9.015      ;
; 90.915 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 9.015      ;
; 90.950 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.980      ;
; 90.950 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.980      ;
; 90.950 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.980      ;
; 90.950 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.980      ;
; 90.950 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.980      ;
; 90.950 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.980      ;
; 90.990 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.940      ;
; 90.990 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.940      ;
; 90.990 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.940      ;
; 90.990 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.940      ;
; 90.990 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.940      ;
; 90.990 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.940      ;
; 91.067 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.863      ;
; 91.102 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.828      ;
; 91.142 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.788      ;
; 91.154 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.776      ;
; 91.154 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.776      ;
; 91.154 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.776      ;
; 91.154 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.776      ;
; 91.154 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.776      ;
; 91.154 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.776      ;
; 91.191 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.739      ;
; 91.191 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.739      ;
; 91.191 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.739      ;
; 91.191 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.739      ;
; 91.191 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.739      ;
; 91.191 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.739      ;
; 91.256 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.674      ;
; 91.256 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.674      ;
; 91.256 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.674      ;
; 91.256 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.674      ;
; 91.256 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.674      ;
; 91.256 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.674      ;
; 91.306 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.624      ;
; 91.313 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.617      ;
; 91.313 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.617      ;
; 91.313 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.617      ;
; 91.313 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.617      ;
; 91.313 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.617      ;
; 91.313 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.617      ;
; 91.318 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.612      ;
; 91.318 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.612      ;
; 91.318 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.612      ;
; 91.318 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.612      ;
; 91.318 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.612      ;
; 91.318 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.612      ;
; 91.343 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.587      ;
; 91.404 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.524      ;
; 91.404 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.524      ;
; 91.404 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.524      ;
; 91.404 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.524      ;
; 91.404 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.524      ;
; 91.404 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.524      ;
; 91.408 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.522      ;
; 91.409 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.519      ;
; 91.409 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.519      ;
; 91.409 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.519      ;
; 91.409 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.519      ;
; 91.409 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.519      ;
; 91.409 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.519      ;
; 91.451 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.477      ;
; 91.451 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.477      ;
; 91.451 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.477      ;
; 91.451 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.477      ;
; 91.451 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.477      ;
; 91.451 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.477      ;
; 91.463 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.465      ;
; 91.463 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.465      ;
; 91.463 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.465      ;
; 91.463 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.465      ;
; 91.463 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.465      ;
; 91.463 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.465      ;
; 91.465 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.465      ;
; 91.470 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.460      ;
; 91.517 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.411      ;
; 91.517 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.411      ;
; 91.517 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.411      ;
; 91.517 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.411      ;
; 91.517 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.411      ;
; 91.517 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.411      ;
; 91.553 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.076     ; 8.373      ;
; 91.553 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.076     ; 8.373      ;
; 91.556 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.372      ;
; 91.561 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.367      ;
; 91.603 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.325      ;
; 91.615 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.313      ;
; 91.627 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.301      ;
; 91.627 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.301      ;
; 91.627 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.301      ;
; 91.627 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.301      ;
; 91.627 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.301      ;
; 91.627 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.301      ;
; 91.654 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.274      ;
; 91.654 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.074     ; 8.274      ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock                                                                      ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.329 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                        ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                                               ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 0.693      ;
; 0.147  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                        ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                                               ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.487      ; 0.669      ;
; 0.382  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[30]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.043      ;
; 0.388  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[33]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.047      ;
; 0.391  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[70]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.046      ;
; 0.392  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[14]                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.439      ; 1.061      ;
; 0.392  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[59]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.052      ;
; 0.393  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[17]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.054      ;
; 0.393  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[26]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.054      ;
; 0.397  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[6][3]                                                                                                                     ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1191:auto_generated|ram_block1a0~porta_address_reg0                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.050      ;
; 0.398  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[62]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.050      ;
; 0.399  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[18]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.060      ;
; 0.400  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                                                                                                                   ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                                                                                                                   ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                                                                                                                   ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                                                                                                                   ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                                                                                                                   ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                                                                                                                   ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                                                                                                                   ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                                                                                                                   ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.01                                                                                                                                                                                                          ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.01                                                                                                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.00                                                                                                                                                                                                          ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.00                                                                                                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.10                                                                                                                                                                                                          ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.10                                                                                                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[78]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.055      ;
; 0.400  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[22]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.061      ;
; 0.400  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[31]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.061      ;
; 0.400  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|anb                                                                                                                                 ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|anb                                                                                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                                                                                                                          ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                                                                                                                          ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                                                                                                                          ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|rd_en                                                                                                                                                                                                                  ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|rd_en                                                                                                                                                                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                                                                                                                          ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                                                                                                                          ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                                                                                                                          ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                                                                                                                          ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|p[1]                                                                                                                     ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|p[1]                                                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.HOLD                                                                                                             ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.HOLD                                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.RUN_CNT                                                                                                          ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.RUN_CNT                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.IDLE                                                                                                             ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.IDLE                                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[0] ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[0]                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[1] ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[1]                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[2] ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[2]                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|was_stalled                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|was_stalled                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                                                           ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.LPP_C_OUTPUT                                                                                                                                                 ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.LPP_C_OUTPUT                                                                                                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                   ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|dffe_af                              ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|dffe_af                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|max_reached                                                                                             ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|max_reached                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.start                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.start                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.stall                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.stall                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n                                                                                                                                                                                                              ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n                                                                                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|state                                                                                                                                                                                                                  ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|state                                                                                                                                                                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|delay_cnt[0]                                                                                                                                                                                                           ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|delay_cnt[0]                                                                                                                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_start                                                                                              ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_start                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sop                                                                                                                                                                     ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sop                                                                                                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_sel                                                                                                                                                                 ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_sel                                                                                                                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[1]                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[1]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[3]                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[3]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[0]                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[0]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[2]                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[2]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.DISABLE                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.DISABLE                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.BLOCK_READY                                                                  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.BLOCK_READY                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.end1                                                                                   ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.end1                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_rdy_int                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_rdy_int                                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|str_count_en                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|str_count_en                                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[23]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.063      ;
; 0.404  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[85]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.056      ;
; 0.407  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[71]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.421      ; 1.058      ;
; 0.407  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[91]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.067      ;
; 0.407  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[21]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.059      ;
; 0.407  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[20]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.068      ;
; 0.409  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[27]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.070      ;
; 0.411  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[28]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.072      ;
; 0.413  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[16]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.074      ;
; 0.414  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[0]                                                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.062      ;
; 0.414  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[7]                                                                                                                       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.421      ; 1.065      ;
; 0.414  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[21]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.075      ;
; 0.414  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[29]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.075      ;
; 0.416  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|p[0]                                                                                                                     ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|p[0]                                                                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|rd_ptr_lsb      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|rd_ptr_lsb                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[6][2]                                                                                                                     ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_v091:auto_generated|ram_block1a0~porta_address_reg0                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.065      ;
; 0.420  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[0][1]                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.073      ;
; 0.421  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[25]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.082      ;
; 0.423  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[12]                                                                                                                                                     ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.071      ;
; 0.423  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[23]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.083      ;
; 0.425  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[24]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.086      ;
; 0.426  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[0][2]                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.079      ;
; 0.426  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[19]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.078      ;
; 0.427  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[19]                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.088      ;
; 0.430  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[109]                                                                                                                     ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.091      ;
; 0.431  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[6]                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.092      ;
; 0.435  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[97]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.095      ;
; 0.436  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[111]                                                                                                                     ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.091      ;
; 0.438  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[110]                                                                                                                     ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.097      ;
; 0.439  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[44]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.100      ;
; 0.440  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[18]                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.095      ;
; 0.441  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[38]                                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.094      ;
; 0.443  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_a_bus[8]                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.415      ; 1.088      ;
; 0.447  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[11]                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.108      ;
; 0.447  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[1]                                                                                                             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                                                                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.716      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'aud_bclk'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.243 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[14]                                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.475      ; 0.913      ;
; 0.243 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[11]                                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.475      ; 0.913      ;
; 0.243 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[3]                                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.475      ; 0.913      ;
; 0.243 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[5]                                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.475      ; 0.913      ;
; 0.244 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[12]                                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.475      ; 0.914      ;
; 0.273 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 1.511      ;
; 0.274 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 1.512      ;
; 0.287 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[7]                                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.475      ; 0.957      ;
; 0.419 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[0]                                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.485      ; 1.099      ;
; 0.430 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.440 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[4]                                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.485      ; 1.120      ;
; 0.444 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.699      ; 1.338      ;
; 0.482 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 1.720      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[15]                                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.615      ; 1.295      ;
; 0.495 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.053      ; 0.743      ;
; 0.511 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 1.749      ;
; 0.512 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 1.750      ;
; 0.529 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.512      ; 1.271      ;
; 0.536 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 1.774      ;
; 0.538 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 1.776      ;
; 0.540 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 1.778      ;
; 0.547 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[6]                                                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.615      ; 1.392      ;
; 0.551 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 1.789      ;
; 0.553 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.517      ; 1.265      ;
; 0.555 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[1]                                                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.615      ; 1.400      ;
; 0.597 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.525      ; 1.352      ;
; 0.598 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.504      ; 1.297      ;
; 0.601 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.053      ; 0.849      ;
; 0.613 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[2]                                                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.615      ; 1.458      ;
; 0.615 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]                                                                                 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.615      ; 1.460      ;
; 0.621 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.689      ; 1.505      ;
; 0.625 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.689      ; 1.509      ;
; 0.630 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[9]                                                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.615      ; 1.475      ;
; 0.633 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.689      ; 1.517      ;
; 0.641 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.517      ; 1.353      ;
; 0.643 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 1.881      ;
; 0.645 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 1.883      ;
; 0.646 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[8]                                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.485      ; 1.326      ;
; 0.647 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 1.885      ;
; 0.661 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[15]                                                                                 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.615      ; 1.506      ;
; 0.663 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[10]                                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.485      ; 1.343      ;
; 0.678 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.699      ; 1.572      ;
; 0.680 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.699      ; 1.574      ;
; 0.709 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[1]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.512      ; 1.451      ;
; 0.709 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.053      ; 0.957      ;
; 0.727 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.053      ; 0.975      ;
; 0.742 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[3]                                                                                          ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[3]                                                                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.981      ;
; 0.743 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.982      ;
; 0.743 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[5]                                                                                          ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[5]                                                                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.982      ;
; 0.744 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.983      ;
; 0.744 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.360      ; 1.299      ;
; 0.745 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.984      ;
; 0.747 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.986      ;
; 0.748 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.987      ;
; 0.748 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[2]                                                                                          ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[2]                                                                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.987      ;
; 0.748 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[4]                                                                                          ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[4]                                                                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.987      ;
; 0.758 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.050      ; 1.003      ;
; 0.759 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 1.997      ;
; 0.760 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[1]                                                                                          ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[1]                                                                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.999      ;
; 0.765 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.689      ; 1.649      ;
; 0.773 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[0]                                                                                          ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[0]                                                                                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 1.012      ;
; 0.789 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                               ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]                                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.247     ; 0.737      ;
; 0.791 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 1.030      ;
; 0.791 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[6]                                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.247     ; 0.739      ;
; 0.808 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 2.046      ;
; 0.823 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.699      ; 1.717      ;
; 0.830 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 2.068      ;
; 0.833 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[2] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.289      ; 1.317      ;
; 0.845 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 2.083      ;
; 0.853 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 2.091      ;
; 0.853 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 2.091      ;
; 0.854 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.256      ; 1.305      ;
; 0.855 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 2.093      ;
; 0.856 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 2.094      ;
; 0.860 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.256      ; 1.311      ;
; 0.860 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.699      ; 1.754      ;
; 0.870 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 1.043      ; 2.108      ;
; 0.878 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.699      ; 1.772      ;
; 0.883 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[12]                                                                                 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.238      ; 1.351      ;
; 0.888 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.699      ; 1.782      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.10                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.10                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.448 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.716      ;
; 0.462 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.730      ;
; 0.470 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[6] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[2] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.739      ;
; 0.485 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.753      ;
; 0.533 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~portb_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.347      ; 1.110      ;
; 0.535 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~portb_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.347      ; 1.112      ;
; 0.538 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~portb_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.347      ; 1.115      ;
; 0.560 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~portb_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.347      ; 1.137      ;
; 0.579 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[0] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.872      ;
; 0.610 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.878      ;
; 0.621 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.10                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.889      ;
; 0.645 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[7] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.913      ;
; 0.675 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.943      ;
; 0.676 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.944      ;
; 0.676 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.944      ;
; 0.691 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.01                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.10                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.959      ;
; 0.700 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.968      ;
; 0.703 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                   ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.971      ;
; 0.703 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.971      ;
; 0.706 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.712 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.980      ;
; 0.714 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.985      ;
; 0.718 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.986      ;
; 0.719 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.01                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.987      ;
; 0.722 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.990      ;
; 0.722 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.990      ;
; 0.723 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.991      ;
; 0.724 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.992      ;
; 0.725 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.993      ;
; 0.725 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                   ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.993      ;
; 0.726 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.994      ;
; 0.726 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.994      ;
; 0.726 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.994      ;
; 0.728 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.996      ;
; 0.728 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.996      ;
; 0.734 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.002      ;
; 0.734 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.002      ;
; 0.736 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.004      ;
; 0.741 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.009      ;
; 0.741 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.009      ;
; 0.743 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.011      ;
; 0.743 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.011      ;
; 0.744 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.012      ;
; 0.745 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.013      ;
; 0.748 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.016      ;
; 0.748 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.016      ;
; 0.754 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.022      ;
; 0.759 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.027      ;
; 0.771 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.039      ;
; 0.774 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.042      ;
; 0.777 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.045      ;
; 0.850 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.118      ;
; 0.858 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[1] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.126      ;
; 0.890 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[4] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.157      ;
; 0.930 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.198      ;
; 0.930 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.198      ;
; 0.935 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.203      ;
; 0.936 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.204      ;
; 0.956 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.224      ;
; 0.999 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.267      ;
; 1.007 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.275      ;
; 1.009 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.277      ;
; 1.015 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.10                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.283      ;
; 1.026 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.296      ;
; 1.030 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.301      ;
; 1.034 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.302      ;
; 1.039 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.307      ;
; 1.040 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.308      ;
; 1.040 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.308      ;
; 1.041 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.309      ;
; 1.041 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.309      ;
; 1.041 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.309      ;
; 1.044 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.312      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                                                                      ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.404 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle         ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle         ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.419 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.684      ;
; 0.465 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle         ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.730      ;
; 0.469 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.734      ;
; 0.517 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|i2c_done                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.782      ;
; 0.571 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.836      ;
; 0.581 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[7]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.846      ;
; 0.598 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[14]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.863      ;
; 0.602 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[13]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.867      ;
; 0.684 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.488      ; 1.367      ;
; 0.692 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.958      ;
; 0.695 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.961      ;
; 0.698 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.965      ;
; 0.703 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.969      ;
; 0.705 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.971      ;
; 0.708 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.974      ;
; 0.716 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.981      ;
; 0.736 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.087      ; 1.018      ;
; 0.738 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.003      ;
; 0.740 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.005      ;
; 0.742 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.008      ;
; 0.744 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.009      ;
; 0.753 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.018      ;
; 0.757 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.022      ;
; 0.768 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.033      ;
; 0.783 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[7]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.048      ;
; 0.785 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.488      ; 1.468      ;
; 0.789 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.054      ;
; 0.791 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.488      ; 1.474      ;
; 0.806 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[13]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.071      ;
; 0.808 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[14]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.073      ;
; 0.817 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.082      ;
; 0.833 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[11]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.098      ;
; 0.834 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[11]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.099      ;
; 0.839 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.488      ; 1.522      ;
; 0.864 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.488      ; 1.547      ;
; 0.879 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.488      ; 1.562      ;
; 0.910 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.175      ;
; 0.912 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[5]              ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.073      ; 1.180      ;
; 0.912 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[3]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[3]              ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.073      ; 1.180      ;
; 0.914 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8        ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.179      ;
; 0.920 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_exec          ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.186      ;
; 0.930 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.195      ;
; 0.930 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.195      ;
; 0.932 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[9]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[1]                 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.073      ; 1.200      ;
; 0.936 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[4]                 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.073      ; 1.204      ;
; 0.939 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[4]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[4]              ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.073      ; 1.207      ;
; 0.944 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.209      ;
; 0.954 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle         ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.219      ;
; 0.974 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[10]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.239      ;
; 0.978 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[0]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.243      ;
; 0.979 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[9]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.244      ;
; 1.001 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.266      ;
; 1.004 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle         ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.270      ;
; 1.008 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[7]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.273      ;
; 1.010 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[11]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[3]                 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.073      ; 1.278      ;
; 1.014 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.280      ;
; 1.015 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[13]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.280      ;
; 1.017 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.283      ;
; 1.018 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.283      ;
; 1.018 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.284      ;
; 1.024 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.290      ;
; 1.027 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.292      ;
; 1.027 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.293      ;
; 1.030 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.295      ;
; 1.032 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.297      ;
; 1.032 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.298      ;
; 1.033 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.299      ;
; 1.037 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.303      ;
; 1.038 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.303      ;
; 1.038 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.303      ;
; 1.052 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.318      ;
; 1.053 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.318      ;
; 1.064 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8        ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.329      ;
; 1.065 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|i2c_done                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.330      ;
; 1.068 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.495      ; 1.758      ;
; 1.072 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.337      ;
; 1.076 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_exec          ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.342      ;
; 1.081 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.346      ;
; 1.084 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.349      ;
; 1.087 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.352      ;
; 1.087 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.352      ;
; 1.097 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[0]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[0]              ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.073      ; 1.365      ;
; 1.100 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.365      ;
; 1.102 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[11]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.367      ;
; 1.103 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[6]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.368      ;
; 1.105 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.495      ; 1.795      ;
; 1.108 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.495      ; 1.798      ;
; 1.109 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.375      ;
; 1.114 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.380      ;
; 1.117 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop         ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.383      ;
; 1.122 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[7]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[7]              ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.073      ; 1.390      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[12]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 6.478      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[13]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 6.478      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[14]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 6.478      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[15]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 6.478      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[16]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 6.478      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[17]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 6.478      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[18]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 6.478      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[23]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 6.458      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[26]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 6.458      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[27]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 6.458      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[28]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 6.458      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[29]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 6.458      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[30]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 6.458      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[35]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 6.458      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[23]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 6.458      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[25]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 6.458      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 6.458      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[27]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 6.458      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[28]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 6.458      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[29]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 6.458      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[30]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 6.458      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[33]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 6.458      ;
; 13.449 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[35]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 6.458      ;
; 13.450 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[12]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 6.455      ;
; 13.450 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[13]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 6.455      ;
; 13.450 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[14]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 6.455      ;
; 13.450 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[15]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 6.455      ;
; 13.450 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 6.455      ;
; 13.450 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 6.455      ;
; 13.450 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[19]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 6.455      ;
; 13.450 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 6.455      ;
; 13.450 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[37]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 6.455      ;
; 13.450 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 6.455      ;
; 13.450 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[24]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 6.455      ;
; 13.450 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[32]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 6.455      ;
; 13.450 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[34]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 6.455      ;
; 13.450 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[36]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 6.455      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 6.493      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 6.493      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 6.493      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|dffe_af                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.483      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.483      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.483      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.483      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|empty_dff                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.483      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|usedw_is_0_dff                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.483      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|usedw_is_1_dff                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 6.483      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[31]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 6.490      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[30]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 6.490      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[29]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 6.490      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[28]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 6.490      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[27]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 6.490      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[26]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 6.490      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[25]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 6.490      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[24]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 6.490      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[23]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 6.490      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[22]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 6.490      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[21]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 6.490      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[20]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 6.490      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[19]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 6.490      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[18]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 6.490      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[17]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 6.490      ;
; 13.453 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[16]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 6.490      ;
; 13.454 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[0]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 6.473      ;
; 13.454 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[1]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 6.473      ;
; 13.454 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 6.473      ;
; 13.454 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[2]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 6.473      ;
; 13.454 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 6.473      ;
; 13.460 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[6]                                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 6.453      ;
; 13.460 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[0]                                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 6.453      ;
; 13.460 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[2]                                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 6.453      ;
; 13.460 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[1]                                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 6.453      ;
; 13.460 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[3]                                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 6.453      ;
; 13.460 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[4]                                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 6.453      ;
; 13.460 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[5]                                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 6.453      ;
; 13.460 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|valid_ctrl_int                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 6.453      ;
; 13.460 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[6]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 6.453      ;
; 13.460 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[1]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 6.453      ;
; 13.460 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[19]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.470      ;
; 13.460 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[20]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.470      ;
; 13.460 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[37]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.470      ;
; 13.460 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[22]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.470      ;
; 13.460 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[24]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.470      ;
; 13.460 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[25]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.470      ;
; 13.461 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_valid_s                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 6.453      ;
; 13.461 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_sop_s                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 6.453      ;
; 13.461 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.start                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 6.453      ;
; 13.461 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.st_err                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 6.453      ;
; 13.461 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.end1                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 6.453      ;
; 13.461 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.run1                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 6.453      ;
; 13.461 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[4]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 6.453      ;
; 13.461 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[3]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 6.453      ;
; 13.461 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[5]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 6.453      ;
; 13.461 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[0]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 6.453      ;
; 13.461 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[2]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 6.453      ;
; 13.461 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[21]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 6.444      ;
; 13.461 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[6]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 6.444      ;
; 13.461 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[7]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 6.444      ;
; 13.461 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[8]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 6.444      ;
; 13.461 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[9]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 6.444      ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 94.159 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.780      ;
; 94.159 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.780      ;
; 94.159 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.780      ;
; 94.159 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.780      ;
; 94.159 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.780      ;
; 94.159 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.780      ;
; 94.159 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.780      ;
; 94.159 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.780      ;
; 94.159 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.780      ;
; 94.159 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.780      ;
; 94.159 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.780      ;
; 94.458 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.065     ; 5.479      ;
; 94.458 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.065     ; 5.479      ;
; 94.458 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.065     ; 5.479      ;
; 94.458 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.065     ; 5.479      ;
; 94.458 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.065     ; 5.479      ;
; 94.458 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.065     ; 5.479      ;
; 94.458 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.065     ; 5.479      ;
; 94.458 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.065     ; 5.479      ;
; 94.458 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.065     ; 5.479      ;
; 94.458 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.065     ; 5.479      ;
; 94.458 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.065     ; 5.479      ;
; 94.547 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.056     ; 5.399      ;
; 94.547 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.056     ; 5.399      ;
; 94.547 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.056     ; 5.399      ;
; 94.547 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.056     ; 5.399      ;
; 94.547 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.056     ; 5.399      ;
; 94.547 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.056     ; 5.399      ;
; 94.547 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.056     ; 5.399      ;
; 94.547 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.056     ; 5.399      ;
; 94.547 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.056     ; 5.399      ;
; 94.547 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.056     ; 5.399      ;
; 94.547 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.056     ; 5.399      ;
; 94.658 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.281      ;
; 94.658 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.281      ;
; 94.658 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.281      ;
; 94.658 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.281      ;
; 94.658 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.281      ;
; 94.658 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.281      ;
; 94.658 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.281      ;
; 94.658 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.281      ;
; 94.658 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.281      ;
; 94.658 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.281      ;
; 94.658 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.281      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.702 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.237      ;
; 94.709 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.230      ;
; 94.709 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.230      ;
; 94.709 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.230      ;
; 94.709 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.230      ;
; 94.709 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.230      ;
; 94.709 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.230      ;
; 94.709 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.230      ;
; 94.709 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.230      ;
; 94.709 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.230      ;
; 94.709 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.230      ;
; 94.709 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.230      ;
; 94.716 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.223      ;
; 94.716 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.223      ;
; 94.716 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.223      ;
; 94.716 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.223      ;
; 94.716 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.223      ;
; 94.716 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.223      ;
; 94.716 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.223      ;
; 94.716 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.223      ;
; 94.716 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.223      ;
; 94.716 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.223      ;
; 94.716 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.223      ;
; 94.820 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.119      ;
; 94.820 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.119      ;
; 94.820 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.119      ;
; 94.820 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.119      ;
; 94.820 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.119      ;
; 94.820 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.119      ;
; 94.820 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.119      ;
; 94.820 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.119      ;
; 94.820 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.119      ;
; 94.820 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.119      ;
; 94.820 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 5.119      ;
; 94.846 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 5.098      ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.381 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.657      ;
; 3.381 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.657      ;
; 3.381 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.657      ;
; 3.381 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.657      ;
; 3.381 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.657      ;
; 3.381 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.657      ;
; 3.381 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.657      ;
; 3.381 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.657      ;
; 3.381 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.657      ;
; 3.381 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.657      ;
; 3.381 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.657      ;
; 3.426 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.702      ;
; 3.426 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.702      ;
; 3.426 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.702      ;
; 3.426 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.702      ;
; 3.426 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.702      ;
; 3.426 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.702      ;
; 3.426 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.702      ;
; 3.426 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.702      ;
; 3.426 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.702      ;
; 3.426 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.702      ;
; 3.426 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.702      ;
; 3.543 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.819      ;
; 3.543 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.819      ;
; 3.543 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.819      ;
; 3.543 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.819      ;
; 3.543 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.819      ;
; 3.543 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.819      ;
; 3.543 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.819      ;
; 3.543 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.819      ;
; 3.543 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.819      ;
; 3.543 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.819      ;
; 3.543 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.819      ;
; 3.589 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.865      ;
; 3.589 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.865      ;
; 3.589 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.865      ;
; 3.589 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.865      ;
; 3.589 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.865      ;
; 3.589 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.865      ;
; 3.589 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.865      ;
; 3.589 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.865      ;
; 3.589 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.865      ;
; 3.589 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.865      ;
; 3.589 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.865      ;
; 3.692 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.968      ;
; 3.692 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.968      ;
; 3.692 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.968      ;
; 3.692 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.968      ;
; 3.692 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.968      ;
; 3.692 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.968      ;
; 3.692 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.968      ;
; 3.692 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.968      ;
; 3.692 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.968      ;
; 3.692 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.968      ;
; 3.692 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.968      ;
; 3.698 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.974      ;
; 3.698 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.974      ;
; 3.698 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.974      ;
; 3.698 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.974      ;
; 3.698 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.974      ;
; 3.698 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.974      ;
; 3.698 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.974      ;
; 3.698 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.974      ;
; 3.698 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.974      ;
; 3.698 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.974      ;
; 3.698 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.974      ;
; 3.707 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.985      ;
; 3.707 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.985      ;
; 3.707 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.985      ;
; 3.707 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.985      ;
; 3.707 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.985      ;
; 3.707 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.985      ;
; 3.707 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.985      ;
; 3.707 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.985      ;
; 3.707 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.985      ;
; 3.707 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.985      ;
; 3.707 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.985      ;
; 3.737 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.013      ;
; 3.737 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.013      ;
; 3.737 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.013      ;
; 3.737 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.013      ;
; 3.737 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.013      ;
; 3.737 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.013      ;
; 3.737 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.013      ;
; 3.737 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.013      ;
; 3.737 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.013      ;
; 3.737 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.013      ;
; 3.737 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.013      ;
; 3.746 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.022      ;
; 3.746 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.022      ;
; 3.746 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.022      ;
; 3.746 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.022      ;
; 3.746 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.022      ;
; 3.746 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.022      ;
; 3.746 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.022      ;
; 3.746 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.022      ;
; 3.746 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.022      ;
; 3.746 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.022      ;
; 3.746 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 4.022      ;
; 3.752 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.030      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                                                                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.409 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[31]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 5.666      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[6]                                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.672      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[0]                                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.672      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[2]                                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.672      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[1]                                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.672      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[3]                                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.672      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[4]                                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.672      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[5]                                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.672      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[6]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.672      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[1]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.672      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[21]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 5.663      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[6]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 5.663      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[7]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 5.663      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[8]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 5.663      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[9]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 5.663      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[10]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 5.663      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[11]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 5.663      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[19]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 5.689      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[20]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 5.689      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[37]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 5.689      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[22]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 5.689      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[24]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 5.689      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[25]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 5.689      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[21]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 5.663      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[6]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 5.663      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[7]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 5.663      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[8]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 5.663      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[9]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 5.663      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[10]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 5.663      ;
; 5.410 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[11]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 5.663      ;
; 5.411 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_valid_s                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.673      ;
; 5.411 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_sop_s                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.673      ;
; 5.411 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.start                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.673      ;
; 5.411 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.st_err                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.673      ;
; 5.411 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.end1                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.673      ;
; 5.411 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.run1                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.673      ;
; 5.411 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|valid_ctrl_int                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.673      ;
; 5.411 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[4]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.673      ;
; 5.411 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[3]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.673      ;
; 5.411 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[5]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.673      ;
; 5.411 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[0]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.673      ;
; 5.411 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[2]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 5.673      ;
; 5.411 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[31]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 5.670      ;
; 5.411 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[32]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 5.669      ;
; 5.411 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[33]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 5.670      ;
; 5.411 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[34]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 5.669      ;
; 5.411 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[36]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 5.670      ;
; 5.411 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[16]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 5.662      ;
; 5.413 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|send_sop_s                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 5.683      ;
; 5.413 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|send_eop_s                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 5.683      ;
; 5.413 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[5]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 5.683      ;
; 5.413 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[4]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 5.683      ;
; 5.413 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[0]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 5.683      ;
; 5.413 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[1]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 5.683      ;
; 5.413 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[2]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 5.683      ;
; 5.413 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[3]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 5.683      ;
; 5.413 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[6]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 5.683      ;
; 5.414 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|source_packet_error[0]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 5.680      ;
; 5.414 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|source_packet_error[1]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 5.680      ;
; 5.414 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|was_stalled                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 5.685      ;
; 5.414 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 5.681      ;
; 5.414 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sink_ready_ctrl_d                                                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 5.685      ;
; 5.414 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 5.681      ;
; 5.414 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|sink_stall_reg                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 5.685      ;
; 5.414 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_stall_s                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 5.681      ;
; 5.414 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|stall_reg                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 5.685      ;
; 5.414 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_start                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 5.681      ;
; 5.414 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sop                                                                                                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 5.685      ;
; 5.414 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|source_stall_reg                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 5.685      ;
; 5.415 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|rd_ptr_lsb                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 5.679      ;
; 5.417 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[4]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 5.691      ;
; 5.417 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[0]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 5.691      ;
; 5.417 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[1]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 5.691      ;
; 5.417 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[2]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 5.691      ;
; 5.417 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[3]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 5.691      ;
; 5.417 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[5]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 5.691      ;
; 5.417 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[6]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 5.691      ;
; 5.417 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|max_reached                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 5.691      ;
; 5.418 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.run1                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 5.687      ;
; 5.418 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.start                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 5.687      ;
; 5.418 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.st_err                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 5.687      ;
; 5.418 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|packet_error_s[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 5.687      ;
; 5.418 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.end1                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 5.687      ;
; 5.418 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|packet_error_s[1]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 5.687      ;
; 5.418 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.stall                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 5.687      ;
; 5.418 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_ready_s                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 5.687      ;
; 5.420 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[12]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 5.696      ;
; 5.420 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[13]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 5.696      ;
; 5.420 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[14]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 5.696      ;
; 5.420 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[15]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 5.696      ;
; 5.420 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[16]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 5.696      ;
; 5.420 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[17]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 5.696      ;
; 5.420 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[18]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 5.696      ;
; 5.424 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 5.710      ;
; 5.424 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 5.710      ;
; 5.424 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 5.710      ;
; 5.424 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[23]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 5.679      ;
; 5.424 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[26]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 5.679      ;
; 5.424 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[27]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 5.679      ;
; 5.424 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[28]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 5.679      ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'aud_bclk'                                                                                                                                                                               ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; aud_bclk ; Rise       ; aud_bclk                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[1]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[0]                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[10]                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[11]                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[12]                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[14]                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[15]                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[1]                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[2]                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[3]                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[4]                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[5]                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[6]                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[7]                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[8]                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[9]                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|aud_lrc_d0                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[0]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[10]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[11]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[12]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[13]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[14]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[15]                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[1]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[2]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[3]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[4]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[5]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[6]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[7]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[8]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[9]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[0]                                                                                          ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                             ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[0]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[1]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[2]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[3]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[4]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[5]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[6]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[7]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|i2c_done                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[0]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[10]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[11]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[13]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[14]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[1]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[2]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[3]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[4]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[6]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[7]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[8]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[9]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_exec          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8        ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr      ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle         ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop         ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|i2c_done                  ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                   ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[0]       ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[10]      ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[11]      ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[13]      ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[14]      ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[1]       ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[2]       ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[3]       ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[4]       ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]       ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[6]       ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[7]       ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[8]       ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[9]       ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[0]                 ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[1]                 ;
; 0.287  ; 0.503        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[2]                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT0  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT1  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT10 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT11 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT12 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT13 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT14 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT15 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT2  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT3  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT4  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT5  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT6  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT7  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT8  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT9  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT0  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT1  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT2  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT3  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT4  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT5  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT6  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT7  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9                           ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT1                  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT10                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT11                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT12                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT13                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT14                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT15                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT16                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT17                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT18                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT19                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT2                  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT20                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT21                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT22                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT23                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT3                  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT4                  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT5                  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT6                  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT7                  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT8                  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT9                  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT0  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT1  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT10 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT11 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT12 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT13 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT14 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT15 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT2  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT3  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT4  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT5  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT6  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT7  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT8  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT9  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT0  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT1  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT2  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT3  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT4  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT5  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT6  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT7  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9                           ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT1                  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT10                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT11                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT12                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT13                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT14                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT15                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT16                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT17                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT18                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT19                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT2                  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT20                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT21                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT22                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT23                 ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT3                  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT4                  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT5                  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT6                  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT7                  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT8                  ;
; 9.608 ; 9.990        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT9                  ;
; 9.609 ; 9.991        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT0  ;
; 9.609 ; 9.991        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT1  ;
; 9.609 ; 9.991        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT10 ;
; 9.609 ; 9.991        ; 0.382          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT11 ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                        ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req                                                                                                             ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]                                                                                                               ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]                                                                                                               ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                                                                                                               ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]                                                                                                               ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]                                                                                                               ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]                                                                                                               ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]                                                                                                               ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00                                                                                                             ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.01                                                                                                             ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.10                                                                                                             ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                    ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                   ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                    ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                    ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                    ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                    ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                    ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                    ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                    ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                    ;
; 49.716 ; 49.932       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                    ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[2] ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[6] ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[7] ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2]                                                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5]                                                  ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[0] ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[1] ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[3] ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[4] ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[5] ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1]                                                  ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6]                                                  ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                    ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                   ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                    ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                    ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                    ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                    ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                    ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                    ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                    ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                    ;
; 49.719 ; 49.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                    ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[10]                            ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[11]                            ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[12]                            ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[13]                            ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[14]                            ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[15]                            ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[3]                             ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[4]                             ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[5]                             ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[6]                             ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[7]                             ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[8]                             ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[9]                             ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~portb_address_reg0   ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[10]                            ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[11]                            ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[12]                            ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[13]                            ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[14]                            ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[15]                            ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[3]                             ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[4]                             ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[5]                             ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[6]                             ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[7]                             ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[8]                             ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[9]                             ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~portb_address_reg0   ;
; 49.877 ; 50.061       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                    ;
; 49.877 ; 50.061       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                   ;
; 49.877 ; 50.061       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                    ;
; 49.877 ; 50.061       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; aud_adcdat ; aud_bclk   ; 2.664 ; 2.700 ; Rise       ; aud_bclk        ;
; aud_lrc    ; aud_bclk   ; 4.230 ; 4.162 ; Rise       ; aud_bclk        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; aud_adcdat ; aud_bclk   ; -0.503 ; -0.626 ; Rise       ; aud_bclk        ;
; aud_lrc    ; aud_bclk   ; -1.470 ; -1.509 ; Rise       ; aud_bclk        ;
+------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                               ;
+--------------+-----------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                   ;
+--------------+-----------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------+
; aud_dacdat   ; aud_bclk                                                                          ; 8.582  ; 8.368  ; Fall       ; aud_bclk                                                                          ;
; aud_mclk     ; sys_clk                                                                           ; 3.046  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                              ;
; aud_mclk     ; sys_clk                                                                           ;        ; 2.918  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                              ;
; lcd_de       ; sys_clk                                                                           ; 7.893  ; 7.457  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_pclk     ; sys_clk                                                                           ; 3.048  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_rgb[*]   ; sys_clk                                                                           ; 13.186 ; 12.722 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[0]  ; sys_clk                                                                           ; 12.086 ; 11.709 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[1]  ; sys_clk                                                                           ; 12.076 ; 11.699 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[2]  ; sys_clk                                                                           ; 12.086 ; 11.709 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[3]  ; sys_clk                                                                           ; 11.758 ; 11.445 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[4]  ; sys_clk                                                                           ; 11.768 ; 11.455 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[5]  ; sys_clk                                                                           ; 12.798 ; 12.333 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[6]  ; sys_clk                                                                           ; 12.435 ; 12.025 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[7]  ; sys_clk                                                                           ; 12.445 ; 12.035 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[8]  ; sys_clk                                                                           ; 12.023 ; 11.671 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[9]  ; sys_clk                                                                           ; 12.023 ; 11.671 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[10] ; sys_clk                                                                           ; 12.076 ; 11.699 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[11] ; sys_clk                                                                           ; 13.169 ; 12.704 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[12] ; sys_clk                                                                           ; 12.903 ; 12.490 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[13] ; sys_clk                                                                           ; 13.186 ; 12.722 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[14] ; sys_clk                                                                           ; 13.186 ; 12.722 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[15] ; sys_clk                                                                           ; 12.798 ; 12.333 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_pclk     ; sys_clk                                                                           ;        ; 2.917  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; aud_scl      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 7.466  ; 7.820  ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
; aud_sda      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 7.623  ; 7.926  ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
+--------------+-----------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                     ;
+--------------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                   ;
+--------------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; aud_dacdat   ; aud_bclk                                                                          ; 8.302 ; 8.097 ; Fall       ; aud_bclk                                                                          ;
; aud_mclk     ; sys_clk                                                                           ; 2.585 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                              ;
; aud_mclk     ; sys_clk                                                                           ;       ; 2.462 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                              ;
; lcd_de       ; sys_clk                                                                           ; 4.770 ; 4.568 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_pclk     ; sys_clk                                                                           ; 2.587 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_rgb[*]   ; sys_clk                                                                           ; 6.521 ; 6.060 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[0]  ; sys_clk                                                                           ; 6.837 ; 6.313 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[1]  ; sys_clk                                                                           ; 6.827 ; 6.303 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[2]  ; sys_clk                                                                           ; 6.837 ; 6.313 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[3]  ; sys_clk                                                                           ; 6.521 ; 6.060 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[4]  ; sys_clk                                                                           ; 6.531 ; 6.070 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[5]  ; sys_clk                                                                           ; 7.520 ; 6.912 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[6]  ; sys_clk                                                                           ; 7.171 ; 6.617 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[7]  ; sys_clk                                                                           ; 7.181 ; 6.627 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[8]  ; sys_clk                                                                           ; 6.776 ; 6.277 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[9]  ; sys_clk                                                                           ; 6.776 ; 6.277 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[10] ; sys_clk                                                                           ; 6.827 ; 6.303 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[11] ; sys_clk                                                                           ; 7.876 ; 7.268 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[12] ; sys_clk                                                                           ; 7.621 ; 7.063 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[13] ; sys_clk                                                                           ; 7.892 ; 7.286 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[14] ; sys_clk                                                                           ; 7.892 ; 7.286 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[15] ; sys_clk                                                                           ; 7.520 ; 6.912 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_pclk     ; sys_clk                                                                           ;       ; 2.461 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; aud_scl      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 7.155 ; 7.496 ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
; aud_sda      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 7.305 ; 7.597 ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
+--------------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                            ;
+-----------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                   ;
+-----------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; aud_sda   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 7.626 ; 7.533 ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
+-----------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                    ;
+-----------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                   ;
+-----------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; aud_sda   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 7.294 ; 7.201 ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
+-----------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                   ;
+-----------+-----------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                        ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                   ;
+-----------+-----------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------+
; aud_sda   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 7.279     ; 7.372     ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
+-----------+-----------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                           ;
+-----------+-----------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                        ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                   ;
+-----------+-----------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------+
; aud_sda   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 6.957     ; 7.050     ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
+-----------+-----------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                                        ; Synchronization Node                                                                                                                                        ; Typical MTBF (Years) ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[5]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[3]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[6]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[0]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[4]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[1]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[2]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4]        ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[5] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[7] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[6] ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0]        ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6]        ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[3] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[3] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[5] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[5] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[4] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[4] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[7] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[7] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[1] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[1] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[2] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[2] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[6] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[6] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[0] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[0] ; Not Calculated       ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -3.649         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;                ;              ;                  ; -1.341       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.308       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -3.417         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.816       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.601       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -3.235         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.568       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.667       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -3.161         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.951       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.210       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -3.056         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.944       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.112       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -2.625         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.810       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[1] ;                ;              ;                  ; -1.815       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -2.449         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.442       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.007       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 34.569         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ;                ;              ;                  ; 18.628       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ;                ;              ;                  ; 15.941       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 34.663         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ;                ;              ;                  ; 17.963       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ;                ;              ;                  ; 16.700       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 34.957         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[2] ;                ;              ;                  ; 18.937       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[2] ;                ;              ;                  ; 16.020       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 34.974         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[0] ;                ;              ;                  ; 19.133       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[0] ;                ;              ;                  ; 15.841       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 35.011         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[3] ;                ;              ;                  ; 18.925       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[3] ;                ;              ;                  ; 16.086       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 35.013         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[1] ;                ;              ;                  ; 18.927       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[1] ;                ;              ;                  ; 16.086       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 35.119         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[5] ;                ;              ;                  ; 18.722       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[5] ;                ;              ;                  ; 16.397       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 35.119         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[7] ;                ;              ;                  ; 18.925       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[7] ;                ;              ;                  ; 16.194       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 35.185         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[6] ;                ;              ;                  ; 18.924       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[6] ;                ;              ;                  ; 16.261       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 35.259         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ;                ;              ;                  ; 18.734       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ;                ;              ;                  ; 16.525       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 35.263         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ;                ;              ;                  ; 18.738       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ;                ;              ;                  ; 16.525       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 35.461         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[4] ;                ;              ;                  ; 19.134       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[4] ;                ;              ;                  ; 16.327       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 35.538         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ;                ;              ;                  ; 18.771       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ;                ;              ;                  ; 16.767       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 35.760         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ;                ;              ;                  ; 18.924       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ;                ;              ;                  ; 16.836       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 35.765         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ;                ;              ;                  ; 19.132       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ;                ;              ;                  ; 16.633       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 194.799        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[3] ;                ;              ;                  ; 98.403       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ;                ;              ;                  ; 96.396       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 195.023        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[5] ;                ;              ;                  ; 98.454       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ;                ;              ;                  ; 96.569       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 195.076        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[4] ;                ;              ;                  ; 98.575       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ;                ;              ;                  ; 96.501       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 195.323        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[7] ;                ;              ;                  ; 98.927       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ;                ;              ;                  ; 96.396       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 195.436        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[1] ;                ;              ;                  ; 98.731       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ;                ;              ;                  ; 96.705       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 195.458        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[2] ;                ;              ;                  ; 99.132       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ;                ;              ;                  ; 96.326       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 195.462        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[6] ;                ;              ;                  ; 99.133       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ;                ;              ;                  ; 96.329       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 195.587        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[0] ;                ;              ;                  ; 98.948       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ;                ;              ;                  ; 96.639       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                         ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; -0.862 ; -20.416       ;
; aud_bclk                                                                          ; -0.699 ; -22.234       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; 0.062  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ; 95.834 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                          ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; -0.058 ; -0.058        ;
; aud_bclk                                                                          ; 0.089  ; 0.000         ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.184  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ; 0.186  ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 16.631 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 97.306 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.615 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.723 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                           ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; aud_bclk                                                                          ; -3.000 ; -120.330      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; -1.000 ; -61.000       ;
; sys_clk                                                                           ; 9.594  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; 9.733  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ; 49.737 ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                             ; Launch Clock                                                                      ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; -0.862 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.261     ; 1.588      ;
; -0.807 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.755      ;
; -0.807 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.755      ;
; -0.807 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.755      ;
; -0.807 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.755      ;
; -0.807 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.755      ;
; -0.807 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.755      ;
; -0.771 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.180      ; 1.938      ;
; -0.755 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.180      ; 1.922      ;
; -0.747 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.695      ;
; -0.747 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.695      ;
; -0.747 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.695      ;
; -0.747 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.695      ;
; -0.747 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.695      ;
; -0.747 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.695      ;
; -0.720 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.669      ;
; -0.720 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.669      ;
; -0.720 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.669      ;
; -0.720 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.669      ;
; -0.720 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.669      ;
; -0.720 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.669      ;
; -0.700 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.649      ;
; -0.688 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.636      ;
; -0.688 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.636      ;
; -0.688 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.636      ;
; -0.688 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.636      ;
; -0.688 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.636      ;
; -0.688 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.636      ;
; -0.618 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.568      ;
; -0.617 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.261     ; 1.343      ;
; -0.612 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.561      ;
; -0.608 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.557      ;
; -0.593 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.175      ; 1.755      ;
; -0.584 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[3]            ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.180      ; 1.751      ;
; -0.581 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.530      ;
; -0.577 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.526      ;
; -0.576 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.048     ; 1.515      ;
; -0.560 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.509      ;
; -0.552 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.501      ;
; -0.547 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.262     ; 1.272      ;
; -0.544 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.181      ; 1.712      ;
; -0.542 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.492      ;
; -0.533 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.482      ;
; -0.533 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.175      ; 1.695      ;
; -0.527 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[2]            ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.180      ; 1.694      ;
; -0.521 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.043     ; 1.465      ;
; -0.506 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.176      ; 1.669      ;
; -0.505 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.180      ; 1.672      ;
; -0.502 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.181      ; 1.670      ;
; -0.494 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.442      ;
; -0.489 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.438      ;
; -0.489 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.439      ;
; -0.486 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.435      ;
; -0.486 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.435      ;
; -0.486 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.435      ;
; -0.486 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.435      ;
; -0.486 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.435      ;
; -0.486 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.435      ;
; -0.480 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.428      ;
; -0.480 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.428      ;
; -0.480 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.428      ;
; -0.480 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.428      ;
; -0.480 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.428      ;
; -0.480 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.428      ;
; -0.474 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.175      ; 1.636      ;
; -0.458 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.407      ;
; -0.456 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[1]               ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.180      ; 1.623      ;
; -0.456 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.037     ; 1.406      ;
; -0.453 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[4]            ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.180      ; 1.620      ;
; -0.444 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.393      ;
; -0.444 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.393      ;
; -0.444 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.393      ;
; -0.444 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.393      ;
; -0.444 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.393      ;
; -0.444 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.393      ;
; -0.437 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.386      ;
; -0.437 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.386      ;
; -0.437 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.386      ;
; -0.437 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.386      ;
; -0.437 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.386      ;
; -0.437 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr     ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.386      ;
; -0.436 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[2]               ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.180      ; 1.603      ;
; -0.435 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.383      ;
; -0.435 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.383      ;
; -0.435 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.383      ;
; -0.435 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.383      ;
; -0.435 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.383      ;
; -0.435 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.383      ;
; -0.435 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.383      ;
; -0.435 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.383      ;
; -0.435 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.180      ; 1.602      ;
; -0.433 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.382      ;
; -0.433 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.381      ;
; -0.433 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.381      ;
; -0.433 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.381      ;
; -0.433 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.381      ;
; -0.433 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.381      ;
; -0.433 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.381      ;
; -0.430 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[6]            ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.180      ; 1.597      ;
; -0.427 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.180      ; 1.594      ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'aud_bclk'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.699 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.039      ; 1.745      ;
; -0.698 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.039      ; 1.744      ;
; -0.668 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.046      ; 1.721      ;
; -0.667 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.046      ; 1.720      ;
; -0.645 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.031      ; 1.683      ;
; -0.644 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.031      ; 1.682      ;
; -0.629 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.031      ; 1.667      ;
; -0.628 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.031      ; 1.666      ;
; -0.621 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.046      ; 1.674      ;
; -0.620 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.046      ; 1.673      ;
; -0.598 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.039      ; 1.644      ;
; -0.597 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.039      ; 1.643      ;
; -0.561 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.024     ; 1.544      ;
; -0.561 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.024     ; 1.544      ;
; -0.561 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.024     ; 1.544      ;
; -0.561 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.024     ; 1.544      ;
; -0.561 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.024     ; 1.544      ;
; -0.561 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.024     ; 1.544      ;
; -0.561 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.024     ; 1.544      ;
; -0.553 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.024     ; 1.536      ;
; -0.552 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.024     ; 1.535      ;
; -0.546 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.039      ; 1.592      ;
; -0.545 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.039      ; 1.591      ;
; -0.539 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.026     ; 1.520      ;
; -0.539 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.026     ; 1.520      ;
; -0.539 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.026     ; 1.520      ;
; -0.539 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.026     ; 1.520      ;
; -0.539 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.026     ; 1.520      ;
; -0.539 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.026     ; 1.520      ;
; -0.539 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.026     ; 1.520      ;
; -0.533 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.187      ; 1.727      ;
; -0.532 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.187      ; 1.726      ;
; -0.516 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.041     ; 1.482      ;
; -0.516 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.041     ; 1.482      ;
; -0.516 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.041     ; 1.482      ;
; -0.516 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.041     ; 1.482      ;
; -0.516 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.041     ; 1.482      ;
; -0.516 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.041     ; 1.482      ;
; -0.516 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.041     ; 1.482      ;
; -0.500 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.041     ; 1.466      ;
; -0.500 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.041     ; 1.466      ;
; -0.500 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.041     ; 1.466      ;
; -0.500 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.041     ; 1.466      ;
; -0.500 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.041     ; 1.466      ;
; -0.500 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.041     ; 1.466      ;
; -0.500 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.041     ; 1.466      ;
; -0.492 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.026     ; 1.473      ;
; -0.492 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.026     ; 1.473      ;
; -0.492 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.026     ; 1.473      ;
; -0.492 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.026     ; 1.473      ;
; -0.492 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.026     ; 1.473      ;
; -0.492 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.026     ; 1.473      ;
; -0.492 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.026     ; 1.473      ;
; -0.490 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.031      ; 1.528      ;
; -0.489 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.031      ; 1.527      ;
; -0.486 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[1]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.031      ; 1.524      ;
; -0.485 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[1]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.031      ; 1.523      ;
; -0.475 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0 ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.161      ; 1.665      ;
; -0.475 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_we_reg       ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.161      ; 1.665      ;
; -0.473 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.164      ; 1.666      ;
; -0.471 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.129      ; 1.607      ;
; -0.460 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.132     ; 1.335      ;
; -0.460 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.132     ; 1.335      ;
; -0.460 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.132     ; 1.335      ;
; -0.460 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.132     ; 1.335      ;
; -0.460 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.132     ; 1.335      ;
; -0.460 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.132     ; 1.335      ;
; -0.460 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.132     ; 1.335      ;
; -0.460 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.024     ; 1.443      ;
; -0.460 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.024     ; 1.443      ;
; -0.460 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.024     ; 1.443      ;
; -0.460 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.024     ; 1.443      ;
; -0.460 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.024     ; 1.443      ;
; -0.460 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.024     ; 1.443      ;
; -0.460 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.024     ; 1.443      ;
; -0.451 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[0] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.046      ; 1.504      ;
; -0.450 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[0] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.046      ; 1.503      ;
; -0.444 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_we_reg       ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.168      ; 1.641      ;
; -0.444 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0 ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.168      ; 1.641      ;
; -0.442 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.171      ; 1.642      ;
; -0.440 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.136      ; 1.583      ;
; -0.429 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.025     ; 1.411      ;
; -0.429 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.025     ; 1.411      ;
; -0.429 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[1]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.025     ; 1.411      ;
; -0.429 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; -0.025     ; 1.411      ;
; -0.428 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[15]                                                                               ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.186      ; 1.621      ;
; -0.428 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]                                                                               ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.186      ; 1.621      ;
; -0.428 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[9]                                                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.186      ; 1.621      ;
; -0.428 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[6]                                                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.186      ; 1.621      ;
; -0.428 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[2]                                                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.186      ; 1.621      ;
; -0.428 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[1]                                                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.186      ; 1.621      ;
; -0.422 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[4] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.046      ; 1.475      ;
; -0.421 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0 ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.153      ; 1.603      ;
; -0.421 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_we_reg       ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.153      ; 1.603      ;
; -0.421 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[4] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.046      ; 1.474      ;
; -0.419 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.156      ; 1.604      ;
; -0.417 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.121      ; 1.545      ;
; -0.416 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.103      ; 1.526      ;
; -0.416 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.103      ; 1.526      ;
; -0.416 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 1.000        ; 0.103      ; 1.526      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                                                      ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.062  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                             ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                             ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.130     ; 0.350      ;
; 0.553  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                             ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                             ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.130     ; 0.359      ;
; 11.528 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 8.617      ;
; 11.583 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.546      ;
; 11.603 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 8.542      ;
; 11.605 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 8.540      ;
; 11.606 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 8.539      ;
; 11.661 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.468      ;
; 11.679 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.450      ;
; 11.679 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.450      ;
; 11.679 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.450      ;
; 11.679 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.450      ;
; 11.679 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.450      ;
; 11.681 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 8.464      ;
; 11.683 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 8.462      ;
; 11.757 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.372      ;
; 11.757 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.372      ;
; 11.757 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.372      ;
; 11.757 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.372      ;
; 11.757 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.372      ;
; 11.785 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 8.360      ;
; 11.811 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.318      ;
; 11.840 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.289      ;
; 11.860 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 8.285      ;
; 11.862 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 8.283      ;
; 11.889 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.240      ;
; 11.898 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 8.247      ;
; 11.936 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.193      ;
; 11.936 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.193      ;
; 11.936 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.193      ;
; 11.936 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.193      ;
; 11.936 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.193      ;
; 11.953 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.176      ;
; 11.973 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 8.172      ;
; 11.975 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 8.170      ;
; 12.049 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.080      ;
; 12.049 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.080      ;
; 12.049 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.080      ;
; 12.049 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.080      ;
; 12.049 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.080      ;
; 12.068 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 8.061      ;
; 12.181 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 7.948      ;
; 12.387 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 7.572      ;
; 12.505 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 7.437      ;
; 12.550 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 7.391      ;
; 12.557 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 7.385      ;
; 12.567 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 7.392      ;
; 12.600 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][3] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 7.342      ;
; 12.626 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 7.332      ;
; 12.651 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 7.307      ;
; 12.704 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 7.237      ;
; 12.707 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 7.234      ;
; 12.713 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 7.245      ;
; 12.744 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 7.401      ;
; 12.756 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 7.389      ;
; 12.771 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][4] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 7.170      ;
; 12.775 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 7.183      ;
; 12.799 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 7.330      ;
; 12.811 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 7.318      ;
; 12.819 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 7.326      ;
; 12.821 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 7.324      ;
; 12.831 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 7.314      ;
; 12.833 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 7.312      ;
; 12.839 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][6] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 7.102      ;
; 12.844 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.154      ; 7.297      ;
; 12.888 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][5] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 7.053      ;
; 12.895 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 7.234      ;
; 12.895 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 7.234      ;
; 12.895 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 7.234      ;
; 12.895 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 7.234      ;
; 12.895 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 7.234      ;
; 12.907 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 7.222      ;
; 12.907 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 7.222      ;
; 12.907 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 7.222      ;
; 12.907 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 7.222      ;
; 12.907 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 7.222      ;
; 12.926 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.154      ; 7.215      ;
; 12.945 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 7.013      ;
; 12.956 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][7] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[3]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 6.985      ;
; 13.027 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[26]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 7.102      ;
; 13.038 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 7.107      ;
; 13.039 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[27]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 7.090      ;
; 13.116 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[31]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 7.029      ;
; 13.295 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[29]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 6.850      ;
; 13.408 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[28]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 6.737      ;
; 13.546 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 6.599      ;
; 13.601 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 6.528      ;
; 13.604 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[24]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 6.541      ;
; 13.621 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 6.524      ;
; 13.623 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 6.522      ;
; 13.659 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[24]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 6.470      ;
; 13.679 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[24]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 6.466      ;
; 13.681 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[24]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 6.464      ;
; 13.686 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[30]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 6.459      ;
; 13.697 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 6.432      ;
; 13.697 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 6.432      ;
; 13.697 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 6.432      ;
; 13.697 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 6.432      ;
; 13.697 ; FFT_top:FFT_u|data_modulus:u_data_modulus|source_data[25]                                                     ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.142      ; 6.432      ;
; 13.698 ; FFT_top:FFT_u|data_modulus:u_data_modulus|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fft_data_r[4]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 6.262      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 95.834 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.118      ;
; 95.834 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.118      ;
; 95.834 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.118      ;
; 95.834 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.118      ;
; 95.834 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.118      ;
; 95.834 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.118      ;
; 95.856 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.096      ;
; 95.856 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.096      ;
; 95.856 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.096      ;
; 95.856 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.096      ;
; 95.856 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.096      ;
; 95.856 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.096      ;
; 95.877 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.075      ;
; 95.888 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.064      ;
; 95.888 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.064      ;
; 95.888 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.064      ;
; 95.888 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.064      ;
; 95.888 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.064      ;
; 95.888 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.064      ;
; 95.899 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.053      ;
; 95.931 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 4.021      ;
; 95.976 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.976      ;
; 95.976 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.976      ;
; 95.976 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.976      ;
; 95.976 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.976      ;
; 95.976 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.976      ;
; 95.976 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.976      ;
; 96.006 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.946      ;
; 96.006 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.946      ;
; 96.006 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.946      ;
; 96.006 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.946      ;
; 96.006 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.946      ;
; 96.006 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.946      ;
; 96.015 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.937      ;
; 96.015 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.937      ;
; 96.015 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.937      ;
; 96.015 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.937      ;
; 96.015 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.937      ;
; 96.015 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.937      ;
; 96.015 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.937      ;
; 96.015 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.937      ;
; 96.015 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.937      ;
; 96.015 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.937      ;
; 96.015 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.937      ;
; 96.015 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.937      ;
; 96.019 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.933      ;
; 96.024 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 3.924      ;
; 96.039 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 3.909      ;
; 96.049 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.903      ;
; 96.058 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.894      ;
; 96.058 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.894      ;
; 96.060 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.892      ;
; 96.060 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.892      ;
; 96.060 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.892      ;
; 96.060 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.892      ;
; 96.060 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.892      ;
; 96.060 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.892      ;
; 96.071 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.879      ;
; 96.071 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.879      ;
; 96.071 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.879      ;
; 96.071 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.879      ;
; 96.071 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.879      ;
; 96.071 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.879      ;
; 96.078 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.872      ;
; 96.078 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.872      ;
; 96.078 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.872      ;
; 96.078 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.872      ;
; 96.078 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.872      ;
; 96.078 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.872      ;
; 96.098 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.852      ;
; 96.098 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.852      ;
; 96.098 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.852      ;
; 96.098 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.852      ;
; 96.098 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.852      ;
; 96.098 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.852      ;
; 96.103 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.849      ;
; 96.109 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.841      ;
; 96.109 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.841      ;
; 96.109 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.841      ;
; 96.109 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.841      ;
; 96.109 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.841      ;
; 96.109 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.841      ;
; 96.114 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.836      ;
; 96.121 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.829      ;
; 96.124 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.01 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 3.824      ;
; 96.127 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.823      ;
; 96.127 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.823      ;
; 96.127 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.823      ;
; 96.127 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.823      ;
; 96.127 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.823      ;
; 96.127 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.823      ;
; 96.141 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.809      ;
; 96.148 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.038     ; 3.801      ;
; 96.152 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.798      ;
; 96.163 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.038     ; 3.786      ;
; 96.170 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.780      ;
; 96.170 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.038     ; 3.779      ;
; 96.180 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 3.768      ;
; 96.181 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.769      ;
; 96.181 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 3.769      ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                          ; Launch Clock                                                                      ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.058 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                           ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                                                ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.307      ;
; 0.128  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[30]                                                                                                       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.461      ;
; 0.132  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[33]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.463      ;
; 0.134  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[14]                                                                                                                                           ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.473      ;
; 0.134  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[18]                                                                                                       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.467      ;
; 0.134  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[26]                                                                                                       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.467      ;
; 0.136  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[23]                                                                                                       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.469      ;
; 0.138  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[59]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.469      ;
; 0.138  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[31]                                                                                                       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.471      ;
; 0.140  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[70]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.465      ;
; 0.140  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[17]                                                                                                       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.473      ;
; 0.140  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[27]                                                                                                       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.473      ;
; 0.142  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[6][3]                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1191:auto_generated|ram_block1a0~porta_address_reg0                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.469      ;
; 0.143  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[29]                                                                                                       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.476      ;
; 0.144  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[91]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.475      ;
; 0.144  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[22]                                                                                                       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.477      ;
; 0.144  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[28]                                                                                                       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.477      ;
; 0.146  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[16]                                                                                                       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.479      ;
; 0.146  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[19]                                                                                                       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.479      ;
; 0.146  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[25]                                                                                                       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.479      ;
; 0.147  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[20]                                                                                                       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.480      ;
; 0.148  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[23]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.479      ;
; 0.149  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[109]                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.482      ;
; 0.149  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[21]                                                                                                       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.482      ;
; 0.150  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[71]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.474      ;
; 0.151  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[21]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.474      ;
; 0.151  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[62]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.475      ;
; 0.153  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[6]                                                                                                                                            ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.488      ;
; 0.153  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[78]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.478      ;
; 0.153  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[97]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.485      ;
; 0.154  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[0]                                                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.478      ;
; 0.154  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[111]                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.479      ;
; 0.154  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[24]                                                                                                       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.487      ;
; 0.155  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[0][1]                                                                                                                           ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.483      ;
; 0.155  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[85]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.479      ;
; 0.155  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[6][2]                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_v091:auto_generated|ram_block1a0~porta_address_reg0                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.477      ;
; 0.156  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[44]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.485      ;
; 0.156  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[18]                                                                                                                                           ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.487      ;
; 0.157  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[0][2]                                                                                                                           ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.485      ;
; 0.158  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[12]                                                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.482      ;
; 0.160  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[7]                                                                                                                                          ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.483      ;
; 0.161  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[110]                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.490      ;
; 0.163  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[11]                                                                                                                                           ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.498      ;
; 0.164  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[19]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.488      ;
; 0.165  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[2][15]                                                                                                                                 ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.497      ;
; 0.166  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[38]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.489      ;
; 0.166  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[38]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.491      ;
; 0.167  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[14]                                                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.501      ;
; 0.167  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_a_bus[8]                                                                                                                                            ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.491      ;
; 0.168  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0] ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.495      ;
; 0.171  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[6][15]                                                                                                                                 ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.495      ;
; 0.171  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[70]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.495      ;
; 0.173  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[14]                                                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.510      ;
; 0.173  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[46]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.498      ;
; 0.174  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[47]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.503      ;
; 0.174  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[8]                                                                                                                                            ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.509      ;
; 0.176  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[124]                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 0.522      ;
; 0.176  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[102]                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.505      ;
; 0.176  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1] ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.503      ;
; 0.177  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[2]                                                                                                                                          ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.520      ;
; 0.179  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_a_bus[13]                                                                                                                                           ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.514      ;
; 0.181  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[6][0]                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1191:auto_generated|ram_block1a0~porta_address_reg0                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.506      ;
; 0.181  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[46]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.504      ;
; 0.181  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[14]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.505      ;
; 0.182  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[72]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.525      ;
; 0.182  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[98]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.525      ;
; 0.183  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[108]                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.511      ;
; 0.183  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[122]                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 0.527      ;
; 0.183  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[56]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.524      ;
; 0.184  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[15]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.512      ;
; 0.185  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_a_bus[6]                                                                                                                                            ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.509      ;
; 0.185  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                                                                                                                                             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                                                                                                                                             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                                                                                                                                             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                                                                                                                                             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                                                                                                                                             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                                                                                                                                             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                                                                                                                                             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_sel                                                                                                                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_sel                                                                                                                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[76]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.515      ;
; 0.186  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[79]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.515      ;
; 0.186  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[108]                                                                                                                                        ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.511      ;
; 0.186  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                                                                                                                                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                                                                                                                                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                                                                                                                                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                                                                                                                                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                                                                                                                                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                                                                                                                                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                                                                                                                                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                                                                                                                                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.01                                                                                                                                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.01                                                                                                                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.00                                                                                                                                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.00                                                                                                                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.10                                                                                                                                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|wr_state.10                                                                                                                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.end1                                                                                                      ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.end1                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|str_count_en                                                                                                                                           ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|str_count_en                                                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[17]                                                                                                                                         ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.528      ;
; 0.186  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|anb                                                                                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|anb                                                                                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|was_stalled                                                                                                            ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|was_stalled                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                                                                              ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.LPP_C_OUTPUT                                                                                                                                                                    ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.LPP_C_OUTPUT                                                                                                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'aud_bclk'                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.089 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[0]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                       ; aud_bclk     ; aud_bclk    ; -0.500       ; 0.865      ; 0.538      ;
; 0.138 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[14]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.165      ; 0.387      ;
; 0.138 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[11]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.165      ; 0.387      ;
; 0.138 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[5]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.165      ; 0.387      ;
; 0.138 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[3]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.165      ; 0.387      ;
; 0.140 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[12]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.165      ; 0.389      ;
; 0.167 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[7]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.165      ; 0.416      ;
; 0.200 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[12]                                                                      ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                       ; aud_bclk     ; aud_bclk    ; -0.500       ; 0.887      ; 0.671      ;
; 0.201 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                             ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                             ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                             ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                             ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                             ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.209 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[0]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.162      ; 0.455      ;
; 0.213 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                   ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.271      ; 0.588      ;
; 0.217 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[4]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.162      ; 0.463      ;
; 0.220 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                             ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.284      ; 0.588      ;
; 0.220 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.398      ; 0.702      ;
; 0.220 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.398      ; 0.702      ;
; 0.221 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.329      ;
; 0.229 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[6]                                                                   ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.309      ; 0.642      ;
; 0.232 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[15]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.241      ; 0.557      ;
; 0.235 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[1]                                                                   ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.309      ; 0.648      ;
; 0.240 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                   ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.279      ; 0.623      ;
; 0.241 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[2]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                       ; aud_bclk     ; aud_bclk    ; -0.500       ; 0.865      ; 0.690      ;
; 0.247 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                   ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]                                        ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.226      ; 0.557      ;
; 0.263 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[8]                                                                       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                       ; aud_bclk     ; aud_bclk    ; -0.500       ; 0.887      ; 0.734      ;
; 0.267 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.375      ;
; 0.270 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]                                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.309      ; 0.683      ;
; 0.274 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[2]                                                                   ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.309      ; 0.687      ;
; 0.279 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[9]                                                                   ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.309      ; 0.692      ;
; 0.282 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.398      ; 0.764      ;
; 0.289 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.398      ; 0.771      ;
; 0.291 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[15]                                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.309      ; 0.704      ;
; 0.293 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                   ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]                                        ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.218      ; 0.595      ;
; 0.296 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.226      ; 0.606      ;
; 0.297 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.068     ; 0.313      ;
; 0.299 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[6]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.068     ; 0.315      ;
; 0.302 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                             ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.287      ; 0.673      ;
; 0.303 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[1]                                   ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.271      ; 0.678      ;
; 0.307 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0] ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.415      ;
; 0.310 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.287      ; 0.681      ;
; 0.312 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                             ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.398      ; 0.794      ;
; 0.315 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.398      ; 0.797      ;
; 0.316 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[5]                                                                           ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                       ; aud_bclk     ; aud_bclk    ; -0.500       ; 0.880      ; 0.780      ;
; 0.317 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.398      ; 0.799      ;
; 0.317 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.398      ; 0.799      ;
; 0.317 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9          ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.425      ;
; 0.319 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[8]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.162      ; 0.565      ;
; 0.320 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.287      ; 0.691      ;
; 0.323 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.429      ;
; 0.323 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[5]                                                                           ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[5]                                                                                        ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.429      ;
; 0.324 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.284      ; 0.692      ;
; 0.324 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[3]                                                                           ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[3]                                                                                        ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.430      ;
; 0.325 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.431      ;
; 0.326 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.432      ;
; 0.326 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[2]                                                                           ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[2]                                                                                        ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.432      ;
; 0.326 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[4]                                                                           ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[4]                                                                                        ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.432      ;
; 0.326 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[10]                                                                               ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.162      ; 0.572      ;
; 0.327 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.435      ;
; 0.328 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[12]                                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.191      ; 0.623      ;
; 0.330 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.284      ; 0.698      ;
; 0.330 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                             ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.398      ; 0.812      ;
; 0.331 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[13]                                                                      ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                       ; aud_bclk     ; aud_bclk    ; -0.500       ; 0.887      ; 0.802      ;
; 0.332 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[1]                                                                           ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[1]                                                                                        ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.438      ;
; 0.337 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[0]                                                                           ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[0]                                                                                        ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.443      ;
; 0.342 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[11]                                                                  ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.191      ; 0.637      ;
; 0.346 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.452      ;
; 0.352 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[15]                                                                      ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                       ; aud_bclk     ; aud_bclk    ; -0.500       ; 0.887      ; 0.823      ;
; 0.359 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.142      ; 0.585      ;
; 0.360 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.142      ; 0.586      ;
; 0.362 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                             ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.398      ; 0.844      ;
; 0.363 ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[2]                                                                           ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                       ; aud_bclk     ; aud_bclk    ; -0.500       ; 0.880      ; 0.827      ;
; 0.365 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.398      ; 0.847      ;
; 0.367 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.398      ; 0.849      ;
; 0.371 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[1]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.068     ; 0.387      ;
; 0.372 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[9]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.068     ; 0.388      ;
; 0.372 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[2]                                                                                ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.068     ; 0.388      ;
; 0.377 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.287      ; 0.748      ;
; 0.377 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[7]                                                                   ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.191      ; 0.672      ;
; 0.383 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                     ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                              ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.398      ; 0.865      ;
; 0.392 ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                   ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]                                        ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.124      ; 0.600      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                                                                      ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.184 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle         ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle         ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.192 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.314      ;
; 0.203 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle         ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.325      ;
; 0.207 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.329      ;
; 0.231 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|i2c_done                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.354      ;
; 0.255 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.377      ;
; 0.259 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[14]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.381      ;
; 0.262 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[13]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.384      ;
; 0.264 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[7]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.386      ;
; 0.272 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.262      ; 0.618      ;
; 0.295 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.417      ;
; 0.297 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.420      ;
; 0.299 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.421      ;
; 0.300 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.422      ;
; 0.302 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.424      ;
; 0.306 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.429      ;
; 0.309 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.262      ; 0.655      ;
; 0.317 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.440      ;
; 0.317 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.048      ; 0.449      ;
; 0.318 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.440      ;
; 0.318 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.440      ;
; 0.318 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.441      ;
; 0.320 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.262      ; 0.666      ;
; 0.325 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.448      ;
; 0.328 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.451      ;
; 0.329 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.262      ; 0.675      ;
; 0.334 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.457      ;
; 0.343 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[7]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.465      ;
; 0.348 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.470      ;
; 0.350 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[13]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.472      ;
; 0.352 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[14]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.474      ;
; 0.361 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[11]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.483      ;
; 0.363 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.485      ;
; 0.364 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.262      ; 0.710      ;
; 0.371 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8        ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.493      ;
; 0.374 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[11]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.496      ;
; 0.378 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.262      ; 0.724      ;
; 0.383 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.506      ;
; 0.401 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.523      ;
; 0.403 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[5]              ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.041      ; 0.528      ;
; 0.405 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[3]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[3]              ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.042      ; 0.531      ;
; 0.407 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_exec          ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.530      ;
; 0.411 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[9]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[1]                 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.042      ; 0.537      ;
; 0.413 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[4]                 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.041      ; 0.538      ;
; 0.413 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle         ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.535      ;
; 0.414 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[4]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[4]              ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.041      ; 0.539      ;
; 0.418 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.540      ;
; 0.418 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.540      ;
; 0.422 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[11]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[3]                 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.041      ; 0.547      ;
; 0.426 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.549      ;
; 0.430 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[10]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.553      ;
; 0.433 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[9]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.556      ;
; 0.433 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.555      ;
; 0.434 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[0]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.557      ;
; 0.435 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[13]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.558      ;
; 0.436 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.559      ;
; 0.436 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.559      ;
; 0.437 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[7]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.560      ;
; 0.438 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle         ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.561      ;
; 0.438 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.267      ; 0.789      ;
; 0.441 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.563      ;
; 0.444 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.566      ;
; 0.446 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.568      ;
; 0.448 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8        ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.570      ;
; 0.449 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.571      ;
; 0.450 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|i2c_done                  ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.573      ;
; 0.455 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.578      ;
; 0.456 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.578      ;
; 0.457 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.579      ;
; 0.459 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.581      ;
; 0.460 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.582      ;
; 0.460 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.582      ;
; 0.463 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.267      ; 0.814      ;
; 0.463 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[0]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[0]              ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.042      ; 0.589      ;
; 0.464 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.267      ; 0.815      ;
; 0.465 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.589      ;
; 0.468 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.590      ;
; 0.469 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.592      ;
; 0.472 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[7]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[7]              ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.041      ; 0.597      ;
; 0.475 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[11]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.598      ;
; 0.477 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.600      ;
; 0.477 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.600      ;
; 0.478 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[6]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.601      ;
; 0.478 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.601      ;
; 0.482 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[14]      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[6]                 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.041      ; 0.607      ;
; 0.482 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_exec          ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.604      ;
; 0.483 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.606      ;
; 0.485 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[1]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[1]              ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.041      ; 0.610      ;
; 0.486 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.609      ;
; 0.491 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[6]       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[6]              ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.041      ; 0.616      ;
; 0.492 ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.615      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.10                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.10                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[6] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[2] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.316      ;
; 0.201 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.323      ;
; 0.220 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~portb_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.502      ;
; 0.220 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~portb_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.501      ;
; 0.224 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~portb_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.505      ;
; 0.231 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~portb_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.512      ;
; 0.253 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.374      ;
; 0.259 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[0] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.379      ;
; 0.263 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.10                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.383      ;
; 0.266 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[7] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.387      ;
; 0.270 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.391      ;
; 0.283 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.404      ;
; 0.283 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.404      ;
; 0.291 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.411      ;
; 0.297 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.01                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.10                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.421      ;
; 0.302 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                   ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.423      ;
; 0.304 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.428      ;
; 0.309 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.01                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.313 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                   ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.439      ;
; 0.320 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.440      ;
; 0.321 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.442      ;
; 0.324 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.444      ;
; 0.324 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.444      ;
; 0.324 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.445      ;
; 0.325 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.445      ;
; 0.325 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.446      ;
; 0.325 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.446      ;
; 0.329 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.450      ;
; 0.333 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.453      ;
; 0.335 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.456      ;
; 0.341 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.462      ;
; 0.347 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[1] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.467      ;
; 0.357 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.478      ;
; 0.368 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.488      ;
; 0.379 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.500      ;
; 0.396 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[4] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.515      ;
; 0.398 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.520      ;
; 0.404 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.524      ;
; 0.405 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.527      ;
; 0.406 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.528      ;
; 0.433 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.553      ;
; 0.438 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.10                                                                                                             ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.558      ;
; 0.443 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.565      ;
; 0.444 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.566      ;
; 0.446 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.568      ;
; 0.453 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.455 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.458 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.580      ;
; 0.462 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]                                                                                                               ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                    ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[5] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.585      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[12]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 3.311      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[13]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 3.311      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[14]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 3.311      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[15]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 3.311      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[16]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 3.311      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[17]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 3.311      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[18]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 3.311      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[23]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 3.300      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[26]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 3.300      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[27]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 3.300      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[28]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 3.300      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[29]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 3.300      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[30]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 3.300      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[35]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 3.300      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[23]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 3.300      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[25]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 3.300      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 3.300      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[27]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 3.300      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[28]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 3.300      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[29]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 3.300      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[30]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 3.300      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[33]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 3.300      ;
; 16.631 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[35]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 3.300      ;
; 16.632 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[12]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.298      ;
; 16.632 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[13]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.298      ;
; 16.632 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[14]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.298      ;
; 16.632 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[15]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.298      ;
; 16.632 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.298      ;
; 16.632 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.298      ;
; 16.632 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[19]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.298      ;
; 16.632 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.298      ;
; 16.632 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[37]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.298      ;
; 16.632 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.298      ;
; 16.632 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[24]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.298      ;
; 16.632 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[32]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.298      ;
; 16.632 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[34]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.298      ;
; 16.632 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[36]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.298      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[0]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 3.312      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[1]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 3.312      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 3.312      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[2]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 3.312      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 3.312      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[31]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.318      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[30]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.318      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[29]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.318      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[28]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.318      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[27]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.318      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[26]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.318      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[25]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.318      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[24]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.318      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[23]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.318      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[22]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.318      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[21]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.318      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[20]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.318      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[19]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.318      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[18]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.318      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[17]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.318      ;
; 16.634 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_data_int[16]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.318      ;
; 16.635 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|dffe_af                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 3.320      ;
; 16.635 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 3.320      ;
; 16.635 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 3.320      ;
; 16.635 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 3.320      ;
; 16.635 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|empty_dff                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 3.320      ;
; 16.635 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|usedw_is_0_dff                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 3.320      ;
; 16.635 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|usedw_is_1_dff                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 3.320      ;
; 16.636 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 3.320      ;
; 16.636 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 3.320      ;
; 16.636 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 3.320      ;
; 16.638 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|valid_ctrl_int                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 3.300      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_valid_s                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 3.300      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_sop_s                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 3.300      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.start                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 3.300      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.st_err                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 3.300      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.end1                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 3.300      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.run1                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 3.300      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[6]                                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 3.299      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[0]                                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 3.299      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[2]                                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 3.299      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[1]                                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 3.299      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[3]                                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 3.299      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[4]                                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 3.299      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[5]                                                                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 3.299      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[6]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 3.299      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[4]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 3.300      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[3]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 3.300      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[5]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 3.300      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[0]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 3.300      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[1]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 3.299      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[2]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 3.300      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[21]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.291      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[6]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.291      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[7]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.291      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[8]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.291      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[9]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.291      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[10]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.291      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[11]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.291      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[31]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 3.296      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[33]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 3.296      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[36]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 3.296      ;
; 16.639 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[21]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.291      ;
+--------+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 97.306 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.651      ;
; 97.306 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.651      ;
; 97.306 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.651      ;
; 97.306 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.651      ;
; 97.306 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.651      ;
; 97.306 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.651      ;
; 97.306 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.651      ;
; 97.306 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.651      ;
; 97.306 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.651      ;
; 97.306 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.651      ;
; 97.306 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.651      ;
; 97.463 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.031     ; 2.493      ;
; 97.463 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.031     ; 2.493      ;
; 97.463 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.031     ; 2.493      ;
; 97.463 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.031     ; 2.493      ;
; 97.463 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.031     ; 2.493      ;
; 97.463 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.031     ; 2.493      ;
; 97.463 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.031     ; 2.493      ;
; 97.463 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.031     ; 2.493      ;
; 97.463 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.031     ; 2.493      ;
; 97.463 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.031     ; 2.493      ;
; 97.463 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.031     ; 2.493      ;
; 97.466 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.021     ; 2.500      ;
; 97.466 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.021     ; 2.500      ;
; 97.466 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.021     ; 2.500      ;
; 97.466 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.021     ; 2.500      ;
; 97.466 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.021     ; 2.500      ;
; 97.466 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.021     ; 2.500      ;
; 97.466 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.021     ; 2.500      ;
; 97.466 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.021     ; 2.500      ;
; 97.466 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.021     ; 2.500      ;
; 97.466 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.021     ; 2.500      ;
; 97.466 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.021     ; 2.500      ;
; 97.526 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.431      ;
; 97.526 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.431      ;
; 97.526 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.431      ;
; 97.526 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.431      ;
; 97.526 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.431      ;
; 97.526 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.431      ;
; 97.526 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.431      ;
; 97.526 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.431      ;
; 97.526 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.431      ;
; 97.526 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.431      ;
; 97.526 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.431      ;
; 97.535 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.029     ; 2.423      ;
; 97.535 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.029     ; 2.423      ;
; 97.535 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.029     ; 2.423      ;
; 97.535 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.029     ; 2.423      ;
; 97.535 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.029     ; 2.423      ;
; 97.535 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.029     ; 2.423      ;
; 97.535 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.029     ; 2.423      ;
; 97.535 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.029     ; 2.423      ;
; 97.535 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.029     ; 2.423      ;
; 97.535 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.029     ; 2.423      ;
; 97.535 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.029     ; 2.423      ;
; 97.545 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.412      ;
; 97.545 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.412      ;
; 97.545 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.412      ;
; 97.545 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.412      ;
; 97.545 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.412      ;
; 97.545 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.412      ;
; 97.545 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.412      ;
; 97.545 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.412      ;
; 97.545 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.412      ;
; 97.545 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.412      ;
; 97.545 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.412      ;
; 97.554 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.403      ;
; 97.554 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.403      ;
; 97.554 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.403      ;
; 97.554 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.403      ;
; 97.554 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.403      ;
; 97.554 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.403      ;
; 97.554 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.403      ;
; 97.554 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.403      ;
; 97.554 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.403      ;
; 97.554 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.403      ;
; 97.554 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.403      ;
; 97.556 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.401      ;
; 97.556 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.401      ;
; 97.556 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.401      ;
; 97.556 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.401      ;
; 97.556 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.401      ;
; 97.556 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.401      ;
; 97.556 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.401      ;
; 97.556 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.401      ;
; 97.556 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.401      ;
; 97.556 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.401      ;
; 97.556 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.401      ;
; 97.602 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.355      ;
; 97.602 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.355      ;
; 97.602 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.355      ;
; 97.602 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.355      ;
; 97.602 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.355      ;
; 97.602 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.355      ;
; 97.602 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.355      ;
; 97.602 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.355      ;
; 97.602 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.355      ;
; 97.602 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.355      ;
; 97.602 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.030     ; 2.355      ;
; 97.623 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.022     ; 2.342      ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.615 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.742      ;
; 1.615 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.742      ;
; 1.615 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.742      ;
; 1.615 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.742      ;
; 1.615 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.742      ;
; 1.615 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.742      ;
; 1.615 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.742      ;
; 1.615 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.742      ;
; 1.615 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.742      ;
; 1.615 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.742      ;
; 1.615 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.742      ;
; 1.621 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.748      ;
; 1.621 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.748      ;
; 1.621 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.748      ;
; 1.621 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.748      ;
; 1.621 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.748      ;
; 1.621 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.748      ;
; 1.621 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.748      ;
; 1.621 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.748      ;
; 1.621 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.748      ;
; 1.621 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.748      ;
; 1.621 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.748      ;
; 1.674 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.801      ;
; 1.674 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.801      ;
; 1.674 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.801      ;
; 1.674 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.801      ;
; 1.674 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.801      ;
; 1.674 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.801      ;
; 1.674 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.801      ;
; 1.674 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.801      ;
; 1.674 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.801      ;
; 1.674 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.801      ;
; 1.674 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.801      ;
; 1.682 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.809      ;
; 1.682 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.809      ;
; 1.682 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.809      ;
; 1.682 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.809      ;
; 1.682 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.809      ;
; 1.682 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.809      ;
; 1.682 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.809      ;
; 1.682 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.809      ;
; 1.682 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.809      ;
; 1.682 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.809      ;
; 1.682 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.809      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.750 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.877      ;
; 1.757 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.884      ;
; 1.757 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.884      ;
; 1.757 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.884      ;
; 1.757 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.884      ;
; 1.757 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.884      ;
; 1.757 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.884      ;
; 1.757 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.884      ;
; 1.757 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.884      ;
; 1.757 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.884      ;
; 1.757 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.884      ;
; 1.757 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.884      ;
; 1.760 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.887      ;
; 1.760 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.887      ;
; 1.760 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.887      ;
; 1.760 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.887      ;
; 1.760 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.887      ;
; 1.760 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.887      ;
; 1.760 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.887      ;
; 1.760 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.887      ;
; 1.760 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.887      ;
; 1.760 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.887      ;
; 1.760 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 1.887      ;
; 1.781 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.910      ;
; 1.781 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.910      ;
; 1.781 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.910      ;
; 1.781 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.910      ;
; 1.781 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.910      ;
; 1.781 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.910      ;
; 1.781 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.910      ;
; 1.781 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.910      ;
; 1.781 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.910      ;
; 1.781 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.910      ;
; 1.781 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.910      ;
; 1.784 ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.913      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.723 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_valid_s                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.841      ;
; 2.723 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_sop_s                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.841      ;
; 2.723 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.start                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.841      ;
; 2.723 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.st_err                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.841      ;
; 2.723 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.end1                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.841      ;
; 2.723 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.run1                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.841      ;
; 2.723 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[4]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.841      ;
; 2.723 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.841      ;
; 2.723 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[5]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.841      ;
; 2.723 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.841      ;
; 2.723 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.841      ;
; 2.723 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[19]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.847      ;
; 2.723 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[20]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.847      ;
; 2.723 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[37]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.847      ;
; 2.723 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[22]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.847      ;
; 2.723 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[24]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.847      ;
; 2.723 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[25]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.847      ;
; 2.724 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[6]                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.841      ;
; 2.724 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[0]                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.841      ;
; 2.724 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[2]                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.841      ;
; 2.724 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[1]                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.841      ;
; 2.724 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[3]                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.841      ;
; 2.724 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[4]                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.841      ;
; 2.724 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|data_count_sig[5]                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.841      ;
; 2.724 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[6]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.841      ;
; 2.724 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.841      ;
; 2.724 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[32]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 2.836      ;
; 2.724 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[34]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 2.836      ;
; 2.724 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[31]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 2.835      ;
; 2.725 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|valid_ctrl_int                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.841      ;
; 2.725 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[21]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 2.833      ;
; 2.725 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 2.833      ;
; 2.725 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 2.833      ;
; 2.725 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 2.833      ;
; 2.725 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 2.833      ;
; 2.725 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 2.833      ;
; 2.725 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[11]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 2.833      ;
; 2.725 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[31]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 2.838      ;
; 2.725 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[33]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 2.838      ;
; 2.725 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[36]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 2.838      ;
; 2.725 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[21]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 2.833      ;
; 2.725 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[6]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 2.833      ;
; 2.725 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[7]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 2.833      ;
; 2.725 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[8]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 2.833      ;
; 2.725 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[9]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 2.833      ;
; 2.725 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[10]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 2.833      ;
; 2.725 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[11]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 2.833      ;
; 2.725 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[16]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 2.831      ;
; 2.727 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|source_packet_error[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.845      ;
; 2.727 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|was_stalled                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 2.849      ;
; 2.727 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sink_ready_ctrl_d                                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 2.849      ;
; 2.727 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|sink_stall_reg                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 2.849      ;
; 2.727 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|stall_reg                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 2.849      ;
; 2.727 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sop                                                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 2.849      ;
; 2.727 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|source_stall_reg                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 2.849      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|rd_ptr_lsb ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.844      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|source_packet_error[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.846      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.846      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|send_sop_s                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 2.849      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|send_eop_s                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 2.849      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.846      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[5]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 2.849      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[4]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 2.849      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[0]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 2.849      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[1]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 2.849      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[2]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 2.849      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[3]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 2.849      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[6]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 2.849      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_stall_s                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.846      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[4]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.854      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[0]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.854      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[1]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.854      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[2]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.854      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[3]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.854      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[5]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.854      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[6]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.854      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|max_reached                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.854      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.run1                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 2.850      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.start                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 2.850      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.st_err                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 2.851      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|packet_error_s[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 2.851      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.end1                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 2.850      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|packet_error_s[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 2.851      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.stall                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 2.851      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_ready_s                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 2.851      ;
; 2.728 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_start                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.846      ;
; 2.730 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[12]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.850      ;
; 2.730 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[13]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.850      ;
; 2.730 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[14]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.850      ;
; 2.730 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[15]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.850      ;
; 2.730 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[16]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.850      ;
; 2.730 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[17]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.850      ;
; 2.730 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[18]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.850      ;
; 2.731 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[23]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 2.840      ;
; 2.731 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[26]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 2.840      ;
; 2.731 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[27]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 2.840      ;
; 2.731 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[28]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 2.840      ;
; 2.731 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[29]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 2.840      ;
; 2.731 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[30]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 2.840      ;
; 2.731 ; FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[35]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 2.840      ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'aud_bclk'                                                                                                                                                                               ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; aud_bclk ; Rise       ; aud_bclk                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[0]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[10]                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[11]                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[12]                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[14]                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[15]                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[1]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[2]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[3]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[4]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[5]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[6]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[7]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[8]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[9]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|aud_lrc_d0                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[0]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[10]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[11]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[12]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[13]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[14]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[15]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[1]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[2]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[3]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[4]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[5]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[6]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[7]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[8]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[9]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[0]                                                                                          ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                             ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[4]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[5]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[6]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|i2c_done                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_exec          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7] ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                   ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                    ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[0]       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[10]      ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[11]      ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[12]      ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[13]      ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[14]      ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[1]       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[2]       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[3]       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[4]       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[5]       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[6]       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[7]       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[8]       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[9]       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]   ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]   ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]   ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]   ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]   ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[0]                 ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[1]                 ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[2]                 ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[3]                 ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[4]                 ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[5]                 ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[6]                 ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                    ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                    ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                    ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                    ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                    ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                    ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[0]              ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[1]              ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[2]              ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|data_wr_t[3]              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                        ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                ; Clock Edge ; Target                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1191:auto_generated|ram_block1a0~porta_address_reg0                                         ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_we_reg                      ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_we_reg                      ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_we_reg                      ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_we_reg                      ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_we_reg                      ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_address_reg0 ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_we_reg       ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~porta_address_reg0                                                                                                                                        ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~porta_we_reg                                                                                                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_v091:auto_generated|ram_block1a0~porta_address_reg0                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1191:auto_generated|q_a[0]                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1191:auto_generated|q_a[1]                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1191:auto_generated|q_a[2]                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1191:auto_generated|q_a[3]                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1191:auto_generated|q_a[4]                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1191:auto_generated|q_a[5]                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1191:auto_generated|q_a[6]                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1191:auto_generated|q_a[7]                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_6191:auto_generated|q_a[4]                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_6191:auto_generated|q_a[5]                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_6191:auto_generated|q_a[6]                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_6191:auto_generated|q_a[7]                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[0]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[10]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[11]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[12]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[13]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[14]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[15]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[16]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[17]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[18]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[19]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[1]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[20]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[21]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[22]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[23]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[24]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[25]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[26]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[27]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[28]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[29]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[2]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[30]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[31]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[3]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[4]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[5]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[6]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[7]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[8]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[9]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[0]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[10]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[11]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[12]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[13]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[14]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[15]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[16]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[17]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[18]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[19]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[1]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[20]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[21]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[22]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[23]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[24]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[25]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[26]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[27]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[28]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[29]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[2]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[30]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[31]                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[3]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[4]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[5]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[6]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[7]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[8]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[9]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_we_reg                      ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_we_reg                      ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[0]                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[10]                                        ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[10]                            ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[11]                            ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[12]                            ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[13]                            ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[14]                            ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[15]                            ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[3]                             ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[4]                             ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[5]                             ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[6]                             ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[7]                             ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[8]                             ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[9]                             ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3~portb_address_reg0   ;
; 49.797 ; 49.981       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5]                                                  ;
; 49.797 ; 49.981       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                    ;
; 49.797 ; 49.981       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                   ;
; 49.797 ; 49.981       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                    ;
; 49.797 ; 49.981       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                    ;
; 49.797 ; 49.981       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                    ;
; 49.797 ; 49.981       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                    ;
; 49.797 ; 49.981       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                    ;
; 49.797 ; 49.981       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                    ;
; 49.797 ; 49.981       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                    ;
; 49.797 ; 49.981       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                    ;
; 49.797 ; 49.981       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                    ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[0] ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[1] ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[2] ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[3] ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[4] ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[5] ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[6] ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[7] ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ;
; 49.798 ; 50.028       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[10]                            ;
; 49.798 ; 50.028       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[11]                            ;
; 49.798 ; 50.028       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[12]                            ;
; 49.798 ; 50.028       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[13]                            ;
; 49.798 ; 50.028       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[14]                            ;
; 49.798 ; 50.028       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[15]                            ;
; 49.798 ; 50.028       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[3]                             ;
; 49.798 ; 50.028       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[4]                             ;
; 49.798 ; 50.028       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[5]                             ;
; 49.798 ; 50.028       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[6]                             ;
; 49.798 ; 50.028       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[7]                             ;
; 49.798 ; 50.028       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[8]                             ;
; 49.798 ; 50.028       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|q_b[9]                             ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1]                                                  ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2]                                                  ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6]                                                  ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|fifo_rd_req                                                                                                             ;
; 49.798 ; 50.014       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]                                                                                                               ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[0]                                                                                                               ;
; 49.798 ; 50.014       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]                                                                                                               ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[1]                                                                                                               ;
; 49.798 ; 50.014       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                                                                                                               ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[2]                                                                                                               ;
; 49.798 ; 50.014       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]                                                                                                               ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[3]                                                                                                               ;
; 49.798 ; 50.014       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]                                                                                                               ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[4]                                                                                                               ;
; 49.798 ; 50.014       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]                                                                                                               ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[5]                                                                                                               ;
; 49.798 ; 50.014       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]                                                                                                               ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_cnt[6]                                                                                                               ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.00                                                                                                             ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.01                                                                                                             ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|fifo_ctrl:u_fifo_ctrl|rd_state.10                                                                                                             ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                    ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                   ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                    ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                    ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                    ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                    ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                    ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                    ;
; 49.798 ; 49.982       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LCD_top:LCD_u|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; aud_adcdat ; aud_bclk   ; 1.403 ; 2.039 ; Rise       ; aud_bclk        ;
; aud_lrc    ; aud_bclk   ; 2.082 ; 2.738 ; Rise       ; aud_bclk        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; aud_adcdat ; aud_bclk   ; -0.574 ; -1.136 ; Rise       ; aud_bclk        ;
; aud_lrc    ; aud_bclk   ; -0.898 ; -1.469 ; Rise       ; aud_bclk        ;
+------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                             ;
+--------------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                   ;
+--------------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; aud_dacdat   ; aud_bclk                                                                          ; 5.045 ; 5.155 ; Fall       ; aud_bclk                                                                          ;
; aud_mclk     ; sys_clk                                                                           ; 1.504 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                              ;
; aud_mclk     ; sys_clk                                                                           ;       ; 1.551 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                              ;
; lcd_de       ; sys_clk                                                                           ; 3.615 ; 3.708 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_pclk     ; sys_clk                                                                           ; 1.510 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_rgb[*]   ; sys_clk                                                                           ; 6.078 ; 6.290 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[0]  ; sys_clk                                                                           ; 5.564 ; 5.681 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[1]  ; sys_clk                                                                           ; 5.554 ; 5.671 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[2]  ; sys_clk                                                                           ; 5.564 ; 5.681 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[3]  ; sys_clk                                                                           ; 5.428 ; 5.531 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[4]  ; sys_clk                                                                           ; 5.438 ; 5.541 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[5]  ; sys_clk                                                                           ; 5.891 ; 6.054 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[6]  ; sys_clk                                                                           ; 5.731 ; 5.872 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[7]  ; sys_clk                                                                           ; 5.741 ; 5.882 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[8]  ; sys_clk                                                                           ; 5.547 ; 5.659 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[9]  ; sys_clk                                                                           ; 5.547 ; 5.659 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[10] ; sys_clk                                                                           ; 5.554 ; 5.671 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[11] ; sys_clk                                                                           ; 6.064 ; 6.275 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[12] ; sys_clk                                                                           ; 5.971 ; 6.163 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[13] ; sys_clk                                                                           ; 6.078 ; 6.290 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[14] ; sys_clk                                                                           ; 6.078 ; 6.290 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[15] ; sys_clk                                                                           ; 5.891 ; 6.054 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_pclk     ; sys_clk                                                                           ;       ; 1.559 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; aud_scl      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 4.123 ; 3.953 ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
; aud_sda      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 4.198 ; 4.043 ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
+--------------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                     ;
+--------------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                   ;
+--------------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; aud_dacdat   ; aud_bclk                                                                          ; 4.914 ; 5.022 ; Fall       ; aud_bclk                                                                          ;
; aud_mclk     ; sys_clk                                                                           ; 1.270 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                              ;
; aud_mclk     ; sys_clk                                                                           ;       ; 1.315 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                              ;
; lcd_de       ; sys_clk                                                                           ; 2.250 ; 2.306 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_pclk     ; sys_clk                                                                           ; 1.275 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_rgb[*]   ; sys_clk                                                                           ; 2.953 ; 3.102 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[0]  ; sys_clk                                                                           ; 3.084 ; 3.246 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[1]  ; sys_clk                                                                           ; 3.074 ; 3.236 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[2]  ; sys_clk                                                                           ; 3.084 ; 3.246 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[3]  ; sys_clk                                                                           ; 2.953 ; 3.102 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[4]  ; sys_clk                                                                           ; 2.963 ; 3.112 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[5]  ; sys_clk                                                                           ; 3.398 ; 3.603 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[6]  ; sys_clk                                                                           ; 3.245 ; 3.429 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[7]  ; sys_clk                                                                           ; 3.255 ; 3.439 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[8]  ; sys_clk                                                                           ; 3.067 ; 3.225 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[9]  ; sys_clk                                                                           ; 3.067 ; 3.225 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[10] ; sys_clk                                                                           ; 3.074 ; 3.236 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[11] ; sys_clk                                                                           ; 3.564 ; 3.816 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[12] ; sys_clk                                                                           ; 3.475 ; 3.708 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[13] ; sys_clk                                                                           ; 3.578 ; 3.830 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[14] ; sys_clk                                                                           ; 3.578 ; 3.830 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[15] ; sys_clk                                                                           ; 3.398 ; 3.603 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_pclk     ; sys_clk                                                                           ;       ; 1.322 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; aud_scl      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 3.970 ; 3.806 ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
; aud_sda      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 4.041 ; 3.892 ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
+--------------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                            ;
+-----------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                   ;
+-----------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; aud_sda   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 3.907 ; 3.893 ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
+-----------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                    ;
+-----------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                   ;
+-----------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; aud_sda   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 3.763 ; 3.749 ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
+-----------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                   ;
+-----------+-----------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                        ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                   ;
+-----------+-----------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------+
; aud_sda   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 4.052     ; 4.066     ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
+-----------+-----------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                           ;
+-----------+-----------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                        ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                   ;
+-----------+-----------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------+
; aud_sda   ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 3.901     ; 3.915     ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
+-----------+-----------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                                        ; Synchronization Node                                                                                                                                        ; Typical MTBF (Years) ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[5]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[3]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[6]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[0]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[4]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[1]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[2]                ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4]        ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0]        ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[5] ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1]        ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[7] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[6] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]         ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6]        ; Not Calculated       ; Yes                     ;
; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]        ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2]        ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[3] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[3] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[5] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[5] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[4] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[4] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[7] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[7] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[2] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[2] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[6] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[6] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[1] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[1] ; Not Calculated       ; Yes                     ;
; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[0] ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[0] ; Not Calculated       ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -0.537         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.004       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[5] ;                ;              ;                  ; -0.533       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -0.435         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[3] ;                ;              ;                  ; 0.186        ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[3] ;                ;              ;                  ; -0.621       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -0.379         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[6] ;                ;              ;                  ; 0.289        ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[6] ;                ;              ;                  ; -0.668       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -0.316         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[0] ;                ;              ;                  ; 0.135        ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[0] ;                ;              ;                  ; -0.451       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -0.281         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[4] ;                ;              ;                  ; 0.141        ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[4] ;                ;              ;                  ; -0.422       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -0.077         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.201        ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[1] ;                ;              ;                  ; -0.278       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; -0.019         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.345        ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe15|dffe17a[2] ;                ;              ;                  ; -0.364       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 37.504         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ;                ;              ;                  ; 19.365       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ;                ;              ;                  ; 18.139       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 37.548         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ;                ;              ;                  ; 19.093       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ;                ;              ;                  ; 18.455       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 37.706         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[0] ;                ;              ;                  ; 19.578       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[0] ;                ;              ;                  ; 18.128       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 37.709         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[2] ;                ;              ;                  ; 19.496       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[2] ;                ;              ;                  ; 18.213       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 37.736         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[3] ;                ;              ;                  ; 19.511       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[3] ;                ;              ;                  ; 18.225       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 37.741         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[1] ;                ;              ;                  ; 19.513       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[1] ;                ;              ;                  ; 18.228       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 37.790         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ;                ;              ;                  ; 19.420       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ;                ;              ;                  ; 18.370       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 37.795         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[5] ;                ;              ;                  ; 19.413       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[5] ;                ;              ;                  ; 18.382       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 37.796         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ;                ;              ;                  ; 19.421       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ;                ;              ;                  ; 18.375       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 37.807         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[7] ;                ;              ;                  ; 19.511       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[7] ;                ;              ;                  ; 18.296       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 37.819         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[6] ;                ;              ;                  ; 19.510       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[6] ;                ;              ;                  ; 18.309       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 37.944         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[4] ;                ;              ;                  ; 19.578       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[4] ;                ;              ;                  ; 18.366       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 37.947         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ;                ;              ;                  ; 19.435       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ;                ;              ;                  ; 18.512       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 38.018         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ;                ;              ;                  ; 19.575       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ;                ;              ;                  ; 18.443       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 38.037         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                ;              ;                  ;              ;
;  aud_bclk                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                ;              ;                  ;              ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ;                ;              ;                  ; 19.510       ;
;  FFT_top:FFT_u|audio_in_fifo:fifo_inst|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ;                ;              ;                  ; 18.527       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 197.565        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[3] ;                ;              ;                  ; 99.263       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[3] ;                ;              ;                  ; 98.302       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 197.669        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[5] ;                ;              ;                  ; 99.283       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[5] ;                ;              ;                  ; 98.386       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 197.709        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[4] ;                ;              ;                  ; 99.338       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[4] ;                ;              ;                  ; 98.371       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 197.820        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[7] ;                ;              ;                  ; 99.513       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[7] ;                ;              ;                  ; 98.307       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 197.861        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[2] ;                ;              ;                  ; 99.576       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[2] ;                ;              ;                  ; 98.285       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 197.871        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[6] ;                ;              ;                  ; 99.577       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[6] ;                ;              ;                  ; 98.294       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 197.875        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[1] ;                ;              ;                  ; 99.416       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[1] ;                ;              ;                  ; 98.459       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 197.948        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                        ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe14a[0] ;                ;              ;                  ; 99.501       ;
;  LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_id9:dffpipe13|dffe15a[0] ;                ;              ;                  ; 98.447       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                               ;
+------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                                              ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                   ; -3.359   ; -0.329 ; 13.002   ; 1.615   ; -3.201              ;
;  aud_bclk                                                                          ; -2.973   ; 0.089  ; N/A      ; N/A     ; -3.201              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; -0.123   ; -0.329 ; 13.002   ; 2.723   ; 9.578               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ; 90.382   ; 0.186  ; 93.785   ; 1.615   ; 49.716              ;
;  sys_clk                                                                           ; N/A      ; N/A    ; N/A      ; N/A     ; 9.594               ;
;  wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; -3.359   ; 0.184  ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS                                                                    ; -299.964 ; -0.329 ; 0.0      ; 0.0     ; -256.459            ;
;  aud_bclk                                                                          ; -174.597 ; 0.000  ; N/A      ; N/A     ; -165.752            ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; -0.123   ; -0.329 ; 0.000    ; 0.000   ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  sys_clk                                                                           ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; -125.244 ; 0.000  ; N/A      ; N/A     ; -90.707             ;
+------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; aud_adcdat ; aud_bclk   ; 3.034 ; 3.279 ; Rise       ; aud_bclk        ;
; aud_lrc    ; aud_bclk   ; 4.671 ; 4.825 ; Rise       ; aud_bclk        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; aud_adcdat ; aud_bclk   ; -0.503 ; -0.626 ; Rise       ; aud_bclk        ;
; aud_lrc    ; aud_bclk   ; -0.898 ; -1.469 ; Rise       ; aud_bclk        ;
+------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                               ;
+--------------+-----------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                   ;
+--------------+-----------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------+
; aud_dacdat   ; aud_bclk                                                                          ; 9.504  ; 9.404  ; Fall       ; aud_bclk                                                                          ;
; aud_mclk     ; sys_clk                                                                           ; 3.272  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                              ;
; aud_mclk     ; sys_clk                                                                           ;        ; 3.164  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                              ;
; lcd_de       ; sys_clk                                                                           ; 8.418  ; 8.097  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_pclk     ; sys_clk                                                                           ; 3.274  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_rgb[*]   ; sys_clk                                                                           ; 14.000 ; 13.720 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[0]  ; sys_clk                                                                           ; 12.868 ; 12.599 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[1]  ; sys_clk                                                                           ; 12.858 ; 12.589 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[2]  ; sys_clk                                                                           ; 12.868 ; 12.599 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[3]  ; sys_clk                                                                           ; 12.522 ; 12.303 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[4]  ; sys_clk                                                                           ; 12.532 ; 12.313 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[5]  ; sys_clk                                                                           ; 13.615 ; 13.294 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[6]  ; sys_clk                                                                           ; 13.237 ; 12.951 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[7]  ; sys_clk                                                                           ; 13.247 ; 12.961 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[8]  ; sys_clk                                                                           ; 12.804 ; 12.558 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[9]  ; sys_clk                                                                           ; 12.804 ; 12.558 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[10] ; sys_clk                                                                           ; 12.858 ; 12.589 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[11] ; sys_clk                                                                           ; 13.982 ; 13.701 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[12] ; sys_clk                                                                           ; 13.718 ; 13.463 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[13] ; sys_clk                                                                           ; 14.000 ; 13.720 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[14] ; sys_clk                                                                           ; 14.000 ; 13.720 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[15] ; sys_clk                                                                           ; 13.615 ; 13.294 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_pclk     ; sys_clk                                                                           ;        ; 3.164  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; aud_scl      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 8.337  ; 8.526  ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
; aud_sda      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 8.522  ; 8.684  ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
+--------------+-----------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                     ;
+--------------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                   ;
+--------------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; aud_dacdat   ; aud_bclk                                                                          ; 4.914 ; 5.022 ; Fall       ; aud_bclk                                                                          ;
; aud_mclk     ; sys_clk                                                                           ; 1.270 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                              ;
; aud_mclk     ; sys_clk                                                                           ;       ; 1.315 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                              ;
; lcd_de       ; sys_clk                                                                           ; 2.250 ; 2.306 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_pclk     ; sys_clk                                                                           ; 1.275 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_rgb[*]   ; sys_clk                                                                           ; 2.953 ; 3.102 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[0]  ; sys_clk                                                                           ; 3.084 ; 3.246 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[1]  ; sys_clk                                                                           ; 3.074 ; 3.236 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[2]  ; sys_clk                                                                           ; 3.084 ; 3.246 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[3]  ; sys_clk                                                                           ; 2.953 ; 3.102 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[4]  ; sys_clk                                                                           ; 2.963 ; 3.112 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[5]  ; sys_clk                                                                           ; 3.398 ; 3.603 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[6]  ; sys_clk                                                                           ; 3.245 ; 3.429 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[7]  ; sys_clk                                                                           ; 3.255 ; 3.439 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[8]  ; sys_clk                                                                           ; 3.067 ; 3.225 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[9]  ; sys_clk                                                                           ; 3.067 ; 3.225 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[10] ; sys_clk                                                                           ; 3.074 ; 3.236 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[11] ; sys_clk                                                                           ; 3.564 ; 3.816 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[12] ; sys_clk                                                                           ; 3.475 ; 3.708 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[13] ; sys_clk                                                                           ; 3.578 ; 3.830 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[14] ; sys_clk                                                                           ; 3.578 ; 3.830 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
;  lcd_rgb[15] ; sys_clk                                                                           ; 3.398 ; 3.603 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; lcd_pclk     ; sys_clk                                                                           ;       ; 1.322 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; aud_scl      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 3.970 ; 3.806 ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
; aud_sda      ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 4.041 ; 3.892 ; Fall       ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ;
+--------------+-----------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; aud_mclk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; aud_dacdat    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; aud_scl       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_de        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_bl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rst       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_pclk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; aud_sda       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; aud_sda                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; aud_bclk                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; aud_lrc                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; aud_adcdat              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; aud_mclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; aud_dacdat    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; aud_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_rst       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_pclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; aud_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; aud_mclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; aud_dacdat    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; aud_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_pclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; aud_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; aud_mclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; aud_dacdat    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; aud_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_pclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; aud_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                        ; To Clock                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------+----------+----------+----------+
; aud_bclk                                                                          ; aud_bclk                                                                          ; 803      ; 0        ; 36       ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; aud_bclk                                                                          ; 7        ; 0        ; 0        ; 0        ;
; aud_bclk                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; 7        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; 54933047 ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; 4508     ; 0        ; 0        ; 0        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; 1        ; 1        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ; 8        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ; 7364     ; 0        ; 0        ; 0        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0        ; 0        ; 0        ; 754      ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                        ; To Clock                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------+----------+----------+----------+
; aud_bclk                                                                          ; aud_bclk                                                                          ; 803      ; 0        ; 36       ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; aud_bclk                                                                          ; 7        ; 0        ; 0        ; 0        ;
; aud_bclk                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; 7        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; 54933047 ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; 4508     ; 0        ; 0        ; 0        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; 1        ; 1        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ; 8        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]                              ; 7364     ; 0        ; 0        ; 0        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk ; 0        ; 0        ; 0        ; 754      ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 154      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 352      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 154      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 352      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 515   ; 515  ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 698   ; 698  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Jan 18 15:59:59 2019
Info: Command: quartus_sta FFT_audio_lcd -c FFT_audio_lcd
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_46k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_l0l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_id9:dffpipe13|dffe14a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FFT_audio_lcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[2]} {pll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name aud_bclk aud_bclk
    Info (332105): create_clock -period 1.000 -name wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.359
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.359            -125.244 wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -2.973            -174.597 aud_bclk 
    Info (332119):    -0.123              -0.123 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    90.382               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -0.218
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.218              -0.218 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.312               0.000 aud_bclk 
    Info (332119):     0.452               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.454               0.000 wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case recovery slack is 13.002
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.002               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    93.785               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 3.706
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.706               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.016               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -162.790 aud_bclk 
    Info (332119):    -1.487             -90.707 wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     9.578               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    49.718               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.046
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.046            -113.007 wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -2.750            -155.876 aud_bclk 
    Info (332119):     0.068               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    90.915               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -0.329
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.329              -0.329 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.243               0.000 aud_bclk 
    Info (332119):     0.401               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.404               0.000 wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case recovery slack is 13.449
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.449               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    94.159               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 3.381
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.381               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     5.409               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -165.752 aud_bclk 
    Info (332119):    -1.487             -90.707 wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     9.608               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    49.716               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.862
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.862             -20.416 wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -0.699             -22.234 aud_bclk 
    Info (332119):     0.062               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    95.834               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -0.058
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.058              -0.058 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.089               0.000 aud_bclk 
    Info (332119):     0.184               0.000 wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     0.186               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 16.631
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.631               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    97.306               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.615
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.615               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.723               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -120.330 aud_bclk 
    Info (332119):    -1.000             -61.000 wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):     9.733               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.737               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 591 megabytes
    Info: Processing ended: Fri Jan 18 16:00:04 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


