INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ALU_ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/COMPinstruction_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CI_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/JALR_PC2mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JALR_PC2mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/MUXflush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXflush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/Mul_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/RD_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressed_ctrl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:96]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/new/RVC.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/imports/imports/Desktop/branch_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
WARNING: [VRFC 10-1195] overwriting previous definition of module fulladd [C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/fulladd.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/muxx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
