Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Nov 27 20:36:04 2021
| Host         : Apollo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopLevel_control_sets_placed.rpt
| Design       : TopLevel
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            7 |
| Yes          | No                    | No                     |              92 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             177 |           60 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|          Clock Signal          |                                                       Enable Signal                                                       |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  displayEngine/Hcounter/clk__0 |                                                                                                                           |                                            |                1 |              1 |         1.00 |
|  clockModule/inst/clk_out1     | interface/__2/i__n_0                                                                                                      |                                            |                1 |              1 |         1.00 |
|  clockModule/inst/clk_out1     | displayEngine/Hcounter/h_count_reg[7]_1                                                                                   | displayEngine/Hcounter/h_count_reg[10]_0   |                1 |              1 |         1.00 |
|  clockModule/inst/clk_out1     | displayEngine/Vcounter/v_count_reg[1]_1                                                                                   | displayEngine/Vcounter/Vsync0              |                1 |              1 |         1.00 |
|  displayEngine/Hcounter/clk__0 |                                                                                                                           | displayEngine/Vcounter/v_count[10]_i_1_n_0 |                4 |             10 |         2.50 |
|  clockModule/inst/clk_out1     |                                                                                                                           | displayEngine/Hcounter/h_count[10]_i_1_n_0 |                3 |             10 |         3.33 |
|  clockModule/inst/clk_out1     | line_drawing/FSM_sequential_state_reg[0]_0[0]                                                                             | line_drawing/SR[0]                         |                7 |             10 |         1.43 |
|  clockModule/inst/clk_out1     | line_drawing/E[0]                                                                                                         | line_drawing/SR[0]                         |                6 |             10 |         1.67 |
|  clockModule/inst/clk_out1     | line_drawing/D[11]_i_1_n_0                                                                                                | line_drawing/SR[0]                         |                4 |             12 |         3.00 |
|  clockModule/inst/clk_out1     | line_drawing/dx[9]_i_2_n_0                                                                                                | line_drawing/SR[0]                         |                6 |             20 |         3.33 |
|  clockModule/inst/clk_out1     | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                            |                4 |             20 |         5.00 |
|  clockModule/inst/clk_out1     | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                   |                                            |                6 |             20 |         3.33 |
|  clockModule/inst/clk_out1     |                                                                                                                           |                                            |               22 |             40 |         1.82 |
|  clockModule/inst/clk_out1     | command_processor/color[7]_i_2_n_0                                                                                        | command_processor/x10                      |               18 |             48 |         2.67 |
|  clockModule/inst/clk_out1     | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0] |                                            |               12 |             51 |         4.25 |
|  clockModule/inst/clk_out1     | interface/dataIn[70]_i_1_n_0                                                                                              | interface/dataIn0__0                       |               17 |             75 |         4.41 |
+--------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


