{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554416199940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554416199940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 18:16:39 2019 " "Processing started: Thu Apr 04 18:16:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554416199940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554416199940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bitwise -c bitwise " "Command: quartus_map --read_settings_files=on --write_settings_files=off bitwise -c bitwise" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554416199940 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554416200630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_bitwise_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_bitwise_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwise_2 " "Found entity 1: Arena_bitwise_2" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416200720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554416200720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16to4-SYN " "Found design unit 1: mux16to4-SYN" {  } { { "Mux16to4.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Mux16to4.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201340 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16to4 " "Found entity 1: Mux16to4" {  } { { "Mux16to4.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Mux16to4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554416201340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_bitwise_setlessthansigned.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_bitwise_setlessthansigned.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwise_setLessThanSigned-Arena_bitwise_setLessThanSigned_arch " "Found design unit 1: Arena_bitwise_setLessThanSigned-Arena_bitwise_setLessThanSigned_arch" {  } { { "Arena_bitwise_setLessThanSigned.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_setLessThanSigned.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201340 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwise_setLessThanSigned " "Found entity 1: Arena_bitwise_setLessThanSigned" {  } { { "Arena_bitwise_setLessThanSigned.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_setLessThanSigned.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554416201340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_bitwiseoperation_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_bitwiseoperation_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwiseOperation_decoder-Arena_bitwiseOperation_decoder_arch " "Found design unit 1: Arena_bitwiseOperation_decoder-Arena_bitwiseOperation_decoder_arch" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201350 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwiseOperation_decoder " "Found entity 1: Arena_bitwiseOperation_decoder" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554416201350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_ledreset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_ledreset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_ledReset-Arena_ledReset_arch " "Found design unit 1: Arena_ledReset-Arena_ledReset_arch" {  } { { "Arena_ledReset.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_ledReset.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201350 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_ledReset " "Found entity 1: Arena_ledReset" {  } { { "Arena_ledReset.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_ledReset.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554416201350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwisexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwisexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwisexor-Arena_bitwisexor_arch " "Found design unit 1: Arena_bitwisexor-Arena_bitwisexor_arch" {  } { { "../ModelSim Files/Arena_bitwisexor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisexor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201360 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwisexor " "Found entity 1: Arena_bitwisexor" {  } { { "../ModelSim Files/Arena_bitwisexor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisexor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554416201360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwiseor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwiseor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwiseor-Arena_bitwiseor_arch " "Found design unit 1: Arena_bitwiseor-Arena_bitwiseor_arch" {  } { { "../ModelSim Files/Arena_bitwiseor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201360 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwiseor " "Found entity 1: Arena_bitwiseor" {  } { { "../ModelSim Files/Arena_bitwiseor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554416201360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwisenot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwisenot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwisenot-Arena_bitwisenot_arch " "Found design unit 1: Arena_bitwisenot-Arena_bitwisenot_arch" {  } { { "../ModelSim Files/Arena_bitwisenot.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisenot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201370 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwisenot " "Found entity 1: Arena_bitwisenot" {  } { { "../ModelSim Files/Arena_bitwisenot.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisenot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554416201370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwiseand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwiseand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwiseand-Arena_bitwiseand_arch " "Found design unit 1: Arena_bitwiseand-Arena_bitwiseand_arch" {  } { { "../ModelSim Files/Arena_bitwiseand.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseand.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201370 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwiseand " "Found entity 1: Arena_bitwiseand" {  } { { "../ModelSim Files/Arena_bitwiseand.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseand.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554416201370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitshiftright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitshiftright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitshiftright-Arena_bitshiftright_arch " "Found design unit 1: Arena_bitshiftright-Arena_bitshiftright_arch" {  } { { "../ModelSim Files/Arena_bitshiftright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftright.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201380 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitshiftright " "Found entity 1: Arena_bitshiftright" {  } { { "../ModelSim Files/Arena_bitshiftright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftright.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554416201380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitshiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitshiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitshiftleft-Arena_bitshiftleft_arch " "Found design unit 1: Arena_bitshiftleft-Arena_bitshiftleft_arch" {  } { { "../ModelSim Files/Arena_bitshiftleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftleft.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201380 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitshiftleft " "Found entity 1: Arena_bitshiftleft" {  } { { "../ModelSim Files/Arena_bitshiftleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftleft.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554416201380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitrotationright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitrotationright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitrotationright-Arena_bitrotationright_arch " "Found design unit 1: Arena_bitrotationright-Arena_bitrotationright_arch" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201390 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitrotationright " "Found entity 1: Arena_bitrotationright" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554416201390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitrotationleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitrotationleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitrotationleft-Arena_bitrotationleft_arch " "Found design unit 1: Arena_bitrotationleft-Arena_bitrotationleft_arch" {  } { { "../ModelSim Files/Arena_bitrotationleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationleft.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201390 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitrotationleft " "Found entity 1: Arena_bitrotationleft" {  } { { "../ModelSim Files/Arena_bitrotationleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationleft.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554416201390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_bitwise_setlessthanunsigned.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_bitwise_setlessthanunsigned.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwise_setLessThanUnsigned-Arena_bitwise_setLessThanUnsigned_arch " "Found design unit 1: Arena_bitwise_setLessThanUnsigned-Arena_bitwise_setLessThanUnsigned_arch" {  } { { "Arena_bitwise_setLessThanUnsigned.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_setLessThanUnsigned.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201400 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwise_setLessThanUnsigned " "Found entity 1: Arena_bitwise_setLessThanUnsigned" {  } { { "Arena_bitwise_setLessThanUnsigned.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_setLessThanUnsigned.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554416201400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_bitwise.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_bitwise.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwise-Arena_bitwise_arch " "Found design unit 1: Arena_bitwise-Arena_bitwise_arch" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201400 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwise " "Found entity 1: Arena_bitwise" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554416201400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554416201400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arena_bitwise_2 " "Elaborating entity \"Arena_bitwise_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554416201490 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Arena_result_bitwiseOUT\[5..0\] " "Pin \"Arena_result_bitwiseOUT\[5..0\]\" is missing source" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 248 1208 1439 264 "Arena_result_bitwiseOUT\[5\]" "" } { 272 1208 1439 288 "Arena_result_bitwiseOUT\[4\]" "" } { 296 1208 1439 312 "Arena_result_bitwiseOUT\[3\]" "" } { 320 1208 1439 336 "Arena_result_bitwiseOUT\[2\]" "" } { 344 1208 1439 360 "Arena_result_bitwiseOUT\[1\]" "" } { 368 1208 1439 384 "Arena_result_bitwiseOUT\[0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1554416201490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_bitwise Arena_bitwise:inst " "Elaborating entity \"Arena_bitwise\" for hierarchy \"Arena_bitwise:inst\"" {  } { { "Arena_bitwise_2.bdf" "inst" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 336 736 1056 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554416201490 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_bitwiseIN Arena_bitwise.vhd(44) " "VHDL Process Statement warning at Arena_bitwise.vhd(44): signal \"Arena_a_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554416201490 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_bitwiseIN Arena_bitwise.vhd(46) " "VHDL Process Statement warning at Arena_bitwise.vhd(46): signal \"Arena_a_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554416201490 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_bitwiseIN Arena_bitwise.vhd(46) " "VHDL Process Statement warning at Arena_bitwise.vhd(46): signal \"Arena_b_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554416201490 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_bitwiseIN Arena_bitwise.vhd(48) " "VHDL Process Statement warning at Arena_bitwise.vhd(48): signal \"Arena_a_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554416201490 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_bitwiseIN Arena_bitwise.vhd(48) " "VHDL Process Statement warning at Arena_bitwise.vhd(48): signal \"Arena_b_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554416201490 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_bitwiseIN Arena_bitwise.vhd(50) " "VHDL Process Statement warning at Arena_bitwise.vhd(50): signal \"Arena_a_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554416201490 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_bitwiseIN Arena_bitwise.vhd(50) " "VHDL Process Statement warning at Arena_bitwise.vhd(50): signal \"Arena_b_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554416201490 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_bitwiseIN Arena_bitwise.vhd(52) " "VHDL Process Statement warning at Arena_bitwise.vhd(52): signal \"Arena_a_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554416201490 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_sramt_integer Arena_bitwise.vhd(52) " "VHDL Process Statement warning at Arena_bitwise.vhd(52): signal \"Arena_b_sramt_integer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554416201500 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_bitwiseIN Arena_bitwise.vhd(54) " "VHDL Process Statement warning at Arena_bitwise.vhd(54): signal \"Arena_a_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554416201500 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_slamt_integer Arena_bitwise.vhd(54) " "VHDL Process Statement warning at Arena_bitwise.vhd(54): signal \"Arena_b_slamt_integer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554416201500 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_bitwiseIN Arena_bitwise.vhd(56) " "VHDL Process Statement warning at Arena_bitwise.vhd(56): signal \"Arena_a_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554416201500 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_rramt_integer Arena_bitwise.vhd(56) " "VHDL Process Statement warning at Arena_bitwise.vhd(56): signal \"Arena_b_rramt_integer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554416201500 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_bitwiseIN Arena_bitwise.vhd(58) " "VHDL Process Statement warning at Arena_bitwise.vhd(58): signal \"Arena_a_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554416201500 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_rlamt_integer Arena_bitwise.vhd(58) " "VHDL Process Statement warning at Arena_bitwise.vhd(58): signal \"Arena_b_rlamt_integer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554416201500 "|Arena_bitwise"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_result_bitwiseOUT Arena_bitwise.vhd(39) " "VHDL Process Statement warning at Arena_bitwise.vhd(39): inferring latch(es) for signal or variable \"Arena_result_bitwiseOUT\", which holds its previous value in one or more paths through the process" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554416201500 "|Arena_bitwise"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bitwiseOUT\[0\] Arena_bitwise.vhd(39) " "Inferred latch for \"Arena_result_bitwiseOUT\[0\]\" at Arena_bitwise.vhd(39)" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554416201500 "|Arena_bitwise"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bitwiseOUT\[1\] Arena_bitwise.vhd(39) " "Inferred latch for \"Arena_result_bitwiseOUT\[1\]\" at Arena_bitwise.vhd(39)" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554416201500 "|Arena_bitwise"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bitwiseOUT\[2\] Arena_bitwise.vhd(39) " "Inferred latch for \"Arena_result_bitwiseOUT\[2\]\" at Arena_bitwise.vhd(39)" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554416201500 "|Arena_bitwise"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bitwiseOUT\[3\] Arena_bitwise.vhd(39) " "Inferred latch for \"Arena_result_bitwiseOUT\[3\]\" at Arena_bitwise.vhd(39)" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554416201500 "|Arena_bitwise"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bitwiseOUT\[4\] Arena_bitwise.vhd(39) " "Inferred latch for \"Arena_result_bitwiseOUT\[4\]\" at Arena_bitwise.vhd(39)" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554416201500 "|Arena_bitwise"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bitwiseOUT\[5\] Arena_bitwise.vhd(39) " "Inferred latch for \"Arena_result_bitwiseOUT\[5\]\" at Arena_bitwise.vhd(39)" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554416201500 "|Arena_bitwise"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_result_bitwiseOUT\[5\] GND " "Pin \"Arena_result_bitwiseOUT\[5\]\" is stuck at GND" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 248 1208 1439 264 "Arena_result_bitwiseOUT\[5\]" "" } { 272 1208 1439 288 "Arena_result_bitwiseOUT\[4\]" "" } { 296 1208 1439 312 "Arena_result_bitwiseOUT\[3\]" "" } { 320 1208 1439 336 "Arena_result_bitwiseOUT\[2\]" "" } { 344 1208 1439 360 "Arena_result_bitwiseOUT\[1\]" "" } { 368 1208 1439 384 "Arena_result_bitwiseOUT\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554416201950 "|Arena_bitwise_2|Arena_result_bitwiseOUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_result_bitwiseOUT\[4\] GND " "Pin \"Arena_result_bitwiseOUT\[4\]\" is stuck at GND" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 248 1208 1439 264 "Arena_result_bitwiseOUT\[5\]" "" } { 272 1208 1439 288 "Arena_result_bitwiseOUT\[4\]" "" } { 296 1208 1439 312 "Arena_result_bitwiseOUT\[3\]" "" } { 320 1208 1439 336 "Arena_result_bitwiseOUT\[2\]" "" } { 344 1208 1439 360 "Arena_result_bitwiseOUT\[1\]" "" } { 368 1208 1439 384 "Arena_result_bitwiseOUT\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554416201950 "|Arena_bitwise_2|Arena_result_bitwiseOUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_result_bitwiseOUT\[3\] GND " "Pin \"Arena_result_bitwiseOUT\[3\]\" is stuck at GND" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 248 1208 1439 264 "Arena_result_bitwiseOUT\[5\]" "" } { 272 1208 1439 288 "Arena_result_bitwiseOUT\[4\]" "" } { 296 1208 1439 312 "Arena_result_bitwiseOUT\[3\]" "" } { 320 1208 1439 336 "Arena_result_bitwiseOUT\[2\]" "" } { 344 1208 1439 360 "Arena_result_bitwiseOUT\[1\]" "" } { 368 1208 1439 384 "Arena_result_bitwiseOUT\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554416201950 "|Arena_bitwise_2|Arena_result_bitwiseOUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_result_bitwiseOUT\[2\] GND " "Pin \"Arena_result_bitwiseOUT\[2\]\" is stuck at GND" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 248 1208 1439 264 "Arena_result_bitwiseOUT\[5\]" "" } { 272 1208 1439 288 "Arena_result_bitwiseOUT\[4\]" "" } { 296 1208 1439 312 "Arena_result_bitwiseOUT\[3\]" "" } { 320 1208 1439 336 "Arena_result_bitwiseOUT\[2\]" "" } { 344 1208 1439 360 "Arena_result_bitwiseOUT\[1\]" "" } { 368 1208 1439 384 "Arena_result_bitwiseOUT\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554416201950 "|Arena_bitwise_2|Arena_result_bitwiseOUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_result_bitwiseOUT\[1\] GND " "Pin \"Arena_result_bitwiseOUT\[1\]\" is stuck at GND" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 248 1208 1439 264 "Arena_result_bitwiseOUT\[5\]" "" } { 272 1208 1439 288 "Arena_result_bitwiseOUT\[4\]" "" } { 296 1208 1439 312 "Arena_result_bitwiseOUT\[3\]" "" } { 320 1208 1439 336 "Arena_result_bitwiseOUT\[2\]" "" } { 344 1208 1439 360 "Arena_result_bitwiseOUT\[1\]" "" } { 368 1208 1439 384 "Arena_result_bitwiseOUT\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554416201950 "|Arena_bitwise_2|Arena_result_bitwiseOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_result_bitwiseOUT\[0\] GND " "Pin \"Arena_result_bitwiseOUT\[0\]\" is stuck at GND" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 248 1208 1439 264 "Arena_result_bitwiseOUT\[5\]" "" } { 272 1208 1439 288 "Arena_result_bitwiseOUT\[4\]" "" } { 296 1208 1439 312 "Arena_result_bitwiseOUT\[3\]" "" } { 320 1208 1439 336 "Arena_result_bitwiseOUT\[2\]" "" } { 344 1208 1439 360 "Arena_result_bitwiseOUT\[1\]" "" } { 368 1208 1439 384 "Arena_result_bitwiseOUT\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554416201950 "|Arena_bitwise_2|Arena_result_bitwiseOUT[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1554416201950 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554416202182 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554416202182 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_buttonStart " "No output dependent on input pin \"Arena_buttonStart\"" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 480 712 728 677 "Arena_buttonStart" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554416202242 "|Arena_bitwise_2|Arena_buttonStart"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_a_bitwiseIN\[5\] " "No output dependent on input pin \"Arena_a_bitwiseIN\[5\]\"" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 184 368 568 200 "Arena_a_bitwiseIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554416202242 "|Arena_bitwise_2|Arena_a_bitwiseIN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_a_bitwiseIN\[4\] " "No output dependent on input pin \"Arena_a_bitwiseIN\[4\]\"" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 184 368 568 200 "Arena_a_bitwiseIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554416202242 "|Arena_bitwise_2|Arena_a_bitwiseIN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_a_bitwiseIN\[3\] " "No output dependent on input pin \"Arena_a_bitwiseIN\[3\]\"" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 184 368 568 200 "Arena_a_bitwiseIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554416202242 "|Arena_bitwise_2|Arena_a_bitwiseIN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_a_bitwiseIN\[2\] " "No output dependent on input pin \"Arena_a_bitwiseIN\[2\]\"" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 184 368 568 200 "Arena_a_bitwiseIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554416202242 "|Arena_bitwise_2|Arena_a_bitwiseIN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_a_bitwiseIN\[1\] " "No output dependent on input pin \"Arena_a_bitwiseIN\[1\]\"" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 184 368 568 200 "Arena_a_bitwiseIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554416202242 "|Arena_bitwise_2|Arena_a_bitwiseIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_a_bitwiseIN\[0\] " "No output dependent on input pin \"Arena_a_bitwiseIN\[0\]\"" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 184 368 568 200 "Arena_a_bitwiseIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554416202242 "|Arena_bitwise_2|Arena_a_bitwiseIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_b_bitwiseIN\[5\] " "No output dependent on input pin \"Arena_b_bitwiseIN\[5\]\"" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 352 368 568 368 "Arena_b_bitwiseIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554416202242 "|Arena_bitwise_2|Arena_b_bitwiseIN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_b_bitwiseIN\[4\] " "No output dependent on input pin \"Arena_b_bitwiseIN\[4\]\"" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 352 368 568 368 "Arena_b_bitwiseIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554416202242 "|Arena_bitwise_2|Arena_b_bitwiseIN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_b_bitwiseIN\[3\] " "No output dependent on input pin \"Arena_b_bitwiseIN\[3\]\"" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 352 368 568 368 "Arena_b_bitwiseIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554416202242 "|Arena_bitwise_2|Arena_b_bitwiseIN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_b_bitwiseIN\[2\] " "No output dependent on input pin \"Arena_b_bitwiseIN\[2\]\"" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 352 368 568 368 "Arena_b_bitwiseIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554416202242 "|Arena_bitwise_2|Arena_b_bitwiseIN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_b_bitwiseIN\[1\] " "No output dependent on input pin \"Arena_b_bitwiseIN\[1\]\"" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 352 368 568 368 "Arena_b_bitwiseIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554416202242 "|Arena_bitwise_2|Arena_b_bitwiseIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_b_bitwiseIN\[0\] " "No output dependent on input pin \"Arena_b_bitwiseIN\[0\]\"" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 352 368 568 368 "Arena_b_bitwiseIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554416202242 "|Arena_bitwise_2|Arena_b_bitwiseIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_opcode\[3\] " "No output dependent on input pin \"Arena_opcode\[3\]\"" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 536 376 552 552 "Arena_opcode" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554416202242 "|Arena_bitwise_2|Arena_opcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_opcode\[2\] " "No output dependent on input pin \"Arena_opcode\[2\]\"" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 536 376 552 552 "Arena_opcode" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554416202242 "|Arena_bitwise_2|Arena_opcode[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_opcode\[1\] " "No output dependent on input pin \"Arena_opcode\[1\]\"" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 536 376 552 552 "Arena_opcode" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554416202242 "|Arena_bitwise_2|Arena_opcode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_opcode\[0\] " "No output dependent on input pin \"Arena_opcode\[0\]\"" {  } { { "Arena_bitwise_2.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_2.bdf" { { 536 376 552 552 "Arena_opcode" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554416202242 "|Arena_bitwise_2|Arena_opcode[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1554416202242 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554416202252 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554416202252 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554416202252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554416202282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 18:16:42 2019 " "Processing ended: Thu Apr 04 18:16:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554416202282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554416202282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554416202282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554416202282 ""}
