---
en_name: tongdong
cn_name: 佟冬
img_url: https://eecs.pku.edu.cn/__local/D/2D/A0/0879E86E74833943CB2E732967E_9A3C38CC_BD6.vsb?e=.jpg
homepage: https://eecs.pku.edu.cn/info/1336/6062.htm
intro: ['职称：副教授', '研究所：系统结构研究所', '研究领域： ', '办公电话：86-10-62765828-802', '电子邮件：tongdong@pku.edu.cn', '个人主页： ']
google_info: {'_filled': True, 'affiliation': 'Associate Professor of Computer Science, Peking University', 'citedby': 370, 'citedby5y': 196, 'cites_per_year': {2004: 3, 2005: 5, 2006: 10, 2007: 10, 2008: 7, 2009: 5, 2010: 12, 2011: 13, 2012: 29, 2013: 28, 2014: 49, 2015: 55, 2016: 49, 2017: 43, 2018: 25, 2019: 22, 2020: 2}}
publicationTitles: ['Improving System Throughput and Fairness Simultaneously in Shared Memory CMP Systems via Dynamic Bank Partitioning', 'A regular parallel RSA processor', 'Optimal Bypass Monitor for High Performance Last-level Caches', 'SPIRE: improving dynamic binary translation through SPC-indexed indirect branch redirecting', 'Research Progress of UniCore CPUs and PKUnity SoCs', 'Clock domain crossing fault model and coverage metric for validation of SoC design', 'Page Policy Control with Memory Partitioning for DRAM Performance and Power Efficiency', 'Analysis and comparison of NAND flash specific file systems', 'A leakage power estimation method for standard cell based design', 'FEMU: A firmware-based emulation framework for SoC verification', 'TAP prediction: Reusing conditional branch predictor for indirect branches with target address pointers', 'Leakage power reduction for cmos combinational circuits', 'Energy-Efficient Branch Prediction with Compiler-Guided History Stack', 'CVP: an energy-efficient indirect branch prediction with compiler-guided value pattern', 'Energy efficient management scheme for heterogeneous secondary storage system in mobile computers', 'FPGA prototyping of an AMBA-based Windows-compatible SoC', 'An energy-efficient instruction scheduler design with two-level shelving and adaptive banking', 'An Energy-Efficient Branch Prediction Technique via Global-History Noise Reduction', 'CompilerAssisted Value Correlation for Indirect Branch Prediction', 'Efficient Implementation of the RSA Crypto Processor in Deep Submicron Technology', 'WHOLE: A low energy I-Cache with separate way history', 'Locality-aware bank partitioning for shared DRAM MPSoCs', 'An adaptive filtering mechanism for energy efficient data prefetching', 'Improving Inclusive Cache Performance with Two-level Eviction Priority', 'S/DC: A Storage and Energy Efficient Data Prefetcher', 'TERA: A FPGA-based trace-driven emulation framework for designing on-chip communication architectures', 'CASA: A new IFU architecture for power-efficient instruction cache and TLB designs', 'Non-interleaving architecture for hardware implementation of modular multiplication', 'A General Low-Cost Indirect Branch Prediction Using Target Address Pointers', 'VFCC: A verification framework of cache coherence using parallel simulation', 'A hybrid value correlation based indirect jump prediction', 'Swip prediction: Complexity-effective indirect-branch prediction using pointers', 'A Staged Memory Resource Management Method for CMP systems', 'MFAP: Fair Allocation between fully backlogged and non-fully backlogged applications', 'Pre-execution directed prefetching for in-order processors', 'CGA: combining cluster analysis with genetic algorithm for regression suite reduction of microprocessors', 'A PCI Virtualization Mechanism for AMBA Devices in Microsoft Windows [J]', 'Test Program Generation for Microprocessor Verification Using Local Modeling Strategy [J]', 'Slice analysis based Bayesian power model for sequential circuits', 'Reuse distance based cache leakage control', 'DangKiller: Eliminating Dangling Pointers Efficiently via Implicit Identifier', 'SMA: Eliminate Memory Spatial Errors via Saturation Memory Access', '一种通用的使用目标地址指针的低开销间接转移预测技术', 'SOLE: Speculative One-cycle Load Execution with scalability, high-performance and energy-efficiency', '基于活跃写指令窗口的可扩展访存长前递机制', 'Active Store Window: Enabling Far Store-Load Forwarding with Scalability and Complexity-Efficiency', 'Detect Peripheral Hardware Faults Using I/O-state-based Dynamic Value Invariants', 'Method for reducing the complexity of clock domain crossing design and its verification in system-on-chips', 'Track Down HW Function Faults Using Real SW Invariants', 'CASA: 面向低功耗指令缓存和指令变换旁视缓冲器设计的新型取指单元结构', '采用两级缓置和自适应多体技术的能耗有效的指令调度器设计', 'A new systolic architecture without global broadcast', 'A Comprehensive Study of Executing Ahead Mechanism for In-Order Microprocessors']
---
