{
    "nl": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-23-40/36-openroad-resizertimingpostcts/counter.nl.v",
    "pnl": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-23-40/36-openroad-resizertimingpostcts/counter.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-23-40/36-openroad-resizertimingpostcts/counter.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-23-40/36-openroad-resizertimingpostcts/counter.odb",
    "sdc": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-23-40/36-openroad-resizertimingpostcts/counter.sdc",
    "sdf": {
        "min_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-23-40/12-openroad-staprepnr/min_ss_100C_1v60/counter__min_ss_100C_1v60.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-23-40/05-yosys-jsonheader/counter.h.json",
    "vh": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_16-23-40/28-odb-writeverilogheader/counter.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 13,
        "design__inferred_latch__count": 0,
        "design__instance__count": 1738,
        "design__instance__area": 250647,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 45,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 3,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "power__internal__total": 40262300,
        "power__switching__total": 0.000191414,
        "power__leakage__total": 1.94486e-05,
        "power__total": 40262300,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.156165265694696,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.14576527897296374,
        "timing__hold__ws__corner:min_ss_100C_1v60": 1.028285929954473,
        "timing__setup__ws__corner:min_ss_100C_1v60": 1.2887693499388655,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.028286,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 1.666537,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count": 32,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.125253,
        "clock__skew__worst_setup": -0.114853,
        "timing__hold__ws": 0.433743,
        "timing__setup__ws": 1.49574,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.433743,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1.73228,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 550.0 750.0",
        "design__core__bbox": "5.52 10.88 544.18 737.12",
        "design__io": 70,
        "design__die__area": 412500,
        "design__core__area": 391196,
        "design__instance__count__stdcell": 1736,
        "design__instance__area__stdcell": 3615.97,
        "design__instance__count__macros": 2,
        "design__instance__area__macros": 247031,
        "design__instance__utilization": 0.640718,
        "design__instance__utilization__stdcell": 0.025082,
        "design__instance__count__class:macro": 2,
        "design__instance__count__class:inverter": 26,
        "design__instance__count__class:sequential_cell": 25,
        "design__instance__count__class:multi_input_combinational_cell": 35,
        "flow__warnings__count": 50,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 962,
        "design__instance__count__class:tap_cell": 1530,
        "design__power_grid_violation__count__net:vssd1": 0,
        "design__power_grid_violation__count__net:vccd1": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 68,
        "design__io__hpwl": 11722911,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 32,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.125253,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.114853,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.433743,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1.49574,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.433743,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.73228,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 24663.2,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 113,
        "design__instance__count__class:clock_buffer": 6,
        "design__instance__count__class:clock_inverter": 1,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0
    }
}