
---------- Begin Simulation Statistics ----------
final_tick                               8662249725966250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  16618                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738484                       # Number of bytes of host memory used
host_op_rate                                    16666                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32346.82                       # Real time elapsed on the host
host_tick_rate                           267792946364                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   537555489                       # Number of instructions simulated
sim_ops                                     539084849                       # Number of ops (including micro ops) simulated
sim_seconds                               8662.249726                       # Number of seconds simulated
sim_ticks                                8662249725966250                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.699254                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               62933542                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            73435344                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4359226                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        100827906                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9869579                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9913628                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           44049                       # Number of indirect misses.
system.cpu0.branchPred.lookups              130374877                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1020040                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        382054                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2771999                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 124893662                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18412059                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1150220                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       24869462                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           512710464                       # Number of instructions committed
system.cpu0.commit.committedOps             513093839                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    854657391                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.600350                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.414650                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    609839519     71.35%     71.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    151947336     17.78%     89.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     30305958      3.55%     92.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     31284000      3.66%     96.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      7900114      0.92%     97.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3182393      0.37%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       628390      0.07%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1157622      0.14%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18412059      2.15%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    854657391                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        29                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11213610                       # Number of function calls committed.
system.cpu0.commit.int_insts                496418354                       # Number of committed integer instructions.
system.cpu0.commit.loads                    162656143                       # Number of loads committed
system.cpu0.commit.membars                     765396                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       765399      0.15%      0.15% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       278830151     54.34%     54.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135815      0.81%     55.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017744      0.20%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             2      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             6      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             1      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            2      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      163038193     31.78%     87.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      65306508     12.73%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            4      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           14      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        513093839                       # Class of committed instruction
system.cpu0.commit.refs                     228344719                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  512710464                       # Number of Instructions Simulated
system.cpu0.committedOps                    513093839                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.842942                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.842942                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             49641895                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1587367                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62797612                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             543077372                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               419111315                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                386945385                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2778316                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3370781                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1101815                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  130374877                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 95947605                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    437751370                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2636272                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     549466631                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                8731086                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137978                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         417461693                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          72803121                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.581511                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         859578726                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.639948                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.896112                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               463678137     53.94%     53.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               298190768     34.69%     88.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                58018387      6.75%     95.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                32298348      3.76%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3184740      0.37%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2085666      0.24%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   83475      0.01%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018584      0.12%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020621      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           859578726                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       26                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      11                       # number of floating regfile writes
system.cpu0.idleCycles                       85316729                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2778069                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               127288604                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.564301                       # Inst execution rate
system.cpu0.iew.exec_refs                   241847736                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  67699988                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               32615419                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            174307770                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            475994                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           675850                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            68824819                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          537961652                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            174147748                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2728412                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            533205114                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                263928                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1265062                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2778316                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              1988304                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        21550                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9796974                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          313                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5976                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2411524                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     11651627                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3136243                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5976                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       148742                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2629327                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                216223015                       # num instructions consuming a value
system.cpu0.iew.wb_count                    528545736                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.890571                       # average fanout of values written-back
system.cpu0.iew.wb_producers                192562035                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.559370                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     528558917                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               645882405                       # number of integer regfile reads
system.cpu0.int_regfile_writes              338424909                       # number of integer regfile writes
system.cpu0.ipc                              0.542611                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.542611                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           766313      0.14%      0.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            286107165     53.38%     53.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139915      0.77%     54.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018022      0.19%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  2      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  6      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  1      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 2      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           175816015     32.81%     87.30% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           68086067     12.70%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              4      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             535933526                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     31                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 60                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           29                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                29                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     441093                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000823                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  94686     21.47%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                316630     71.78%     93.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                29775      6.75%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             535608275                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1931893205                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    528545707                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        562835409                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 536543802                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                535933526                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1417850                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       24867812                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued             6394                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        267630                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10287209                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    859578726                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.623484                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.809612                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          465834037     54.19%     54.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          278636749     32.42%     86.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           95552320     11.12%     97.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14710069      1.71%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3360552      0.39%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             404676      0.05%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1002898      0.12%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              40446      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              36979      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      859578726                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.567188                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4597650                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          597350                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           174307770                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           68824819                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    930                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    11                       # number of misc regfile writes
system.cpu0.numCycles                       944895455                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11145559                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               36426898                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            327228578                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2239363                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               422612687                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4477707                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                    6                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            654987298                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             540871284                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          347172703                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                384345625                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6620308                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2778316                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             13326938                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                19944125                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               26                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       654987272                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         88262                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2881                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5008071                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2876                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1374196829                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1080848515                       # The number of ROB writes
system.cpu0.timesIdled                       15829821                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  914                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            61.201542                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                 807394                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1319238                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect             7018                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1829360                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               907                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           1280                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             373                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1832470                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          217                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        381874                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts             6672                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   1700273                       # Number of branches committed
system.cpu1.commit.bw_lim_events               214275                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1146098                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts         334121                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             8255915                       # Number of instructions committed
system.cpu1.commit.committedOps               8637939                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     47822575                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.180625                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.879377                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     44595016     93.25%     93.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1537532      3.22%     96.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       422120      0.88%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       479344      1.00%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       163773      0.34%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        37116      0.08%     98.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       350530      0.73%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        22869      0.05%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       214275      0.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     47822575                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                1584                       # Number of function calls committed.
system.cpu1.commit.int_insts                  7873684                       # Number of committed integer instructions.
system.cpu1.commit.loads                      2828800                       # Number of loads committed
system.cpu1.commit.membars                     763800                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       763800      8.84%      8.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         4233519     49.01%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             29      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              58      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     57.85% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        3210674     37.17%     95.02% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        429847      4.98%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          8637939                       # Class of committed instruction
system.cpu1.commit.refs                       3640533                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    8255915                       # Number of Instructions Simulated
system.cpu1.committedOps                      8637939                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.806034                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.806034                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             45731105                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  359                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              798684                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               9064948                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                  347780                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                   964929                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                  6818                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  701                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               817700                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1832470                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   768578                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     47066364                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  524                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                       8735128                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                  14328                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.038229                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            794803                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            808301                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.182232                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          47868332                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.190477                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.633707                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                42740016     89.29%     89.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 2555286      5.34%     94.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 1670066      3.49%     98.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  390396      0.82%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  511944      1.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     501      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                      19      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      93      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            47868332                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                          65795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts               13335                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1754306                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.185591                       # Inst execution rate
system.cpu1.iew.exec_refs                     3714381                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    811853                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               34439172                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              2889904                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            382459                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              462                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              812075                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            8972056                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              2902528                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             9439                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              8896149                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                263532                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                91797                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                  6818                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               864601                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         5993                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              49                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads        61104                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          342                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect         6960                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect          6375                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  5415415                       # num instructions consuming a value
system.cpu1.iew.wb_count                      8857136                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.839084                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  4543987                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.184777                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       8857356                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                10713017                       # number of integer regfile reads
system.cpu1.int_regfile_writes                5910636                       # number of integer regfile writes
system.cpu1.ipc                              0.172235                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.172235                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           763944      8.58%      8.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              4422948     49.66%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  34      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   58      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     58.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             3288589     36.93%     95.17% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             430003      4.83%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               8905588                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     393149                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.044146                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  85514     21.75%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                266851     67.88%     89.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                40782     10.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               8534779                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          66083531                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      8857124                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          9306162                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   7825656                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  8905588                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1146400                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined         334116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            10900                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           302                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       144970                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     47868332                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.186043                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.683119                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           42732815     89.27%     89.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            3531790      7.38%     96.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             485826      1.01%     97.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             434374      0.91%     98.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             471806      0.99%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              91294      0.19%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              96467      0.20%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              15152      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               8808      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       47868332                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.185788                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2290305                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          127232                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             2889904                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             812075                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    144                       # number of misc regfile reads
system.cpu1.numCycles                        47934127                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   908107164                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               37695973                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              5745088                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2483234                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                  533284                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                162689                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups             10900871                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               9032517                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            6031565                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  1398180                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5470965                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                  6818                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8217752                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                  286477                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        10900859                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         16325                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               532                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4883565                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           526                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    56579697                       # The number of ROB reads
system.cpu1.rob.rob_writes                   17989883                       # The number of ROB writes
system.cpu1.timesIdled                            980                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            68.446167                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 835688                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             1220942                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect            12827                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1914618                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               921                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           1329                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             408                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1917878                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          222                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        381846                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts            12543                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   1700209                       # Number of branches committed
system.cpu2.commit.bw_lim_events               195717                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1146026                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts         553412                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             8270367                       # Number of instructions committed
system.cpu2.commit.committedOps               8652357                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     50236315                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.172233                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.850908                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     46958220     93.47%     93.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1560677      3.11%     96.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       439720      0.88%     97.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       496574      0.99%     98.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       169488      0.34%     98.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        40463      0.08%     98.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       351677      0.70%     99.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        23779      0.05%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       195717      0.39%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     50236315                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                1555                       # Number of function calls committed.
system.cpu2.commit.int_insts                  7888161                       # Number of committed integer instructions.
system.cpu2.commit.loads                      2828752                       # Number of loads committed
system.cpu2.commit.membars                     763760                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       763760      8.83%      8.83% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         4248088     49.10%     57.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             28      0.00%     57.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              56      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     57.93% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3210598     37.11%     95.03% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        429815      4.97%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          8652357                       # Class of committed instruction
system.cpu2.commit.refs                       3640425                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    8270367                       # Number of Instructions Simulated
system.cpu2.committedOps                      8652357                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.090883                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.090883                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             48043589                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  298                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              821771                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               9360459                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  323893                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  1200025                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                 12680                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                  546                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               732483                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1917878                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   768354                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     49503663                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  446                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       9068822                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                  25928                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.038073                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            796030                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            836609                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.180030                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          50312670                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.187854                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.624675                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                44956661     89.35%     89.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2665426      5.30%     94.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 1762254      3.50%     98.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  452772      0.90%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  474966      0.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     447      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                      21      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      15      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     108      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            50312670                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                          61169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts               22173                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 1790951                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.180121                       # Inst execution rate
system.cpu2.iew.exec_refs                     3748302                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    811788                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               36333958                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              2928341                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            382441                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              572                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              812106                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            9205765                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              2936514                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            18194                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              9073406                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                268346                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                55978                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                 12680                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               784416                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         5735                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              52                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads        99589                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores          433                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        12352                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect          9821                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  5511594                       # num instructions consuming a value
system.cpu2.iew.wb_count                      9026293                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.835268                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  4603660                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.179186                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       9026498                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                10926904                       # number of integer regfile reads
system.cpu2.int_regfile_writes                6043195                       # number of integer regfile writes
system.cpu2.ipc                              0.164180                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.164180                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           763896      8.40%      8.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              4572152     50.29%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  30      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   56      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             3325479     36.58%     95.27% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             429975      4.73%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               9091600                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     389500                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.042842                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  84094     21.59%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                266534     68.43%     90.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                38870      9.98%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               8717190                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          68906338                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      9026281                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          9759161                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   8059427                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  9091600                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1146338                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined         553407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            20994                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           312                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       223709                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     50312670                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.180702                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.673126                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           45080529     89.60%     89.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            3565065      7.09%     96.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             531096      1.06%     97.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             446154      0.89%     98.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             479291      0.95%     99.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              88097      0.18%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              98289      0.20%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              14694      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               9455      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       50312670                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.180483                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2290545                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          127330                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             2928341                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             812106                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    136                       # number of misc regfile reads
system.cpu2.numCycles                        50373839                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   905665430                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               39599159                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              5759634                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2564623                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  531039                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                241130                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups             11241933                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               9305218                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            6236072                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  1536958                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5789267                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                 12680                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8610619                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  476438                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        11241921                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         22215                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               556                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4775420                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           552                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    59245626                       # The number of ROB reads
system.cpu2.rob.rob_writes                   18487898                       # The number of ROB writes
system.cpu2.timesIdled                            883                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            52.863428                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 982175                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             1857948                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           147279                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          2679899                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               967                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          46012                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           45045                       # Number of indirect misses.
system.cpu3.branchPred.lookups                2732244                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          258                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        381853                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts            96901                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   1700432                       # Number of branches committed
system.cpu3.commit.bw_lim_events               199886                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1146048                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2425306                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             8318743                       # Number of instructions committed
system.cpu3.commit.committedOps               8700714                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     52480401                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.165790                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.826451                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     49103111     93.56%     93.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      1619901      3.09%     96.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       481699      0.92%     97.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       519618      0.99%     98.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       179930      0.34%     98.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        39424      0.08%     98.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       315191      0.60%     99.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        21641      0.04%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       199886      0.38%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     52480401                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                1622                       # Number of function calls committed.
system.cpu3.commit.int_insts                  7936546                       # Number of committed integer instructions.
system.cpu3.commit.loads                      2828873                       # Number of loads committed
system.cpu3.commit.membars                     763730                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       763730      8.78%      8.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         4296293     49.38%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             29      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              58      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     58.16% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        3210726     36.90%     95.06% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        429866      4.94%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          8700714                       # Class of committed instruction
system.cpu3.commit.refs                       3640604                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    8318743                       # Number of Instructions Simulated
system.cpu3.committedOps                      8700714                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.358733                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.358733                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             48335619                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                50396                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              885109                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              11896926                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  844504                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  2799403                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                 97077                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                52713                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               767106                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    2732244                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  1136010                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     51437500                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 5107                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      13427384                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 294910                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.051652                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           1258753                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            983142                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.253842                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          52843709                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.265948                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.760254                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                45135904     85.41%     85.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 3751805      7.10%     92.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2641354      5.00%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  465185      0.88%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  700049      1.32%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   73363      0.14%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   75894      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      23      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     132      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            52843709                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                          52960                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              106294                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 1981788                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.181210                       # Inst execution rate
system.cpu3.iew.exec_refs                     3789476                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    811853                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               38266214                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              3421808                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            485988                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           101746                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              979352                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           11125857                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              2977623                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            40848                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              9585417                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                322256                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                66532                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                 97077                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               815126                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         5014                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              49                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       592935                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       167621                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        74254                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         32040                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  5648465                       # num instructions consuming a value
system.cpu3.iew.wb_count                      9537166                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.845106                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  4773554                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.180298                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       9537380                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                11630114                       # number of integer regfile reads
system.cpu3.int_regfile_writes                6363301                       # number of integer regfile writes
system.cpu3.ipc                              0.157264                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.157264                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           763901      7.94%      7.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              5060460     52.57%     60.50% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  31      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   58      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     60.51% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             3371766     35.03%     95.53% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             430037      4.47%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               9626265                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     397974                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.041343                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  91357     22.96%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                266314     66.92%     89.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                40301     10.13%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               9260324                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          72538260                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      9537154                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         13550992                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   9675308                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  9626265                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1450549                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2425142                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            44073                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        304501                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1586021                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     52843709                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.182165                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.676673                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           47383970     89.67%     89.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            3575383      6.77%     96.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             710867      1.35%     97.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             457838      0.87%     98.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             486221      0.92%     99.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             100759      0.19%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             106661      0.20%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               9091      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              12919      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       52843709                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.181982                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          2731691                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          191030                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             3421808                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             979352                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    171                       # number of misc regfile reads
system.cpu3.numCycles                        52896669                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   903144194                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               40926263                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              5807799                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2089094                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 1130810                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                208588                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups             13944009                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              11547128                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            7759641                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  3063735                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5264745                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                 97077                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              7601700                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 1951842                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        13943997                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         24124                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               630                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  4662347                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           627                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    63405430                       # The number of ROB reads
system.cpu3.rob.rob_writes                   22615356                       # The number of ROB writes
system.cpu3.timesIdled                            852                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1110502                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2209267                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        51448                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        11885                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33040345                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1359896                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66082675                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1371781                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             503186                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       609417                       # Transaction distribution
system.membus.trans_dist::CleanEvict           489249                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              677                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            385                       # Transaction distribution
system.membus.trans_dist::ReadExReq            606339                       # Transaction distribution
system.membus.trans_dist::ReadExResp           606315                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        503186                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            14                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3318768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3318768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    110010752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               110010752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              998                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1110601                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1110601    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1110601                       # Request fanout histogram
system.membus.respLayer1.occupancy         5917586250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          4957662500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                157                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    109648407408528.484375                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   974524802493532.125000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           75     94.94%     94.94% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      1.27%     96.20% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      1.27%     97.47% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      1.27%     98.73% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::overflows            1      1.27%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 8661771706332250                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    25540692500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 8662224185273750                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       767157                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          767157                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       767157                       # number of overall hits
system.cpu2.icache.overall_hits::total         767157                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         1197                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1197                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         1197                       # number of overall misses
system.cpu2.icache.overall_misses::total         1197                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     67494999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     67494999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     67494999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     67494999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       768354                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       768354                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       768354                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       768354                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001558                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001558                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001558                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001558                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 56386.799499                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56386.799499                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 56386.799499                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56386.799499                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    45.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         1040                       # number of writebacks
system.cpu2.icache.writebacks::total             1040                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          125                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          125                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         1072                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1072                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         1072                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1072                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     59418499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     59418499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     59418499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     59418499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001395                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001395                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001395                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001395                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 55427.704291                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 55427.704291                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 55427.704291                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 55427.704291                       # average overall mshr miss latency
system.cpu2.icache.replacements                  1040                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       767157                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         767157                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         1197                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1197                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     67494999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     67494999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       768354                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       768354                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001558                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001558                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 56386.799499                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56386.799499                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          125                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         1072                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1072                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     59418499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     59418499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001395                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001395                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 55427.704291                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 55427.704291                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             768229                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1072                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           716.631530                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        353827000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.999999                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1537780                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1537780                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      2455164                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2455164                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      2455164                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2455164                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       891260                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        891260                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       891260                       # number of overall misses
system.cpu2.dcache.overall_misses::total       891260                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 142923265773                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 142923265773                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 142923265773                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 142923265773                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      3346424                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3346424                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      3346424                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3346424                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.266332                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.266332                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.266332                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.266332                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 160360.911264                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 160360.911264                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 160360.911264                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 160360.911264                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       521561                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        99821                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             5434                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1439                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    95.981045                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    69.368311                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       229035                       # number of writebacks
system.cpu2.dcache.writebacks::total           229035                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       765551                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       765551                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       765551                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       765551                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       125709                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       125709                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       125709                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       125709                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  17856500997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  17856500997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  17856500997                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  17856500997                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037565                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037565                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037565                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037565                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 142046.321242                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 142046.321242                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 142046.321242                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 142046.321242                       # average overall mshr miss latency
system.cpu2.dcache.replacements                229035                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      2334083                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2334083                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       582798                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       582798                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  67176503000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  67176503000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      2916881                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2916881                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.199802                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.199802                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 115265.500225                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 115265.500225                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       492449                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       492449                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        90349                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        90349                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  11146290000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  11146290000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.030975                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.030975                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 123369.268061                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 123369.268061                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       121081                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        121081                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       308462                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       308462                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  75746762773                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  75746762773                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       429543                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       429543                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.718117                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.718117                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 245562.703908                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 245562.703908                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       273102                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       273102                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        35360                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        35360                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   6710210997                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   6710210997                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.082320                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.082320                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 189768.410549                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 189768.410549                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          221                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          221                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          147                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3072000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3072000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.399457                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.399457                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 20897.959184                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20897.959184                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           98                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           98                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           49                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       222000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       222000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.133152                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.133152                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4530.612245                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4530.612245                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          138                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          106                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          106                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       594000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       594000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          244                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          244                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.434426                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.434426                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5603.773585                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5603.773585                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          102                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          102                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       503000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       503000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.418033                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.418033                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4931.372549                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4931.372549                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       162500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       162500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       151500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       151500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       266323                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         266323                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       115523                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       115523                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   9346200500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   9346200500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       381846                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       381846                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.302538                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.302538                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 80903.374220                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 80903.374220                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       115523                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       115523                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   9230677500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   9230677500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.302538                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.302538                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 79903.374220                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 79903.374220                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           23.000334                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            2963325                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           241124                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.289631                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        353838500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    23.000334                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.718760                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.718760                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          7698888                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         7698888                       # Number of data accesses
system.cpu3.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    100723522291688.953125                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   934022291850691.250000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::overflows            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 8661771705535250                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    26808881000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 8662222917085250                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      1134783                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1134783                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      1134783                       # number of overall hits
system.cpu3.icache.overall_hits::total        1134783                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         1227                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1227                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         1227                       # number of overall misses
system.cpu3.icache.overall_misses::total         1227                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     61333000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     61333000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     61333000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     61333000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      1136010                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1136010                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      1136010                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1136010                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001080                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001080                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001080                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001080                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 49986.145069                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 49986.145069                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 49986.145069                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 49986.145069                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           63                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         1072                       # number of writebacks
system.cpu3.icache.writebacks::total             1072                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          123                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          123                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         1104                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1104                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         1104                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1104                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     54000000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     54000000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     54000000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     54000000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000972                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000972                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000972                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000972                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 48913.043478                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 48913.043478                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 48913.043478                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 48913.043478                       # average overall mshr miss latency
system.cpu3.icache.replacements                  1072                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      1134783                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1134783                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         1227                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1227                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     61333000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     61333000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      1136010                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1136010                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001080                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001080                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 49986.145069                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 49986.145069                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          123                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         1104                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1104                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     54000000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     54000000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000972                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000972                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 48913.043478                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 48913.043478                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1135887                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1104                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1028.883152                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        360604000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.999999                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          2273124                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         2273124                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      2480796                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2480796                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      2480796                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2480796                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       910683                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        910683                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       910683                       # number of overall misses
system.cpu3.dcache.overall_misses::total       910683                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 137141695161                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 137141695161                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 137141695161                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 137141695161                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      3391479                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      3391479                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      3391479                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      3391479                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.268521                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.268521                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.268521                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.268521                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 150592.132675                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 150592.132675                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 150592.132675                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 150592.132675                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       508557                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       129352                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             4858                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1653                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   104.684438                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    78.252874                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       242103                       # number of writebacks
system.cpu3.dcache.writebacks::total           242103                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       775943                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       775943                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       775943                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       775943                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       134740                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       134740                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       134740                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       134740                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  17987592997                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  17987592997                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  17987592997                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  17987592997                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.039729                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.039729                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.039729                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.039729                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 133498.537903                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 133498.537903                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 133498.537903                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 133498.537903                       # average overall mshr miss latency
system.cpu3.dcache.replacements                242103                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2368968                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2368968                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       592927                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       592927                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  67095135000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  67095135000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2961895                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2961895                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.200185                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.200185                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 113159.183171                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 113159.183171                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       502024                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       502024                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        90903                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        90903                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  11012512000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  11012512000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.030691                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.030691                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 121145.748765                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 121145.748765                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       111828                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        111828                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       317756                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       317756                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  70046560161                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  70046560161                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       429584                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       429584                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.739683                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.739683                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 220441.345438                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 220441.345438                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       273919                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       273919                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        43837                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        43837                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   6975080997                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6975080997                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.102045                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.102045                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 159114.013208                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 159114.013208                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          241                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          241                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          140                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          140                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      2563000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2563000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          381                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          381                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.367454                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.367454                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 18307.142857                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 18307.142857                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          103                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          103                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           37                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       193500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       193500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.097113                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.097113                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5229.729730                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5229.729730                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          150                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          120                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       766000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       766000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          270                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          270                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.444444                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.444444                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6383.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6383.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          113                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       661000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       661000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.418519                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.418519                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5849.557522                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5849.557522                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       120500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       120500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       112500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       112500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       265869                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         265869                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       115984                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       115984                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   9797935000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   9797935000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       381853                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       381853                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.303740                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.303740                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 84476.608843                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 84476.608843                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       115984                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       115984                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   9681951000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   9681951000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.303740                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.303740                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 83476.608843                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 83476.608843                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           25.000149                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2998014                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           250583                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.964156                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        360615500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    25.000149                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.781255                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.781255                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          7798549                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         7798549                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 13                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1237396754047964.250000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3273841626963503                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6     85.71%     85.71% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::overflows            1     14.29%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       121500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 8661771705553250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   472447630500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 8661777278335750                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     78224567                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        78224567                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     78224567                       # number of overall hits
system.cpu0.icache.overall_hits::total       78224567                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17723038                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17723038                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17723038                       # number of overall misses
system.cpu0.icache.overall_misses::total     17723038                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 230516644995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 230516644995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 230516644995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 230516644995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     95947605                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     95947605                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     95947605                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     95947605                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.184716                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.184716                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.184716                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.184716                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13006.610097                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13006.610097                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13006.610097                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13006.610097                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3228                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.711864                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16737541                       # number of writebacks
system.cpu0.icache.writebacks::total         16737541                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       985464                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       985464                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       985464                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       985464                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16737574                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16737574                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16737574                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16737574                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 204744424498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 204744424498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 204744424498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 204744424498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.174445                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.174445                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.174445                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.174445                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12232.622511                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12232.622511                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12232.622511                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12232.622511                       # average overall mshr miss latency
system.cpu0.icache.replacements              16737541                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     78224567                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       78224567                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17723038                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17723038                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 230516644995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 230516644995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     95947605                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     95947605                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.184716                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.184716                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13006.610097                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13006.610097                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       985464                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       985464                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16737574                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16737574                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 204744424498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 204744424498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.174445                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.174445                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12232.622511                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12232.622511                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           94962141                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16737574                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.673591                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        208632784                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       208632784                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    201099180                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       201099180                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    201099180                       # number of overall hits
system.cpu0.dcache.overall_hits::total      201099180                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26068725                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26068725                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26068725                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26068725                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 540599179174                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 540599179174                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 540599179174                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 540599179174                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    227167905                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    227167905                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    227167905                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    227167905                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.114755                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.114755                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.114755                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.114755                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20737.461428                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20737.461428                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20737.461428                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20737.461428                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1152437                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        50611                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            22889                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            813                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.348945                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.252153                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15588493                       # number of writebacks
system.cpu0.dcache.writebacks::total         15588493                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10558281                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10558281                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10558281                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10558281                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15510444                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15510444                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15510444                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15510444                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 241341972747                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 241341972747                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 241341972747                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 241341972747                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.068277                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.068277                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.068277                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.068277                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15559.965450                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15559.965450                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15559.965450                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15559.965450                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15588493                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    144295921                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      144295921                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17567315                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17567315                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 328833132000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 328833132000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    161863236                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    161863236                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.108532                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.108532                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18718.462782                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18718.462782                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4563668                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4563668                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13003647                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13003647                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 196987643000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 196987643000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.080337                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.080337                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15148.645838                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15148.645838                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     56803259                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      56803259                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8501410                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8501410                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 211766047174                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 211766047174                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     65304669                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     65304669                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.130181                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.130181                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 24909.520559                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 24909.520559                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5994613                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5994613                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2506797                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2506797                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  44354329747                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  44354329747                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.038386                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038386                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 17693.626467                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17693.626467                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1079                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1079                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          838                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          838                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7776500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7776500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1917                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1917                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.437141                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.437141                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9279.832936                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9279.832936                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          808                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          808                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1134500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1134500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015649                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015649                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 37816.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37816.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1658                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1658                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          194                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          194                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1305500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1305500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1852                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1852                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.104752                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.104752                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6729.381443                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6729.381443                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          185                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          185                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1120500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1120500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.099892                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.099892                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6056.756757                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6056.756757                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       290253                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         290253                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        91801                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        91801                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   6979647000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   6979647000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       382054                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       382054                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.240283                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.240283                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 76030.184856                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 76030.184856                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        91801                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        91801                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   6887846000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   6887846000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.240283                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.240283                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 75030.184856                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 75030.184856                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           30.000105                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          216994715                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15602076                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.908067                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    30.000105                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.937503                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.937503                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        470709532                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       470709532                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16712209                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            15136336                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 527                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18385                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 517                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               18928                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 587                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               19076                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31906565                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16712209                       # number of overall hits
system.l2.overall_hits::.cpu0.data           15136336                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                527                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18385                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                517                       # number of overall hits
system.l2.overall_hits::.cpu2.data              18928                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                587                       # number of overall hits
system.l2.overall_hits::.cpu3.data              19076                       # number of overall hits
system.l2.overall_hits::total                31906565                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             25364                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            451817                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               587                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            198203                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               555                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            210030                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               517                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            223161                       # number of demand (read+write) misses
system.l2.demand_misses::total                1110234                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            25364                       # number of overall misses
system.l2.overall_misses::.cpu0.data           451817                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              587                       # number of overall misses
system.l2.overall_misses::.cpu1.data           198203                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              555                       # number of overall misses
system.l2.overall_misses::.cpu2.data           210030                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              517                       # number of overall misses
system.l2.overall_misses::.cpu3.data           223161                       # number of overall misses
system.l2.overall_misses::total               1110234                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2157587000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  44533762500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     50657500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  24938054000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     51541500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  26357879000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     45241000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  26943088500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     125077811000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2157587000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  44533762500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     50657500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  24938054000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     51541500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  26357879000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     45241000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  26943088500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    125077811000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16737573                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15588153                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            1114                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          216588                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            1072                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          228958                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            1104                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          242237                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33016799                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16737573                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15588153                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           1114                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         216588                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           1072                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         228958                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           1104                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         242237                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33016799                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001515                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.028985                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.526930                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.915115                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.517724                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.917330                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.468297                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.921251                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.033626                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001515                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.028985                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.526930                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.915115                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.517724                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.917330                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.468297                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.921251                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.033626                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85064.934553                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98565.929348                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86298.977853                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 125820.769615                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92867.567568                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 125495.781555                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87506.769826                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120733.858067                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112658.962885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85064.934553                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98565.929348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86298.977853                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 125820.769615                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92867.567568                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 125495.781555                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87506.769826                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120733.858067                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112658.962885                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              609417                       # number of writebacks
system.l2.writebacks::total                    609417                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            176                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            158                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            153                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             85                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 733                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           176                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           158                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           153                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            85                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                733                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        25359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       451805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          411                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       198132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       209957                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       223076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1109501                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        25359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       451805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          411                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       198132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       209957                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       223076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1109501                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1903672000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  40015011000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     34661000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  22952125500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     35508500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  24253563500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     30088000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  24706897000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 113931526500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1903672000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  40015011000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     34661000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  22952125500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     35508500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  24253563500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     30088000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  24706897000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 113931526500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.028984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.368941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.914788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.370336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.917011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.329710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.920900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.033604                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.028984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.368941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.914788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.370336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.917011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.329710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.920900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.033604                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75068.890729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88566.994611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 115842.597359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89442.065491                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 115516.812966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82659.340659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110755.513816                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102687.177839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75068.890729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88566.994611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 115842.597359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89442.065491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 115516.812966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82659.340659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110755.513816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102687.177839                       # average overall mshr miss latency
system.l2.replacements                        2469678                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3163427                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3163427                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3163427                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3163427                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29828260                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29828260                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29828260                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29828260                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   82                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            61                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 72                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1176500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1206000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              154                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.953125                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.100000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.142857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.120000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.467532                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19286.885246                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  9833.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        16750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           61                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            72                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1221000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        64000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       103500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        61000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1449500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.953125                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.100000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.142857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.120000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.467532                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20016.393443                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20131.944444                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 75                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             91                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.136364                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.125000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.176471                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.272727                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.175824                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       120500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       119000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       320500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.136364                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.125000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.176471                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.272727                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.175824                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20031.250000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2357632                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            12373                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            12789                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            13203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2395997                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         227201                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         114434                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         126155                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         138525                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              606315                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  21715583000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  13985536500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  15452059000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  16168521000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   67321699500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2584833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       126807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       138944                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       151728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3002312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.087898                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.902427                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.907956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.912982                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.201949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95578.729847                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 122214.870580                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 122484.713250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 116719.155387                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111034.197571                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       227201                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       114434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       126155                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       138525                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         606315                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  19443573000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  12841196500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  14190509000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  14783271000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  61258549500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.087898                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.902427                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.907956                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.912982                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.201949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85578.729847                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 112214.870580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 112484.713250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 106719.155387                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101034.197571                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16712209                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           527                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           517                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           587                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16713840                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        25364                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          587                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          555                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          517                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            27023                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2157587000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     50657500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     51541500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     45241000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2305027000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16737573                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         1114                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         1072                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         1104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16740863                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.526930                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.517724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.468297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85064.934553                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86298.977853                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92867.567568                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87506.769826                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85298.708508                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          176                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          158                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          153                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           492                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        25359                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          411                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          397                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          364                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        26531                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1903672000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     34661000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     35508500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     30088000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2003929500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.368941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.370336                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.329710                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001585                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75068.890729                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89442.065491                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82659.340659                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75531.623384                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12778704                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6012                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         6139                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         5873                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12796728                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       224616                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        83769                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        83875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        84636                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          476896                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  22818179500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  10952517500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  10905820000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  10774567500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  55451084500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13003320                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        89781                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        90014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        90509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13273624                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.017274                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.933037                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.931799                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.935111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.035928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101587.507123                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 130746.666428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 130024.679583                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 127304.781653                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116275.004403                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           71                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           73                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           85                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          241                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       224604                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        83698                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        83802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        84551                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       476655                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  20571438000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  10110929000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  10063054500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   9923626000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  50669047500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.017273                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.932246                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.930989                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.934172                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.035910                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91589.811401                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 120802.516189                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 120081.316675                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 117368.523140                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106301.302829                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              14                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.785714                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.823529                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       210500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       269000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.785714                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.823529                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19136.363636                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19214.285714                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                    66007953                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2469745                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.726627                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.000580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       13.999449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.000872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        7.999559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.000024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.000028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        6.999614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.999875                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.390634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.218741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.109389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.124993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.109369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.046873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 530539729                       # Number of tag accesses
system.l2.tags.data_accesses                530539729                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1622976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      28915520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         26304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      12680448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         25408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      13437248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         23296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      14276864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           71008064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1622976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        26304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        25408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        23296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1697984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     39002688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39002688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          25359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         451805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         198132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         209957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         223076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1109501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       609417                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             609417                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst              187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data             3338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst                3                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data             1464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst                3                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data             1551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst                3                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data             1648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                  8197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst          187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst            3                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst            3                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst            3                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks           4503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 4503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks           4503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst             187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data            3338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst               3                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data            1464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst               3                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data            1551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst               3                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data            1648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                12700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    559096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     25359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    394315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    194627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    206326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    220025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002770893250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34228                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34228                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          2227274595                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             526477                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1109501                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     609417                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1109501                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   609417                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  67677                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 50321                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             40881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             54597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            119592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             90574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            112740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             89533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             76364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             79739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             59213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            51894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            44050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            56237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            42790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             63867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             83119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             68750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             54435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             48924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            27137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19003                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  49034672750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5209120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             68568872750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47066.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65816.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   550490                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  473965                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1109501                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               609417                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  481758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  244964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  117685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   41662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    9846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   24098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   31001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   29055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   25672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  11553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   4251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       576447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.740066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.243567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.543795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       303157     52.59%     52.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       170306     29.54%     82.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34565      6.00%     88.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        18554      3.22%     91.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10762      1.87%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7296      1.27%     94.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5228      0.91%     95.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3889      0.67%     96.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22690      3.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       576447                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.437653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.352868                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    345.039118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        34226     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34228                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.333937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.315289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.809075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            28859     84.31%     84.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              339      0.99%     85.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4233     12.37%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              619      1.81%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              135      0.39%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               31      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34228                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               66676736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4331328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35780992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                71008064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39002688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  478020451500                       # Total gap between requests
system.mem_ctrls.avgGap                     278093.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1622976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     25236160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        26304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     12456128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        25408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     13204864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        23296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     14081600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35780992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 187.361949994920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2913.349395175163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3.036624529670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1437.978399844684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2.933187197760                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1524.415067417955                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 2.689370629684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1625.628496692784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4130.681189292165                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        25359                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       451805                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          411                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       198132                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          397                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       209957                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          364                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       223076                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       609417                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    850896250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  21910120250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     17431750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  14740667750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     18848500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  15551358750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     14859750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  15464689750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11468729140750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33554.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48494.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42413.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74398.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47477.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     74069.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40823.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69324.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18819181.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1762908840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            937008270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2967926640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1121908500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     683790678620400.125000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     125009384522160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     3221032834120800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       4029839687015610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.218600                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 8372808555494750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 289251556100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 189614371500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2352922740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1250608095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4470696720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1796478660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     683790678620400.125000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     125082389896440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     3220971355910880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4029854295133935                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.220286                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 8372648083425500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 289251556100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 350086440750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                185                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           93                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    93142208736384.406250                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   898183373926307.500000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           89     95.70%     95.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.08%     96.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.08%     97.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.08%     98.92% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      1.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 8661771705321250                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             93                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    24313482500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 8662225412483750                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       767346                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          767346                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       767346                       # number of overall hits
system.cpu1.icache.overall_hits::total         767346                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         1232                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1232                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         1232                       # number of overall misses
system.cpu1.icache.overall_misses::total         1232                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     65989500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     65989500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     65989500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     65989500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       768578                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       768578                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       768578                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       768578                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001603                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001603                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001603                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001603                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 53562.905844                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53562.905844                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 53562.905844                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53562.905844                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           42                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    10.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         1082                       # number of writebacks
system.cpu1.icache.writebacks::total             1082                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          118                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          118                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         1114                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1114                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         1114                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1114                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     58767500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     58767500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     58767500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     58767500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001449                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001449                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001449                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001449                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 52753.590664                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52753.590664                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 52753.590664                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52753.590664                       # average overall mshr miss latency
system.cpu1.icache.replacements                  1082                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       767346                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         767346                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         1232                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1232                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     65989500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     65989500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       768578                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       768578                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001603                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001603                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 53562.905844                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53562.905844                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          118                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         1114                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1114                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     58767500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     58767500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001449                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001449                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 52753.590664                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52753.590664                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             768460                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1114                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           689.820467                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346480000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999999                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1538270                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1538270                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2413519                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2413519                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2413519                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2413519                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       898390                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        898390                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       898390                       # number of overall misses
system.cpu1.dcache.overall_misses::total       898390                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 140585303327                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 140585303327                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 140585303327                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 140585303327                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3311909                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3311909                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3311909                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3311909                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.271260                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.271260                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.271260                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.271260                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 156485.828345                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 156485.828345                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 156485.828345                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 156485.828345                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       511880                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        77236                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             5903                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1155                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    86.715230                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.870996                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       216154                       # number of writebacks
system.cpu1.dcache.writebacks::total           216154                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       775800                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       775800                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       775800                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       775800                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       122590                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       122590                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       122590                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       122590                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  17321253498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  17321253498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  17321253498                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  17321253498                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037015                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037015                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037015                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037015                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 141294.179770                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 141294.179770                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 141294.179770                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 141294.179770                       # average overall mshr miss latency
system.cpu1.dcache.replacements                216154                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2290614                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2290614                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       591716                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       591716                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  69403069000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  69403069000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2882330                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2882330                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.205291                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.205291                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 117291.181918                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 117291.181918                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       501585                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       501585                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        90131                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        90131                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  11190673000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11190673000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031270                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031270                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 124160.089203                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 124160.089203                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       122905                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        122905                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       306674                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       306674                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  71182234327                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  71182234327                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       429579                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       429579                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.713894                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.713894                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 232110.431034                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 232110.431034                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       274215                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       274215                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        32459                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        32459                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6130580498                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6130580498                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.075560                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.075560                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 188871.514772                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 188871.514772                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          206                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          206                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3712000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3712000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.437158                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.437158                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        23200                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        23200                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           56                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           56                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       343500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       343500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.153005                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.153005                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6133.928571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6133.928571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          138                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           88                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           88                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       423500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       423500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          226                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          226                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.389381                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.389381                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4812.500000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4812.500000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           87                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           87                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       344500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       344500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.384956                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.384956                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3959.770115                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3959.770115                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       123000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       123000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       115000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       115000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       274022                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         274022                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       107852                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       107852                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   8437291500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   8437291500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       381874                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       381874                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.282428                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.282428                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 78230.273894                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 78230.273894                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       107852                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       107852                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   8329439500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   8329439500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.282428                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.282428                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 77230.273894                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 77230.273894                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           18.000577                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2918556                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           230313                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.672129                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346491500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    18.000577                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.562518                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.562518                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          7619063                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         7619063                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 8662249725966250                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30016064                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3772844                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29853069                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1860261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             759                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           460                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1219                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           27                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           27                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3048850                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3048850                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16740864                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13275202                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           17                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           17                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50212688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46779223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       663363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       699428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       735260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              99099736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2142407296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1995305024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       140544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     27695104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       135168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     29311040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       139264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     30997440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4226130880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2518796                       # Total snoops (count)
system.tol2bus.snoopTraffic                  42083904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         35535857                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.043081                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.222532                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34088842     95.93%     95.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1410557      3.97%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3404      0.01%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  20370      0.06%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  10989      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1695      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           35535857                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66057848470                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         361972671                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1689789                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         376183646                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1734777                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23403655775                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25129475678                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         345746203                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1758790                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
