{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631443218662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631443218667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 12 13:40:18 2021 " "Processing started: Sun Sep 12 13:40:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631443218667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1631443218667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cnt_dly_SLG46620 -c cnt_dly_SLG46620 " "Command: quartus_sta cnt_dly_SLG46620 -c cnt_dly_SLG46620" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1631443218667 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1631443218780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1631443219457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443219492 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443219492 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "The Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1631443219776 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cnt_dly_SLG46620.sdc " "Synopsys Design Constraints File file not found: 'cnt_dly_SLG46620.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1631443219838 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443219839 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk_source_mux\[0\] i_clk_source_mux\[0\] " "create_clock -period 1.000 -name i_clk_source_mux\[0\] i_clk_source_mux\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1631443219839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_edge_reset_mode_select\[0\] i_edge_reset_mode_select\[0\] " "create_clock -period 1.000 -name i_edge_reset_mode_select\[0\] i_edge_reset_mode_select\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1631443219839 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631443219839 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: dataf  to: combout " "Cell: Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443219841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~10  from: dataf  to: combout " "Cell: Mux0~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443219841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~11  from: dataf  to: combout " "Cell: Mux0~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443219841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: dataf  to: combout " "Cell: Mux0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443219841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~3  from: dataf  to: combout " "Cell: Mux0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443219841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~4  from: dataf  to: combout " "Cell: Mux0~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443219841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~7  from: dataf  to: combout " "Cell: Mux0~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443219841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~8  from: dataf  to: combout " "Cell: Mux0~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443219841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dly_mode_inst\|o_cnt_reset~0  from: dataf  to: combout " "Cell: dly_mode_inst\|o_cnt_reset~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443219841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main_counter_reset~0  from: dataa  to: combout " "Cell: main_counter_reset~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443219841 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1631443219841 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1631443219842 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631443219843 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1631443219844 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1631443219851 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1631443219875 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1631443219875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.555 " "Worst-case setup slack is -9.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443219878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443219878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.555            -139.766 i_clk_source_mux\[0\]  " "   -9.555            -139.766 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443219878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.665            -103.263 i_edge_reset_mode_select\[0\]  " "   -7.665            -103.263 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443219878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443219878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.894 " "Worst-case hold slack is -2.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443219901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443219901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.894              -5.983 i_clk_source_mux\[0\]  " "   -2.894              -5.983 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443219901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 i_edge_reset_mode_select\[0\]  " "    0.063               0.000 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443219901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443219901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.587 " "Worst-case recovery slack is -4.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443219904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443219904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.587             -46.095 i_clk_source_mux\[0\]  " "   -4.587             -46.095 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443219904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443219904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.764 " "Worst-case removal slack is -2.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443219909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443219909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.764             -35.696 i_clk_source_mux\[0\]  " "   -2.764             -35.696 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443219909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443219909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.273 " "Worst-case minimum pulse width slack is -1.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443219912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443219912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.273             -70.502 i_clk_source_mux\[0\]  " "   -1.273             -70.502 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443219912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.170              -0.297 i_edge_reset_mode_select\[0\]  " "   -0.170              -0.297 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443219912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443219912 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1631443219923 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1631443219954 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1631443220697 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: dataf  to: combout " "Cell: Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443220748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~10  from: dataf  to: combout " "Cell: Mux0~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443220748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~11  from: dataf  to: combout " "Cell: Mux0~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443220748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: dataf  to: combout " "Cell: Mux0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443220748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~3  from: dataf  to: combout " "Cell: Mux0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443220748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~4  from: dataf  to: combout " "Cell: Mux0~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443220748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~7  from: dataf  to: combout " "Cell: Mux0~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443220748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~8  from: dataf  to: combout " "Cell: Mux0~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443220748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dly_mode_inst\|o_cnt_reset~0  from: dataf  to: combout " "Cell: dly_mode_inst\|o_cnt_reset~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443220748 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main_counter_reset~0  from: dataa  to: combout " "Cell: main_counter_reset~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443220748 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1631443220748 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631443220749 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1631443220756 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1631443220756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.301 " "Worst-case setup slack is -9.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443220761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443220761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.301            -137.179 i_clk_source_mux\[0\]  " "   -9.301            -137.179 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443220761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.442             -99.496 i_edge_reset_mode_select\[0\]  " "   -7.442             -99.496 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443220761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443220761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.733 " "Worst-case hold slack is -2.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443220765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443220765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.733              -5.268 i_clk_source_mux\[0\]  " "   -2.733              -5.268 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443220765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 i_edge_reset_mode_select\[0\]  " "    0.039               0.000 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443220765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443220765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.486 " "Worst-case recovery slack is -4.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443220770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443220770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.486             -44.488 i_clk_source_mux\[0\]  " "   -4.486             -44.488 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443220770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443220770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.551 " "Worst-case removal slack is -2.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443220772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443220772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.551             -33.154 i_clk_source_mux\[0\]  " "   -2.551             -33.154 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443220772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443220772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.312 " "Worst-case minimum pulse width slack is -1.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443220777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443220777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.312             -72.011 i_clk_source_mux\[0\]  " "   -1.312             -72.011 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443220777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.123              -0.244 i_edge_reset_mode_select\[0\]  " "   -0.123              -0.244 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443220777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443220777 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1631443220787 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1631443220926 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1631443221548 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: dataf  to: combout " "Cell: Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443221597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~10  from: dataf  to: combout " "Cell: Mux0~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443221597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~11  from: dataf  to: combout " "Cell: Mux0~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443221597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: dataf  to: combout " "Cell: Mux0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443221597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~3  from: dataf  to: combout " "Cell: Mux0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443221597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~4  from: dataf  to: combout " "Cell: Mux0~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443221597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~7  from: dataf  to: combout " "Cell: Mux0~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443221597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~8  from: dataf  to: combout " "Cell: Mux0~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443221597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dly_mode_inst\|o_cnt_reset~0  from: dataf  to: combout " "Cell: dly_mode_inst\|o_cnt_reset~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443221597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main_counter_reset~0  from: dataa  to: combout " "Cell: main_counter_reset~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443221597 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1631443221597 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631443221599 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1631443221601 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1631443221601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.782 " "Worst-case setup slack is -5.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.782             -84.220 i_clk_source_mux\[0\]  " "   -5.782             -84.220 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.021             -53.735 i_edge_reset_mode_select\[0\]  " "   -4.021             -53.735 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443221602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.704 " "Worst-case hold slack is -1.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.704              -2.700 i_clk_source_mux\[0\]  " "   -1.704              -2.700 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 i_edge_reset_mode_select\[0\]  " "    0.101               0.000 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443221622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.423 " "Worst-case recovery slack is -3.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.423             -22.652 i_clk_source_mux\[0\]  " "   -3.423             -22.652 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443221625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.725 " "Worst-case removal slack is -1.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.725             -22.695 i_clk_source_mux\[0\]  " "   -1.725             -22.695 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443221630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.815 " "Worst-case minimum pulse width slack is -0.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.815             -23.101 i_clk_source_mux\[0\]  " "   -0.815             -23.101 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.378              -4.011 i_edge_reset_mode_select\[0\]  " "   -0.378              -4.011 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443221633 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1631443221642 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: dataf  to: combout " "Cell: Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443221787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~10  from: dataf  to: combout " "Cell: Mux0~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443221787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~11  from: dataf  to: combout " "Cell: Mux0~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443221787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: dataf  to: combout " "Cell: Mux0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443221787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~3  from: dataf  to: combout " "Cell: Mux0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443221787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~4  from: dataf  to: combout " "Cell: Mux0~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443221787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~7  from: dataf  to: combout " "Cell: Mux0~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443221787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~8  from: dataf  to: combout " "Cell: Mux0~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443221787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dly_mode_inst\|o_cnt_reset~0  from: dataf  to: combout " "Cell: dly_mode_inst\|o_cnt_reset~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443221787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main_counter_reset~0  from: dataa  to: combout " "Cell: main_counter_reset~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631443221787 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1631443221787 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631443221788 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1631443221791 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1631443221791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.213 " "Worst-case setup slack is -5.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.213             -76.246 i_clk_source_mux\[0\]  " "   -5.213             -76.246 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.529             -47.319 i_edge_reset_mode_select\[0\]  " "   -3.529             -47.319 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443221793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.571 " "Worst-case hold slack is -1.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.571              -2.195 i_clk_source_mux\[0\]  " "   -1.571              -2.195 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 i_edge_reset_mode_select\[0\]  " "    0.065               0.000 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443221798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.022 " "Worst-case recovery slack is -3.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.022             -19.290 i_clk_source_mux\[0\]  " "   -3.022             -19.290 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443221802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.560 " "Worst-case removal slack is -1.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.560             -20.746 i_clk_source_mux\[0\]  " "   -1.560             -20.746 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443221806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.781 " "Worst-case minimum pulse width slack is -0.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.781             -22.365 i_clk_source_mux\[0\]  " "   -0.781             -22.365 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.291              -3.158 i_edge_reset_mode_select\[0\]  " "   -0.291              -3.158 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631443221809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631443221809 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1631443222962 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1631443222964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5060 " "Peak virtual memory: 5060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631443223013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 12 13:40:23 2021 " "Processing ended: Sun Sep 12 13:40:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631443223013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631443223013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631443223013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1631443223013 ""}
