m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_par_corr/anchor_fpga.sim/sim_1/behav/modelsim
vad9361_cmos_if
!s10a 1543797558
!s110 1544152546
!i10b 1
!s100 U5I=5z4HV;]2B3]bNWm_B0
I1B_OGNR4<D51?BE=aW]ki2
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1543797558
8../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v
F../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v
Z2 F../../../../../../firmware/fpga/util/incl/log2_func.vh
Z3 L0 13
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1544152546.000000
Z6 !s107 ../../../../../../firmware/fpga/xcorr/correlators.vh|../../../../../../firmware/fpga/util/incl/sign_ext.vh|../../../../../../firmware/fpga/util/incl/log2_func.vh|../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v|../../../../../../firmware/fpga/mpu_if/tag_data_buff.v|../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v|../../../../../../firmware/fpga/util/misc/oh_to_bin.v|../../../../../../firmware/fpga/util/math/math_pow2_12.v|../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v|../../../../../../firmware/fpga/util/math/math_log2_64.v|../../../../../../firmware/fpga/util/math/math_cabs_32.v|../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v|../../../../../../firmware/fpga/util/filt/filt_boxcar.v|../../../../../../firmware/fpga/util/math/counter.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v|../../../../../../firmware/fpga/peak/axis_peak_detn.v|../../../../../../firmware/fpga/util/axis/axis_fan_in.v|../../../../../../firmware/fpga/util/axis/axis_distrib.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v|../../../../../../firmware/fpga/peak/axis_cabs_serial.v|../../../../../../firmware/fpga/xcorr/axis_bit_corr.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v|../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v|../../../../../../firmware/fpga/ad9361/ad9361_dual.v|../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v|
Z7 !s90 -incr|-work|xil_defaultlib|+incdir+../../../../../../firmware/fpga/util/incl|+incdir+../../../../../../firmware/fpga/xcorr|../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v|../../../../../../firmware/fpga/ad9361/ad9361_dual.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v|../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v|../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v|../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v|../../../../../../firmware/fpga/xcorr/axis_bit_corr.v|../../../../../../firmware/fpga/peak/axis_cabs_serial.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v|../../../../../../firmware/fpga/util/axis/axis_distrib.v|../../../../../../firmware/fpga/util/axis/axis_fan_in.v|../../../../../../firmware/fpga/peak/axis_peak_detn.v|../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v|../../../../../../firmware/fpga/util/math/counter.v|../../../../../../firmware/fpga/util/filt/filt_boxcar.v|../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v|../../../../../../firmware/fpga/util/math/math_cabs_32.v|../../../../../../firmware/fpga/util/math/math_log2_64.v|../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v|../../../../../../firmware/fpga/util/math/math_pow2_12.v|../../../../../../firmware/fpga/util/misc/oh_to_bin.v|../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v|../../../../../../firmware/fpga/mpu_if/tag_data_buff.v|../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v|
!i113 1
Z8 o-work xil_defaultlib
Z9 !s92 -work xil_defaultlib +incdir+../../../../../../firmware/fpga/util/incl +incdir+../../../../../../firmware/fpga/xcorr
Z10 tCvgOpt 0
vad9361_dual
!s10a 1544488955
!s110 1544489446
!i10b 1
!s100 d>lg34fm3G4o<51a[bh7d1
If6j788OkZ6ka^EI9Bj`;L1
R1
R0
w1544488955
8../../../../../../firmware/fpga/ad9361/ad9361_dual.v
F../../../../../../firmware/fpga/ad9361/ad9361_dual.v
Z11 L0 12
R4
r1
!s85 0
31
!s108 1544489446.000000
R6
R7
!i113 1
R8
R9
R10
vad9361_dual_axis
!s10a 1544434377
!s110 1544434395
!i10b 1
!s100 W<:_l]]RH:2af>>j;o;EM0
IzN`>jidL^G2XVoX;ih_=S3
R1
R0
w1544434377
8../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v
F../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v
R2
Z12 F../../../../../../firmware/fpga/util/incl/sign_ext.vh
Z13 L0 14
R4
r1
!s85 0
31
!s108 1544434395.000000
R6
R7
!i113 1
R8
R9
R10
vad9361_dual_spi
!s10a 1529478947
Z14 !s110 1544152547
!i10b 1
!s100 EiEJh^3A7Xi9QEadPGa_W2
II1:SYS]NbFo^7<lobI^z22
R1
R0
w1529478947
8../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v
F../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v
R11
R4
r1
!s85 0
31
R5
R6
R7
!i113 1
R8
R9
R10
vad9361_samp_filt
!s10a 1544151757
R14
!i10b 1
!s100 RS=iPUk?9zhKnne]2l17T3
IKf>_m^kR<j=d;1:jWRg0Y0
R1
R0
w1544151757
8../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v
F../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v
R12
L0 9
R4
r1
!s85 0
31
R5
R6
R7
!i113 1
R8
R9
R10
vanchor_clk_gen
!s10a 1544430425
!s110 1544153575
!i10b 1
!s100 Khh2UL[1iG115m3^88eX72
I652e3>:80`f:c>2lk?fhY0
R1
R0
w1544153557
8../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v
F../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v
Z15 L0 10
R4
r1
!s85 0
31
!s108 1544153575.000000
R6
R7
!i113 1
R8
R9
R10
vanchor_ext_sync
!s10a 1544088914
R14
!i10b 1
!s100 I_C=TkIdkL;T=f9PnCamU3
I@c^AiIM[ROcQjf4EE_4=^2
R1
R0
w1544088914
8../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v
F../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v
L0 9
R4
r1
!s85 0
31
R5
R6
R7
!i113 1
R8
R9
R10
vanchor_top
!s10a 1544432082
R14
!i10b 1
!s100 CmaR1Y3ZWDbgTAN]PUBBi3
I7PTc[_:[;F?kH6cUVO:9_2
R1
R0
w1544149115
8../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v
F../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v
R13
R4
r1
!s85 0
31
R5
R6
R7
!i113 1
R8
R9
R10
vanchor_top_tb
!s10a 1544496389
!s110 1544496407
!i10b 1
!s100 @_8X6a``KaY0K=7?N^Y;c1
ITd<f>gF8RjoEz>6a[FJ9o3
R1
R0
w1544496389
8../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v
F../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v
R15
R4
r1
!s85 0
31
!s108 1544496407.000000
R6
R7
!i113 1
R8
R9
R10
vaxis_bit_corr
!s10a 1544489890
Z16 !s110 1544494608
!i10b 1
!s100 CQQ@HUk8F[<`IA=K1Z0]F0
I5`c?7FY3[1kCzMd>VRYQ<2
R1
R0
w1544489890
8../../../../../../firmware/fpga/xcorr/axis_bit_corr.v
F../../../../../../firmware/fpga/xcorr/axis_bit_corr.v
F../../../../../../firmware/fpga/xcorr/correlators.vh
R2
R12
Z17 L0 17
R4
r1
!s85 0
31
Z18 !s108 1544494608.000000
R6
R7
!i113 1
R8
R9
R10
vaxis_cabs_serial
!s10a 1544495909
!s110 1544495918
!i10b 1
!s100 B8Z^M7NJDHVR8[OHMGU931
I=gDP03jRSmdbA4Nh4:Q4U3
R1
R0
w1544495909
8../../../../../../firmware/fpga/peak/axis_cabs_serial.v
F../../../../../../firmware/fpga/peak/axis_cabs_serial.v
R2
R13
R4
r1
!s85 0
31
!s108 1544495918.000000
R6
R7
!i113 1
R8
R9
R10
vaxis_clk_conv_fifo
!s10a 1543481215
R14
!i10b 1
!s100 B3hB>09`mVeDZbRgcN;J>2
I88W0ISTlYWH:i@[=z8ijY3
R1
R0
w1543481215
8../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v
F../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v
R13
R4
r1
!s85 0
31
R5
R6
R7
!i113 1
R8
R9
R10
vaxis_distrib
!s10a 1544489776
R16
!i10b 1
!s100 4Hki<5:b]nW8i]fz=@IWb0
IABWOFJ6z89]?D=:P@1iQ]2
R1
R0
w1544489776
8../../../../../../firmware/fpga/util/axis/axis_distrib.v
F../../../../../../firmware/fpga/util/axis/axis_distrib.v
R2
Z19 L0 15
R4
r1
!s85 0
31
R18
R6
R7
!i113 1
R8
R9
R10
vaxis_fan_in
!s10a 1544494316
R16
!i10b 1
!s100 ]TGXG[h8XD=TGEc]>LzAB3
IQ4iYHYP=I?VnIQ6HeVGzY0
R1
R0
w1544494316
8../../../../../../firmware/fpga/util/axis/axis_fan_in.v
F../../../../../../firmware/fpga/util/axis/axis_fan_in.v
R2
R19
R4
r1
!s85 0
31
R18
R6
R7
!i113 1
R8
R9
R10
vaxis_peak_detn
!s10a 1543544071
R14
!i10b 1
!s100 DZk74fDmY7Q9eKKCCkFdc0
I3j3FeXTgYY:Tk9c:f9VLP1
R1
R0
w1543544071
8../../../../../../firmware/fpga/peak/axis_peak_detn.v
F../../../../../../firmware/fpga/peak/axis_peak_detn.v
R2
R19
R4
r1
!s85 0
31
R5
R6
R7
!i113 1
R8
R9
R10
vaxis_to_mem
Z20 !s10a 1543542779
R14
!i10b 1
!s100 :Y<kR^b[ij5Tnl[;gnSEY1
IO231cbk4Cj__>[C4j<RlW3
R1
R0
Z21 w1543542779
8../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v
F../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v
R2
L0 16
R4
r1
!s85 0
31
R5
R6
R7
!i113 1
R8
R9
R10
vcounter
R20
R14
!i10b 1
!s100 2k9jXjj:7WH5QjcQInG>;3
IHfIAo:3=_YJ<XdlIn_>m52
R1
R0
R21
8../../../../../../firmware/fpga/util/math/counter.v
F../../../../../../firmware/fpga/util/math/counter.v
R2
L0 11
R4
r1
!s85 0
31
R5
R6
R7
!i113 1
R8
R9
R10
vfilt_boxcar
!s10a 1544499941
!s110 1544507041
!i10b 1
!s100 Qi225;EB:S>M_WKUE;FB;0
IXcd_VO[K<TJZ5:j:DG>0P2
R1
R0
w1544499941
8../../../../../../firmware/fpga/util/filt/filt_boxcar.v
F../../../../../../firmware/fpga/util/filt/filt_boxcar.v
R17
R4
r1
!s85 0
31
!s108 1544507041.000000
R6
R7
!i113 1
R8
R9
R10
vglbl
Z22 !s110 1544511896
!i10b 1
!s100 JWZ^meD<P7inSF0<1SiO32
IHANT?><<>G9J5i]G9zVT[0
R1
R0
w1513215259
8glbl.v
Fglbl.v
L0 6
R4
r1
!s85 0
31
!s108 1544511896.000000
!s107 glbl.v|
!s90 -work|xil_defaultlib|glbl.v|
!i113 1
R8
R10
vmath_add_96
R22
!i10b 1
!s100 mKM=VC35So:BAPJMz]FTj0
Ig3>_lAnPePfL<58;:=P@D3
R1
R0
w1544511874
8../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v
F../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v
R11
R4
r1
!s85 0
31
!s108 1544511895.000000
R6
R7
!i113 1
R8
R9
R10
vmath_cabs_32
!s10a 1544500648
!s110 1544498637
!i10b 1
!s100 ;47>k5hCV1BP56^:;VJOK0
IU`8T4coOE467E]^T<3oT_0
R1
R0
w1544498621
8../../../../../../firmware/fpga/util/math/math_cabs_32.v
F../../../../../../firmware/fpga/util/math/math_cabs_32.v
R12
L0 9
R4
r1
!s85 0
31
!s108 1544498637.000000
R6
R7
!i113 1
R8
R9
R10
vmath_log2_64
Z23 !s10a 1544068703
R14
!i10b 1
!s100 M`FRk62idY8ghFb6oKBMi0
IBJ4S68lO]f6SgNo3Q^n6S3
R1
R0
Z24 w1544068703
8../../../../../../firmware/fpga/util/math/math_log2_64.v
F../../../../../../firmware/fpga/util/math/math_log2_64.v
R11
R4
r1
!s85 0
31
R5
R6
R7
!i113 1
R8
R9
R10
vmath_mult_35
!s10a 1544511703
!s110 1544511770
!i10b 1
!s100 X05NR^R9lMXUG]j607h413
I1c<SCi`HnOOEobA9jIQ4k1
R1
R0
w1544511703
8../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v
F../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v
R13
R4
r1
!s85 0
31
!s108 1544511770.000000
R6
R7
!i113 1
R8
R9
R10
vmath_pow2_12
R23
R14
!i10b 1
!s100 f568f9YJQ6]FLHCXVoB6K2
Idk]0Ak8k=[o2O50cNQfDG2
R1
R0
R24
8../../../../../../firmware/fpga/util/math/math_pow2_12.v
F../../../../../../firmware/fpga/util/math/math_pow2_12.v
R13
R4
r1
!s85 0
31
R5
R6
R7
!i113 1
R8
R9
R10
voh_to_bin
R20
R14
!i10b 1
!s100 fhOERMCfVn`=m4FX2E4Xb0
IVCPo2g`>E]nDX9zD>FUaO1
R1
R0
R21
8../../../../../../firmware/fpga/util/misc/oh_to_bin.v
F../../../../../../firmware/fpga/util/misc/oh_to_bin.v
R2
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 1
R8
R9
R10
vshift_reg
!s10a 1544088825
R14
!i10b 1
!s100 dS:VO>?GfYjOCnIghZFA[3
I;74AU5^Sf8eW>8_1naVXT1
R1
R0
w1544088825
8../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v
F../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v
R19
R4
r1
!s85 0
31
R5
R6
R7
!i113 1
R8
R9
R10
vtag_data_buff
!s10a 1544491320
R16
!i10b 1
!s100 R7IngAE0`k>K_]=L7ceFn3
IONcjLIB7@DUV1aGe<@fI<2
R1
R0
w1544491320
8../../../../../../firmware/fpga/mpu_if/tag_data_buff.v
F../../../../../../firmware/fpga/mpu_if/tag_data_buff.v
R2
R19
R4
r1
!s85 0
31
R18
R6
R7
!i113 1
R8
R9
R10
