Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar 15 11:17:19 2019
| Host         : DESKTOP-U7QLGT0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RAT_WRAPPER_timing_summary_routed.rpt -pb RAT_WRAPPER_timing_summary_routed.pb -rpx RAT_WRAPPER_timing_summary_routed.rpx -warn_on_violation
| Design       : RAT_WRAPPER
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: KEYBD/CLK50_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: s_clk_50_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 672 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.706        0.000                      0                  100        0.263        0.000                      0                  100        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.706        0.000                      0                  100        0.263        0.000                      0                  100        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 r_speaker_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 2.428ns (36.753%)  route 4.178ns (63.247%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  r_speaker_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  r_speaker_reg[0]/Q
                         net (fo=58, routed)          1.404     7.018    Speaker/Frequency/Q[0]
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.142 r  Speaker/Frequency/count1_carry_i_33/O
                         net (fo=9, routed)           0.771     7.913    Speaker/Frequency/count1_carry_i_33_n_0
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.120     8.033 r  Speaker/Frequency/count1_carry_i_62/O
                         net (fo=1, routed)           0.565     8.598    Speaker/Frequency/count1_carry_i_62_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.327     8.925 r  Speaker/Frequency/count1_carry_i_28/O
                         net (fo=1, routed)           0.000     8.925    Speaker/Frequency/count1_carry_i_28_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     9.142 r  Speaker/Frequency/count1_carry_i_14/O
                         net (fo=3, routed)           0.729     9.871    Speaker/clockdivider/mode_reg[1]_11
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.299    10.170 r  Speaker/clockdivider/count1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.170    Speaker/clockdivider/count1_carry_i_8_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.702 r  Speaker/clockdivider/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.702    Speaker/clockdivider/count1_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.816 r  Speaker/clockdivider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.816    Speaker/clockdivider/count1_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.055 r  Speaker/clockdivider/count1_carry__1/O[2]
                         net (fo=21, routed)          0.710    11.765    Speaker/clockdivider/count1_carry__1_n_5
    SLICE_X4Y13          FDRE                                         r  Speaker/clockdivider/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.512    14.853    Speaker/clockdivider/CLK
    SLICE_X4Y13          FDRE                                         r  Speaker/clockdivider/count_reg[0]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y13          FDRE (Setup_fdre_C_R)       -0.607    14.471    Speaker/clockdivider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 r_speaker_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 2.428ns (36.753%)  route 4.178ns (63.247%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  r_speaker_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  r_speaker_reg[0]/Q
                         net (fo=58, routed)          1.404     7.018    Speaker/Frequency/Q[0]
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.142 r  Speaker/Frequency/count1_carry_i_33/O
                         net (fo=9, routed)           0.771     7.913    Speaker/Frequency/count1_carry_i_33_n_0
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.120     8.033 r  Speaker/Frequency/count1_carry_i_62/O
                         net (fo=1, routed)           0.565     8.598    Speaker/Frequency/count1_carry_i_62_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.327     8.925 r  Speaker/Frequency/count1_carry_i_28/O
                         net (fo=1, routed)           0.000     8.925    Speaker/Frequency/count1_carry_i_28_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     9.142 r  Speaker/Frequency/count1_carry_i_14/O
                         net (fo=3, routed)           0.729     9.871    Speaker/clockdivider/mode_reg[1]_11
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.299    10.170 r  Speaker/clockdivider/count1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.170    Speaker/clockdivider/count1_carry_i_8_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.702 r  Speaker/clockdivider/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.702    Speaker/clockdivider/count1_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.816 r  Speaker/clockdivider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.816    Speaker/clockdivider/count1_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.055 r  Speaker/clockdivider/count1_carry__1/O[2]
                         net (fo=21, routed)          0.710    11.765    Speaker/clockdivider/count1_carry__1_n_5
    SLICE_X4Y13          FDRE                                         r  Speaker/clockdivider/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.512    14.853    Speaker/clockdivider/CLK
    SLICE_X4Y13          FDRE                                         r  Speaker/clockdivider/count_reg[1]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y13          FDRE (Setup_fdre_C_R)       -0.607    14.471    Speaker/clockdivider/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 r_speaker_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 2.428ns (36.753%)  route 4.178ns (63.247%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  r_speaker_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  r_speaker_reg[0]/Q
                         net (fo=58, routed)          1.404     7.018    Speaker/Frequency/Q[0]
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.142 r  Speaker/Frequency/count1_carry_i_33/O
                         net (fo=9, routed)           0.771     7.913    Speaker/Frequency/count1_carry_i_33_n_0
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.120     8.033 r  Speaker/Frequency/count1_carry_i_62/O
                         net (fo=1, routed)           0.565     8.598    Speaker/Frequency/count1_carry_i_62_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.327     8.925 r  Speaker/Frequency/count1_carry_i_28/O
                         net (fo=1, routed)           0.000     8.925    Speaker/Frequency/count1_carry_i_28_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     9.142 r  Speaker/Frequency/count1_carry_i_14/O
                         net (fo=3, routed)           0.729     9.871    Speaker/clockdivider/mode_reg[1]_11
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.299    10.170 r  Speaker/clockdivider/count1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.170    Speaker/clockdivider/count1_carry_i_8_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.702 r  Speaker/clockdivider/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.702    Speaker/clockdivider/count1_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.816 r  Speaker/clockdivider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.816    Speaker/clockdivider/count1_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.055 r  Speaker/clockdivider/count1_carry__1/O[2]
                         net (fo=21, routed)          0.710    11.765    Speaker/clockdivider/count1_carry__1_n_5
    SLICE_X4Y13          FDRE                                         r  Speaker/clockdivider/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.512    14.853    Speaker/clockdivider/CLK
    SLICE_X4Y13          FDRE                                         r  Speaker/clockdivider/count_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y13          FDRE (Setup_fdre_C_R)       -0.607    14.471    Speaker/clockdivider/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 r_speaker_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 2.428ns (36.753%)  route 4.178ns (63.247%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  r_speaker_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  r_speaker_reg[0]/Q
                         net (fo=58, routed)          1.404     7.018    Speaker/Frequency/Q[0]
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.142 r  Speaker/Frequency/count1_carry_i_33/O
                         net (fo=9, routed)           0.771     7.913    Speaker/Frequency/count1_carry_i_33_n_0
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.120     8.033 r  Speaker/Frequency/count1_carry_i_62/O
                         net (fo=1, routed)           0.565     8.598    Speaker/Frequency/count1_carry_i_62_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.327     8.925 r  Speaker/Frequency/count1_carry_i_28/O
                         net (fo=1, routed)           0.000     8.925    Speaker/Frequency/count1_carry_i_28_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     9.142 r  Speaker/Frequency/count1_carry_i_14/O
                         net (fo=3, routed)           0.729     9.871    Speaker/clockdivider/mode_reg[1]_11
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.299    10.170 r  Speaker/clockdivider/count1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.170    Speaker/clockdivider/count1_carry_i_8_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.702 r  Speaker/clockdivider/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.702    Speaker/clockdivider/count1_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.816 r  Speaker/clockdivider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.816    Speaker/clockdivider/count1_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.055 r  Speaker/clockdivider/count1_carry__1/O[2]
                         net (fo=21, routed)          0.710    11.765    Speaker/clockdivider/count1_carry__1_n_5
    SLICE_X4Y13          FDRE                                         r  Speaker/clockdivider/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.512    14.853    Speaker/clockdivider/CLK
    SLICE_X4Y13          FDRE                                         r  Speaker/clockdivider/count_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y13          FDRE (Setup_fdre_C_R)       -0.607    14.471    Speaker/clockdivider/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 r_speaker_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 2.428ns (36.943%)  route 4.144ns (63.057%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  r_speaker_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  r_speaker_reg[0]/Q
                         net (fo=58, routed)          1.404     7.018    Speaker/Frequency/Q[0]
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.142 r  Speaker/Frequency/count1_carry_i_33/O
                         net (fo=9, routed)           0.771     7.913    Speaker/Frequency/count1_carry_i_33_n_0
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.120     8.033 r  Speaker/Frequency/count1_carry_i_62/O
                         net (fo=1, routed)           0.565     8.598    Speaker/Frequency/count1_carry_i_62_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.327     8.925 r  Speaker/Frequency/count1_carry_i_28/O
                         net (fo=1, routed)           0.000     8.925    Speaker/Frequency/count1_carry_i_28_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     9.142 r  Speaker/Frequency/count1_carry_i_14/O
                         net (fo=3, routed)           0.729     9.871    Speaker/clockdivider/mode_reg[1]_11
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.299    10.170 r  Speaker/clockdivider/count1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.170    Speaker/clockdivider/count1_carry_i_8_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.702 r  Speaker/clockdivider/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.702    Speaker/clockdivider/count1_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.816 r  Speaker/clockdivider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.816    Speaker/clockdivider/count1_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.055 r  Speaker/clockdivider/count1_carry__1/O[2]
                         net (fo=21, routed)          0.676    11.731    Speaker/clockdivider/count1_carry__1_n_5
    SLICE_X4Y17          FDRE                                         r  Speaker/clockdivider/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.509    14.850    Speaker/clockdivider/CLK
    SLICE_X4Y17          FDRE                                         r  Speaker/clockdivider/count_reg[16]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.607    14.468    Speaker/clockdivider/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 r_speaker_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 2.428ns (36.943%)  route 4.144ns (63.057%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  r_speaker_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  r_speaker_reg[0]/Q
                         net (fo=58, routed)          1.404     7.018    Speaker/Frequency/Q[0]
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.142 r  Speaker/Frequency/count1_carry_i_33/O
                         net (fo=9, routed)           0.771     7.913    Speaker/Frequency/count1_carry_i_33_n_0
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.120     8.033 r  Speaker/Frequency/count1_carry_i_62/O
                         net (fo=1, routed)           0.565     8.598    Speaker/Frequency/count1_carry_i_62_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.327     8.925 r  Speaker/Frequency/count1_carry_i_28/O
                         net (fo=1, routed)           0.000     8.925    Speaker/Frequency/count1_carry_i_28_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     9.142 r  Speaker/Frequency/count1_carry_i_14/O
                         net (fo=3, routed)           0.729     9.871    Speaker/clockdivider/mode_reg[1]_11
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.299    10.170 r  Speaker/clockdivider/count1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.170    Speaker/clockdivider/count1_carry_i_8_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.702 r  Speaker/clockdivider/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.702    Speaker/clockdivider/count1_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.816 r  Speaker/clockdivider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.816    Speaker/clockdivider/count1_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.055 r  Speaker/clockdivider/count1_carry__1/O[2]
                         net (fo=21, routed)          0.676    11.731    Speaker/clockdivider/count1_carry__1_n_5
    SLICE_X4Y17          FDRE                                         r  Speaker/clockdivider/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.509    14.850    Speaker/clockdivider/CLK
    SLICE_X4Y17          FDRE                                         r  Speaker/clockdivider/count_reg[17]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.607    14.468    Speaker/clockdivider/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 r_speaker_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 2.428ns (36.943%)  route 4.144ns (63.057%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  r_speaker_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  r_speaker_reg[0]/Q
                         net (fo=58, routed)          1.404     7.018    Speaker/Frequency/Q[0]
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.142 r  Speaker/Frequency/count1_carry_i_33/O
                         net (fo=9, routed)           0.771     7.913    Speaker/Frequency/count1_carry_i_33_n_0
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.120     8.033 r  Speaker/Frequency/count1_carry_i_62/O
                         net (fo=1, routed)           0.565     8.598    Speaker/Frequency/count1_carry_i_62_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.327     8.925 r  Speaker/Frequency/count1_carry_i_28/O
                         net (fo=1, routed)           0.000     8.925    Speaker/Frequency/count1_carry_i_28_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     9.142 r  Speaker/Frequency/count1_carry_i_14/O
                         net (fo=3, routed)           0.729     9.871    Speaker/clockdivider/mode_reg[1]_11
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.299    10.170 r  Speaker/clockdivider/count1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.170    Speaker/clockdivider/count1_carry_i_8_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.702 r  Speaker/clockdivider/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.702    Speaker/clockdivider/count1_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.816 r  Speaker/clockdivider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.816    Speaker/clockdivider/count1_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.055 r  Speaker/clockdivider/count1_carry__1/O[2]
                         net (fo=21, routed)          0.676    11.731    Speaker/clockdivider/count1_carry__1_n_5
    SLICE_X4Y17          FDRE                                         r  Speaker/clockdivider/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.509    14.850    Speaker/clockdivider/CLK
    SLICE_X4Y17          FDRE                                         r  Speaker/clockdivider/count_reg[18]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.607    14.468    Speaker/clockdivider/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 r_speaker_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 2.428ns (36.943%)  route 4.144ns (63.057%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  r_speaker_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  r_speaker_reg[0]/Q
                         net (fo=58, routed)          1.404     7.018    Speaker/Frequency/Q[0]
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.142 r  Speaker/Frequency/count1_carry_i_33/O
                         net (fo=9, routed)           0.771     7.913    Speaker/Frequency/count1_carry_i_33_n_0
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.120     8.033 r  Speaker/Frequency/count1_carry_i_62/O
                         net (fo=1, routed)           0.565     8.598    Speaker/Frequency/count1_carry_i_62_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.327     8.925 r  Speaker/Frequency/count1_carry_i_28/O
                         net (fo=1, routed)           0.000     8.925    Speaker/Frequency/count1_carry_i_28_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     9.142 r  Speaker/Frequency/count1_carry_i_14/O
                         net (fo=3, routed)           0.729     9.871    Speaker/clockdivider/mode_reg[1]_11
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.299    10.170 r  Speaker/clockdivider/count1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.170    Speaker/clockdivider/count1_carry_i_8_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.702 r  Speaker/clockdivider/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.702    Speaker/clockdivider/count1_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.816 r  Speaker/clockdivider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.816    Speaker/clockdivider/count1_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.055 r  Speaker/clockdivider/count1_carry__1/O[2]
                         net (fo=21, routed)          0.676    11.731    Speaker/clockdivider/count1_carry__1_n_5
    SLICE_X4Y17          FDRE                                         r  Speaker/clockdivider/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.509    14.850    Speaker/clockdivider/CLK
    SLICE_X4Y17          FDRE                                         r  Speaker/clockdivider/count_reg[19]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.607    14.468    Speaker/clockdivider/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 r_speaker_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 2.428ns (37.109%)  route 4.115ns (62.891%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  r_speaker_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  r_speaker_reg[0]/Q
                         net (fo=58, routed)          1.404     7.018    Speaker/Frequency/Q[0]
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.142 r  Speaker/Frequency/count1_carry_i_33/O
                         net (fo=9, routed)           0.771     7.913    Speaker/Frequency/count1_carry_i_33_n_0
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.120     8.033 r  Speaker/Frequency/count1_carry_i_62/O
                         net (fo=1, routed)           0.565     8.598    Speaker/Frequency/count1_carry_i_62_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.327     8.925 r  Speaker/Frequency/count1_carry_i_28/O
                         net (fo=1, routed)           0.000     8.925    Speaker/Frequency/count1_carry_i_28_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     9.142 r  Speaker/Frequency/count1_carry_i_14/O
                         net (fo=3, routed)           0.729     9.871    Speaker/clockdivider/mode_reg[1]_11
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.299    10.170 r  Speaker/clockdivider/count1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.170    Speaker/clockdivider/count1_carry_i_8_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.702 r  Speaker/clockdivider/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.702    Speaker/clockdivider/count1_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.816 r  Speaker/clockdivider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.816    Speaker/clockdivider/count1_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.055 r  Speaker/clockdivider/count1_carry__1/O[2]
                         net (fo=21, routed)          0.646    11.701    Speaker/clockdivider/count1_carry__1_n_5
    SLICE_X4Y15          FDRE                                         r  Speaker/clockdivider/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.511    14.852    Speaker/clockdivider/CLK
    SLICE_X4Y15          FDRE                                         r  Speaker/clockdivider/count_reg[10]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y15          FDRE (Setup_fdre_C_R)       -0.607    14.470    Speaker/clockdivider/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 r_speaker_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Speaker/clockdivider/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 2.428ns (37.109%)  route 4.115ns (62.891%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.637     5.158    CLK_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  r_speaker_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  r_speaker_reg[0]/Q
                         net (fo=58, routed)          1.404     7.018    Speaker/Frequency/Q[0]
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.142 r  Speaker/Frequency/count1_carry_i_33/O
                         net (fo=9, routed)           0.771     7.913    Speaker/Frequency/count1_carry_i_33_n_0
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.120     8.033 r  Speaker/Frequency/count1_carry_i_62/O
                         net (fo=1, routed)           0.565     8.598    Speaker/Frequency/count1_carry_i_62_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.327     8.925 r  Speaker/Frequency/count1_carry_i_28/O
                         net (fo=1, routed)           0.000     8.925    Speaker/Frequency/count1_carry_i_28_n_0
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I1_O)      0.217     9.142 r  Speaker/Frequency/count1_carry_i_14/O
                         net (fo=3, routed)           0.729     9.871    Speaker/clockdivider/mode_reg[1]_11
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.299    10.170 r  Speaker/clockdivider/count1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.170    Speaker/clockdivider/count1_carry_i_8_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.702 r  Speaker/clockdivider/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.702    Speaker/clockdivider/count1_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.816 r  Speaker/clockdivider/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.816    Speaker/clockdivider/count1_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.055 r  Speaker/clockdivider/count1_carry__1/O[2]
                         net (fo=21, routed)          0.646    11.701    Speaker/clockdivider/count1_carry__1_n_5
    SLICE_X4Y15          FDRE                                         r  Speaker/clockdivider/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.511    14.852    Speaker/clockdivider/CLK
    SLICE_X4Y15          FDRE                                         r  Speaker/clockdivider/count_reg[11]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y15          FDRE (Setup_fdre_C_R)       -0.607    14.470    Speaker/clockdivider/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  2.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.554     1.437    SSG_DISP/CathMod/CLK
    SLICE_X9Y23          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  SSG_DISP/CathMod/clk_div_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.697    SSG_DISP/CathMod/clk_div_counter_reg[15]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_4
    SLICE_X9Y23          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.821     1.948    SSG_DISP/CathMod/CLK
    SLICE_X9Y23          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X9Y23          FDRE (Hold_fdre_C_D)         0.105     1.542    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.557     1.440    SSG_DISP/CathMod/CLK
    SLICE_X9Y20          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  SSG_DISP/CathMod/clk_div_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.700    SSG_DISP/CathMod/clk_div_counter_reg[3]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.808    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_4
    SLICE_X9Y20          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.825     1.952    SSG_DISP/CathMod/CLK
    SLICE_X9Y20          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.105     1.545    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.556     1.439    SSG_DISP/CathMod/CLK
    SLICE_X9Y21          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSG_DISP/CathMod/clk_div_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.699    SSG_DISP/CathMod/clk_div_counter_reg[7]
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_4
    SLICE_X9Y21          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.824     1.951    SSG_DISP/CathMod/CLK
    SLICE_X9Y21          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.105     1.544    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.556     1.439    SSG_DISP/CathMod/CLK
    SLICE_X9Y22          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSG_DISP/CathMod/clk_div_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.699    SSG_DISP/CathMod/clk_div_counter_reg[11]
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_4
    SLICE_X9Y22          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.823     1.950    SSG_DISP/CathMod/CLK
    SLICE_X9Y22          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X9Y22          FDRE (Hold_fdre_C_D)         0.105     1.544    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.553     1.436    SSG_DISP/CathMod/CLK
    SLICE_X9Y24          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SSG_DISP/CathMod/clk_div_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.696    SSG_DISP/CathMod/clk_div_counter_reg[19]
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_4
    SLICE_X9Y24          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.820     1.947    SSG_DISP/CathMod/CLK
    SLICE_X9Y24          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X9Y24          FDRE (Hold_fdre_C_D)         0.105     1.541    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.554     1.437    SSG_DISP/CathMod/CLK
    SLICE_X9Y23          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  SSG_DISP/CathMod/clk_div_counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.699    SSG_DISP/CathMod/clk_div_counter_reg[14]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.810 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.810    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_5
    SLICE_X9Y23          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.821     1.948    SSG_DISP/CathMod/CLK
    SLICE_X9Y23          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X9Y23          FDRE (Hold_fdre_C_D)         0.105     1.542    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.557     1.440    SSG_DISP/CathMod/CLK
    SLICE_X9Y20          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.702    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.813 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.813    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_5
    SLICE_X9Y20          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.825     1.952    SSG_DISP/CathMod/CLK
    SLICE_X9Y20          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.105     1.545    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.556     1.439    SSG_DISP/CathMod/CLK
    SLICE_X9Y21          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSG_DISP/CathMod/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           0.120     1.701    SSG_DISP/CathMod/clk_div_counter_reg[6]
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.812 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.812    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_5
    SLICE_X9Y21          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.824     1.951    SSG_DISP/CathMod/CLK
    SLICE_X9Y21          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.105     1.544    SSG_DISP/CathMod/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.556     1.439    SSG_DISP/CathMod/CLK
    SLICE_X9Y22          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSG_DISP/CathMod/clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.701    SSG_DISP/CathMod/clk_div_counter_reg[10]
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.812 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.812    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_5
    SLICE_X9Y22          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.823     1.950    SSG_DISP/CathMod/CLK
    SLICE_X9Y22          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X9Y22          FDRE (Hold_fdre_C_D)         0.105     1.544    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.553     1.436    SSG_DISP/CathMod/CLK
    SLICE_X9Y24          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SSG_DISP/CathMod/clk_div_counter_reg[18]/Q
                         net (fo=2, routed)           0.120     1.698    SSG_DISP/CathMod/clk_div_counter_reg[18]
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.809 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.809    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_5
    SLICE_X9Y24          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.820     1.947    SSG_DISP/CathMod/CLK
    SLICE_X9Y24          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X9Y24          FDRE (Hold_fdre_C_D)         0.105     1.541    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y18    Decode/mode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y18    Decode/mode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y20    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y23    SSG_DISP/CathMod/clk_div_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y23    SSG_DISP/CathMod/clk_div_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y23    SSG_DISP/CathMod/clk_div_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y24    SSG_DISP/CathMod/clk_div_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y24    SSG_DISP/CathMod/clk_div_counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y24    SSG_DISP/CathMod/clk_div_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   KEYBD/CLK50_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_50_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    SSG_DISP/CathMod/clk_div_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    SSG_DISP/CathMod/clk_div_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    SSG_DISP/CathMod/clk_div_counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    SSG_DISP/CathMod/clk_div_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y21    SSG_DISP/CathMod/clk_div_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y21    SSG_DISP/CathMod/clk_div_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y21    SSG_DISP/CathMod/clk_div_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    Speaker/clockdivider/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y18    Decode/mode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y18    Decode/mode_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    SSG_DISP/CathMod/clk_div_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    SSG_DISP/CathMod/clk_div_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    SSG_DISP/CathMod/clk_div_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    SSG_DISP/CathMod/clk_div_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    SSG_DISP/CathMod/clk_div_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    SSG_DISP/CathMod/clk_div_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    SSG_DISP/CathMod/clk_div_counter_reg[3]/C



