Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b340ace88c2c4ea090499b17fe34736a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot proc_tb_behav xil_defaultlib.proc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.addr_mux
Compiling module xil_defaultlib.prog_counter
Compiling module xil_defaultlib.accum
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_256
Compiling module xil_defaultlib.ins_reg
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.proc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot proc_tb_behav
